[2025-09-16 20:41:26] START suite=cs trace=streaming_phase4_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2704840 heartbeat IPC: 3.697 cumulative IPC: 3.697 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5270513 cumulative IPC: 3.795 (Simulation time: 00 hr 01 min 11 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5270513 cumulative IPC: 3.795 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5270514 heartbeat IPC: 3.898 cumulative IPC: 5 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 19531569 heartbeat IPC: 0.7012 cumulative IPC: 0.7012 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 34175722 heartbeat IPC: 0.6829 cumulative IPC: 0.6919 (Simulation time: 00 hr 04 min 06 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 48678328 heartbeat IPC: 0.6895 cumulative IPC: 0.6911 (Simulation time: 00 hr 05 min 35 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 65089973 heartbeat IPC: 0.6093 cumulative IPC: 0.6687 (Simulation time: 00 hr 07 min 10 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 82160845 heartbeat IPC: 0.5858 cumulative IPC: 0.6503 (Simulation time: 00 hr 08 min 42 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 100102275 heartbeat IPC: 0.5574 cumulative IPC: 0.6327 (Simulation time: 00 hr 10 min 18 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 118845143 heartbeat IPC: 0.5335 cumulative IPC: 0.6163 (Simulation time: 00 hr 11 min 57 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000021 cycles: 137927885 heartbeat IPC: 0.524 cumulative IPC: 0.6031 (Simulation time: 00 hr 13 min 33 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 156597755 heartbeat IPC: 0.5356 cumulative IPC: 0.5947 (Simulation time: 00 hr 15 min 21 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 169832671 cumulative IPC: 0.5888 (Simulation time: 00 hr 17 min 04 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 169832671 cumulative IPC: 0.5888 (Simulation time: 00 hr 17 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.5888 instructions: 100000000 cycles: 169832671
CPU 0 Branch Prediction Accuracy: 99.59% MPKI: 0.07089 Average ROB Occupancy at Mispredict: 1.837e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00712
BRANCH_INDIRECT: 0.05002
BRANCH_CONDITIONAL: 0.01375
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 533013
LQ_STALL: 144637
SQ_STALL: 43487


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 258.63315
REPLAY_LOAD: 125.48915
NON_REPLAY_LOAD: 45.67607

== Total ==
ADDR_TRANS: 95177
REPLAY_LOAD: 75168
NON_REPLAY_LOAD: 362668

== Counts ==
ADDR_TRANS: 368
REPLAY_LOAD: 599
NON_REPLAY_LOAD: 7940

cpu0->cpu0_STLB TOTAL        ACCESS:    1540527 HIT:    1517129 MISS:      23398 MSHR_MERGE:          5
cpu0->cpu0_STLB LOAD         ACCESS:    1540527 HIT:    1517129 MISS:      23398 MSHR_MERGE:          5
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 396.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5131841 HIT:    4546865 MISS:     584976 MSHR_MERGE:          9
cpu0->cpu0_L2C LOAD         ACCESS:    4444445 HIT:    4088896 MISS:     355549 MSHR_MERGE:          7
cpu0->cpu0_L2C RFO          ACCESS:     265995 HIT:      84871 MISS:     181124 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     371282 HIT:     369790 MISS:       1492 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      50119 HIT:       3308 MISS:      46811 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 100.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   12485379 HIT:    7947090 MISS:    4538289 MSHR_MERGE:     708045
cpu0->cpu0_L1I LOAD         ACCESS:   12485379 HIT:    7947090 MISS:    4538289 MSHR_MERGE:     708045
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22780951 HIT:   19718238 MISS:    3062713 MSHR_MERGE:    2132385
cpu0->cpu0_L1D LOAD         ACCESS:   14440138 HIT:   12729848 MISS:    1710290 MSHR_MERGE:    1096088
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8284640 HIT:    6982636 MISS:    1302004 MSHR_MERGE:    1035997
cpu0->cpu0_L1D TRANSLATION  ACCESS:      56173 HIT:       5754 MISS:      50419 MSHR_MERGE:        300
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 72.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10191259 HIT:    9390157 MISS:     801102 MSHR_MERGE:     284155
cpu0->cpu0_ITLB LOAD         ACCESS:   10191259 HIT:    9390157 MISS:     801102 MSHR_MERGE:     284155
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.483 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22078098 HIT:   20766319 MISS:    1311779 MSHR_MERGE:     288199
cpu0->cpu0_DTLB LOAD         ACCESS:   22078098 HIT:   20766319 MISS:    1311779 MSHR_MERGE:     288199
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.77 cycles
cpu0->LLC TOTAL        ACCESS:     800553 HIT:     380880 MISS:     419673 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     355542 HIT:      74645 MISS:     280897 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     181122 HIT:      81125 MISS:      99997 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     217078 HIT:     216042 MISS:       1036 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46811 HIT:       9068 MISS:      37743 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18917
  ROW_BUFFER_MISS:     399718
  AVG DBUS CONGESTED CYCLE: 5.894
Channel 0 WQ ROW_BUFFER_HIT:      19193
  ROW_BUFFER_MISS:      98870
  FULL:          0
Channel 0 REFRESHES ISSUED:      14152

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       885422       128104        21206        20505
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           19          182          628         8512
  STLB miss resolved @ L2C                0           41          264         1121         3797
  STLB miss resolved @ LLC                0           60          492         3437         6635
  STLB miss resolved @ MEM                0           42         1653         7122        28327

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             145801        26843       543710         4768         1816
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            0           47          129          258
  STLB miss resolved @ L2C                0            1           52          110          117
  STLB miss resolved @ LLC                4            3          100          330          219
  STLB miss resolved @ MEM                7            1          185          593         1091
[2025-09-16 20:58:31] END   suite=cs trace=streaming_phase4_core1 (rc=0)
