
int.elf:     file format elf32-littlearm


Disassembly of section .text:

41000000 <_bss_start>:
41000000:	41000394 			; <UNDEFINED> instruction: 0x41000394

41000004 <_bss_end>:
41000004:	4100039c 			; <UNDEFINED> instruction: 0x4100039c

41000008 <_start>:
41000008:	e59ff12c 	ldr	pc, [pc, #300]	; 4100013c <FIQ_Handler+0x8>
4100000c:	e59ff12c 	ldr	pc, [pc, #300]	; 41000140 <FIQ_Handler+0xc>
41000010:	e59ff12c 	ldr	pc, [pc, #300]	; 41000144 <FIQ_Handler+0x10>
41000014:	e59ff12c 	ldr	pc, [pc, #300]	; 41000148 <FIQ_Handler+0x14>
41000018:	e59ff12c 	ldr	pc, [pc, #300]	; 4100014c <FIQ_Handler+0x18>
4100001c:	e59ff12c 	ldr	pc, [pc, #300]	; 41000150 <FIQ_Handler+0x1c>
41000020:	e59ff12c 	ldr	pc, [pc, #300]	; 41000154 <FIQ_Handler+0x20>
41000024:	e59ff12c 	ldr	pc, [pc, #300]	; 41000158 <FIQ_Handler+0x24>

41000028 <Reset_Handler>:
41000028:	f10c0080 	cpsid	i
4100002c:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
41000030:	e3c00a01 	bic	r0, r0, #4096	; 0x1000
41000034:	e3c00b02 	bic	r0, r0, #2048	; 0x800
41000038:	e3c00004 	bic	r0, r0, #4
4100003c:	e3c00002 	bic	r0, r0, #2
41000040:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
41000044:	e3a00441 	mov	r0, #1090519040	; 0x41000000
41000048:	f57ff04f 	dsb	sy
4100004c:	f57ff06f 	isb	sy
41000050:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}
41000054:	f57ff04f 	dsb	sy
41000058:	f57ff06f 	isb	sy
4100005c:	e51f0064 	ldr	r0, [pc, #-100]	; 41000000 <_bss_start>
41000060:	e51f1064 	ldr	r1, [pc, #-100]	; 41000004 <_bss_end>
41000064:	e3a02000 	mov	r2, #0

41000068 <bss_loop>:
41000068:	e8a00004 	stmia	r0!, {r2}
4100006c:	e1500001 	cmp	r0, r1
41000070:	dafffffc 	ble	41000068 <bss_loop>
41000074:	e10f0000 	mrs	r0, CPSR
41000078:	e3c0001f 	bic	r0, r0, #31
4100007c:	e380001f 	orr	r0, r0, #31
41000080:	e129f000 	msr	CPSR_fc, r0
41000084:	e59fd0d0 	ldr	sp, [pc, #208]	; 4100015c <FIQ_Handler+0x28>
41000088:	e10f0000 	mrs	r0, CPSR
4100008c:	e3c0001f 	bic	r0, r0, #31
41000090:	e3800012 	orr	r0, r0, #18
41000094:	e129f000 	msr	CPSR_fc, r0
41000098:	e59fd0c0 	ldr	sp, [pc, #192]	; 41000160 <FIQ_Handler+0x2c>
4100009c:	e10f0000 	mrs	r0, CPSR
410000a0:	e3c0001f 	bic	r0, r0, #31
410000a4:	e3800013 	orr	r0, r0, #19
410000a8:	e129f000 	msr	CPSR_fc, r0
410000ac:	e59fd0b0 	ldr	sp, [pc, #176]	; 41000164 <FIQ_Handler+0x30>
410000b0:	f1080080 	cpsie	i
410000b4:	ea0000a5 	b	41000350 <__main_from_arm>

410000b8 <Undefined_Handler>:
410000b8:	e59f0080 	ldr	r0, [pc, #128]	; 41000140 <FIQ_Handler+0xc>
410000bc:	e12fff10 	bx	r0

410000c0 <SVC_Handler>:
410000c0:	e59f007c 	ldr	r0, [pc, #124]	; 41000144 <FIQ_Handler+0x10>
410000c4:	e12fff10 	bx	r0

410000c8 <PreAbort_Handler>:
410000c8:	e59f0078 	ldr	r0, [pc, #120]	; 41000148 <FIQ_Handler+0x14>
410000cc:	e12fff10 	bx	r0

410000d0 <DataAbort_Handler>:
410000d0:	e59f0074 	ldr	r0, [pc, #116]	; 4100014c <FIQ_Handler+0x18>
410000d4:	e12fff10 	bx	r0

410000d8 <NotUsed_Handler>:
410000d8:	e59f0070 	ldr	r0, [pc, #112]	; 41000150 <FIQ_Handler+0x1c>
410000dc:	e12fff10 	bx	r0

410000e0 <IRQ_Handler>:
410000e0:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
410000e4:	e92d100f 	push	{r0, r1, r2, r3, ip}
410000e8:	e14f0000 	mrs	r0, SPSR
410000ec:	e52d0004 	push	{r0}		; (str r0, [sp, #-4]!)
410000f0:	ee9f1f10 	mrc	15, 4, r1, cr15, cr0, {0}
410000f4:	e2811a02 	add	r1, r1, #8192	; 0x2000
410000f8:	e591000c 	ldr	r0, [r1, #12]
410000fc:	e92d0003 	push	{r0, r1}
41000100:	f1020013 	cps	#19
41000104:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
41000108:	e59f2058 	ldr	r2, [pc, #88]	; 41000168 <FIQ_Handler+0x34>
4100010c:	e12fff32 	blx	r2
41000110:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
41000114:	f1020012 	cps	#18
41000118:	e8bd0003 	pop	{r0, r1}
4100011c:	e5810010 	str	r0, [r1, #16]
41000120:	e49d0004 	pop	{r0}		; (ldr r0, [sp], #4)
41000124:	e16ff000 	msr	SPSR_fsxc, r0
41000128:	e8bd100f 	pop	{r0, r1, r2, r3, ip}
4100012c:	e49de004 	pop	{lr}		; (ldr lr, [sp], #4)
41000130:	e25ef004 	subs	pc, lr, #4

41000134 <FIQ_Handler>:
41000134:	e59f001c 	ldr	r0, [pc, #28]	; 41000158 <FIQ_Handler+0x24>
41000138:	e12fff10 	bx	r0
4100013c:	41000028 	tstmi	r0, r8, lsr #32
41000140:	410000b8 	strhmi	r0, [r0, -r8]
41000144:	410000c0 	smlabtmi	r0, r0, r0, r0
41000148:	410000c8 	smlabtmi	r0, r8, r0, r0
4100014c:	410000d0 	ldrdmi	r0, [r0, -r0]
41000150:	410000d8 	ldrdmi	r0, [r0, -r8]
41000154:	410000e0 	smlattmi	r0, r0, r0, r0
41000158:	41000134 	tstmi	r0, r4, lsr r1
4100015c:	40060000 	andmi	r0, r6, r0
41000160:	40040000 	andmi	r0, r4, r0
41000164:	40020000 	andmi	r0, r2, r0
41000168:	41000321 	tstmi	r0, r1, lsr #6
4100016c:	00001e41 	andeq	r1, r0, r1, asr #28
41000170:	61656100 	cmnvs	r5, r0, lsl #2
41000174:	01006962 	tsteq	r0, r2, ror #18
41000178:	00000014 	andeq	r0, r0, r4, lsl r0
4100017c:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
41000180:	070a0600 	streq	r0, [sl, -r0, lsl #12]
41000184:	09010841 	stmdbeq	r1, {r0, r6, fp}
41000188:	00040a02 	andeq	r0, r4, r2, lsl #20

4100018c <v3s_clk_init>:
4100018c:	f04f 71e1 	mov.w	r1, #29491200	; 0x1c20000
41000190:	f240 3294 	movw	r2, #916	; 0x394
41000194:	6d0b      	ldr	r3, [r1, #80]	; 0x50
41000196:	f2c4 1200 	movt	r2, #16640	; 0x4100
4100019a:	6011      	str	r1, [r2, #0]
4100019c:	f3c3 4301 	ubfx	r3, r3, #16, #2
410001a0:	b1c3      	cbz	r3, 410001d4 <v3s_clk_init+0x48>
410001a2:	3b02      	subs	r3, #2
410001a4:	2b01      	cmp	r3, #1
410001a6:	d915      	bls.n	410001d4 <v3s_clk_init+0x48>
410001a8:	f04f 73e1 	mov.w	r3, #29491200	; 0x1c20000
410001ac:	f641 3221 	movw	r2, #6945	; 0x1b21
410001b0:	4619      	mov	r1, r3
410001b2:	f2c8 0200 	movt	r2, #32768	; 0x8000
410001b6:	601a      	str	r2, [r3, #0]
410001b8:	680b      	ldr	r3, [r1, #0]
410001ba:	f04f 72e1 	mov.w	r2, #29491200	; 0x1c20000
410001be:	00db      	lsls	r3, r3, #3
410001c0:	d5fa      	bpl.n	410001b8 <v3s_clk_init+0x2c>
410001c2:	6d13      	ldr	r3, [r2, #80]	; 0x50
410001c4:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
410001c8:	6513      	str	r3, [r2, #80]	; 0x50
410001ca:	6d13      	ldr	r3, [r2, #80]	; 0x50
410001cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
410001d0:	6513      	str	r3, [r2, #80]	; 0x50
410001d2:	4770      	bx	lr
410001d4:	f04f 73e1 	mov.w	r3, #29491200	; 0x1c20000
410001d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
410001da:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
410001de:	651a      	str	r2, [r3, #80]	; 0x50
410001e0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
410001e2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
410001e6:	651a      	str	r2, [r3, #80]	; 0x50
410001e8:	e7de      	b.n	410001a8 <v3s_clk_init+0x1c>
410001ea:	bf00      	nop

410001ec <v3s_cpu_clk_src_switch>:
410001ec:	f240 3394 	movw	r3, #916	; 0x394
410001f0:	f000 0003 	and.w	r0, r0, #3
410001f4:	f2c4 1300 	movt	r3, #16640	; 0x4100
410001f8:	681b      	ldr	r3, [r3, #0]
410001fa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
410001fc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
41000200:	651a      	str	r2, [r3, #80]	; 0x50
41000202:	6d1a      	ldr	r2, [r3, #80]	; 0x50
41000204:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
41000208:	6518      	str	r0, [r3, #80]	; 0x50
4100020a:	4770      	bx	lr

4100020c <GPIO_Init>:
4100020c:	eb00 00c0 	add.w	r0, r0, r0, lsl #3
41000210:	b5f0      	push	{r4, r5, r6, r7, lr}
41000212:	f001 0407 	and.w	r4, r1, #7
41000216:	eb00 07d1 	add.w	r7, r0, r1, lsr #3
4100021a:	f44f 6600 	mov.w	r6, #2048	; 0x800
4100021e:	f2c0 16c2 	movt	r6, #450	; 0x1c2
41000222:	00a4      	lsls	r4, r4, #2
41000224:	f856 5027 	ldr.w	r5, [r6, r7, lsl #2]
41000228:	f04f 0c07 	mov.w	ip, #7
4100022c:	fa0c fc04 	lsl.w	ip, ip, r4
41000230:	f240 3e98 	movw	lr, #920	; 0x398
41000234:	40a2      	lsls	r2, r4
41000236:	f2c4 1e00 	movt	lr, #16640	; 0x4100
4100023a:	ea25 040c 	bic.w	r4, r5, ip
4100023e:	f8ce 6000 	str.w	r6, [lr]
41000242:	eb00 1011 	add.w	r0, r0, r1, lsr #4
41000246:	f846 4027 	str.w	r4, [r6, r7, lsl #2]
4100024a:	f856 e027 	ldr.w	lr, [r6, r7, lsl #2]
4100024e:	f001 010f 	and.w	r1, r1, #15
41000252:	0080      	lsls	r0, r0, #2
41000254:	0049      	lsls	r1, r1, #1
41000256:	9d05      	ldr	r5, [sp, #20]
41000258:	f100 70e1 	add.w	r0, r0, #29491200	; 0x1c20000
4100025c:	ea42 020e 	orr.w	r2, r2, lr
41000260:	2403      	movs	r4, #3
41000262:	f846 2027 	str.w	r2, [r6, r7, lsl #2]
41000266:	408c      	lsls	r4, r1
41000268:	f8d0 2814 	ldr.w	r2, [r0, #2068]	; 0x814
4100026c:	408b      	lsls	r3, r1
4100026e:	408d      	lsls	r5, r1
41000270:	43e1      	mvns	r1, r4
41000272:	400a      	ands	r2, r1
41000274:	f8c0 2814 	str.w	r2, [r0, #2068]	; 0x814
41000278:	f8d0 2814 	ldr.w	r2, [r0, #2068]	; 0x814
4100027c:	4313      	orrs	r3, r2
4100027e:	f8c0 3814 	str.w	r3, [r0, #2068]	; 0x814
41000282:	f8d0 381c 	ldr.w	r3, [r0, #2076]	; 0x81c
41000286:	4019      	ands	r1, r3
41000288:	f8c0 181c 	str.w	r1, [r0, #2076]	; 0x81c
4100028c:	f8d0 381c 	ldr.w	r3, [r0, #2076]	; 0x81c
41000290:	431d      	orrs	r5, r3
41000292:	f8c0 581c 	str.w	r5, [r0, #2076]	; 0x81c
41000296:	bdf0      	pop	{r4, r5, r6, r7, pc}

41000298 <GPIO_SetPin>:
41000298:	f240 3398 	movw	r3, #920	; 0x398
4100029c:	b410      	push	{r4}
4100029e:	f2c4 1300 	movt	r3, #16640	; 0x4100
410002a2:	681c      	ldr	r4, [r3, #0]
410002a4:	b154      	cbz	r4, 410002bc <GPIO_SetPin+0x24>
410002a6:	0143      	lsls	r3, r0, #5
410002a8:	2201      	movs	r2, #1
410002aa:	fa02 f101 	lsl.w	r1, r2, r1
410002ae:	eb03 0080 	add.w	r0, r3, r0, lsl #2
410002b2:	4420      	add	r0, r4
410002b4:	6902      	ldr	r2, [r0, #16]
410002b6:	ea41 0302 	orr.w	r3, r1, r2
410002ba:	6103      	str	r3, [r0, #16]
410002bc:	f85d 4b04 	ldr.w	r4, [sp], #4
410002c0:	4770      	bx	lr
410002c2:	bf00      	nop

410002c4 <GPIO_ResetPin>:
410002c4:	f240 3398 	movw	r3, #920	; 0x398
410002c8:	b410      	push	{r4}
410002ca:	f2c4 1300 	movt	r3, #16640	; 0x4100
410002ce:	681c      	ldr	r4, [r3, #0]
410002d0:	b154      	cbz	r4, 410002e8 <GPIO_ResetPin+0x24>
410002d2:	0143      	lsls	r3, r0, #5
410002d4:	2201      	movs	r2, #1
410002d6:	fa02 f101 	lsl.w	r1, r2, r1
410002da:	eb03 0080 	add.w	r0, r3, r0, lsl #2
410002de:	4420      	add	r0, r4
410002e0:	6902      	ldr	r2, [r0, #16]
410002e2:	ea22 0301 	bic.w	r3, r2, r1
410002e6:	6103      	str	r3, [r0, #16]
410002e8:	f85d 4b04 	ldr.w	r4, [sp], #4
410002ec:	4770      	bx	lr
410002ee:	bf00      	nop

410002f0 <GPIO_GetPinData>:
410002f0:	f240 3298 	movw	r2, #920	; 0x398
410002f4:	f2c4 1200 	movt	r2, #16640	; 0x4100
410002f8:	6812      	ldr	r2, [r2, #0]
410002fa:	b17a      	cbz	r2, 4100031c <GPIO_GetPinData+0x2c>
410002fc:	0143      	lsls	r3, r0, #5
410002fe:	b410      	push	{r4}
41000300:	2401      	movs	r4, #1
41000302:	eb03 0380 	add.w	r3, r3, r0, lsl #2
41000306:	fa04 f101 	lsl.w	r1, r4, r1
4100030a:	18d0      	adds	r0, r2, r3
4100030c:	6903      	ldr	r3, [r0, #16]
4100030e:	4219      	tst	r1, r3
41000310:	bf14      	ite	ne
41000312:	4620      	movne	r0, r4
41000314:	2000      	moveq	r0, #0
41000316:	f85d 4b04 	ldr.w	r4, [sp], #4
4100031a:	4770      	bx	lr
4100031c:	4610      	mov	r0, r2
4100031e:	4770      	bx	lr

41000320 <system_irqhandler>:
41000320:	4770      	bx	lr
41000322:	bf00      	nop

41000324 <delay_ms>:
41000324:	b084      	sub	sp, #16
41000326:	f242 1155 	movw	r1, #8533	; 0x2155
4100032a:	9001      	str	r0, [sp, #4]
4100032c:	9b01      	ldr	r3, [sp, #4]
4100032e:	1e5a      	subs	r2, r3, #1
41000330:	9201      	str	r2, [sp, #4]
41000332:	b153      	cbz	r3, 4100034a <delay_ms+0x26>
41000334:	9103      	str	r1, [sp, #12]
41000336:	9b03      	ldr	r3, [sp, #12]
41000338:	1e5a      	subs	r2, r3, #1
4100033a:	9203      	str	r2, [sp, #12]
4100033c:	2b00      	cmp	r3, #0
4100033e:	d1fa      	bne.n	41000336 <delay_ms+0x12>
41000340:	9b01      	ldr	r3, [sp, #4]
41000342:	1e5a      	subs	r2, r3, #1
41000344:	9201      	str	r2, [sp, #4]
41000346:	2b00      	cmp	r3, #0
41000348:	d1f4      	bne.n	41000334 <delay_ms+0x10>
4100034a:	b004      	add	sp, #16
4100034c:	4770      	bx	lr
4100034e:	bf00      	nop

41000350 <__main_from_arm>:
41000350:	e51ff004 	ldr	pc, [pc, #-4]	; 41000354 <__main_from_arm+0x4>
41000354:	41000359 	tstmi	r0, r9, asr r3

Disassembly of section .text.startup:

41000358 <main>:
41000358:	b510      	push	{r4, lr}
4100035a:	b082      	sub	sp, #8
4100035c:	f7ff ff16 	bl	4100018c <v3s_clk_init>
41000360:	2401      	movs	r4, #1
41000362:	2200      	movs	r2, #0
41000364:	9200      	str	r2, [sp, #0]
41000366:	4623      	mov	r3, r4
41000368:	4622      	mov	r2, r4
4100036a:	4620      	mov	r0, r4
4100036c:	2103      	movs	r1, #3
4100036e:	f7ff ff4d 	bl	4100020c <GPIO_Init>
41000372:	e006      	b.n	41000382 <main+0x2a>
41000374:	2400      	movs	r4, #0
41000376:	f7ff ff8f 	bl	41000298 <GPIO_SetPin>
4100037a:	f640 30b8 	movw	r0, #3000	; 0xbb8
4100037e:	f7ff ffd1 	bl	41000324 <delay_ms>
41000382:	2103      	movs	r1, #3
41000384:	2001      	movs	r0, #1
41000386:	2c00      	cmp	r4, #0
41000388:	d1f4      	bne.n	41000374 <main+0x1c>
4100038a:	2401      	movs	r4, #1
4100038c:	4620      	mov	r0, r4
4100038e:	f7ff ff99 	bl	410002c4 <GPIO_ResetPin>
41000392:	e7f2      	b.n	4100037a <main+0x22>

Disassembly of section .bss:

41000394 <PLL>:
41000394:	00000000 	andeq	r0, r0, r0

41000398 <PIO>:
41000398:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_bss_start-0x3ff2f2dc>
   4:	694c2820 	stmdbvs	ip, {r5, fp, sp}^
   8:	6f72616e 	svcvs	0x0072616e
   c:	43434720 	movtmi	r4, #14112	; 0x3720
  10:	392e3420 	stmdbcc	lr!, {r5, sl, ip, sp}
  14:	3130322d 	teqcc	r0, sp, lsr #4
  18:	31302e37 	teqcc	r0, r7, lsr lr
  1c:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  20:	00342e39 	eorseq	r2, r4, r9, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00002e41 	andeq	r2, r0, r1, asr #28
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000024 	andeq	r0, r0, r4, lsr #32
  10:	412d3705 			; <UNDEFINED> instruction: 0x412d3705
  14:	070a0600 	streq	r0, [sl, -r0, lsl #12]
  18:	09010841 	stmdbeq	r1, {r0, r6, fp}
  1c:	12040a02 	andne	r0, r4, #8192	; 0x2000
  20:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  24:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  28:	1c021a01 	stcne	10, cr1, [r2], {1}
  2c:	Address 0x000000000000002c is out of bounds.

