// Seed: 254042571
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_25;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri id_6,
    input supply1 id_7,
    input uwire id_8,
    output wor id_9,
    output wire id_10,
    input uwire id_11
    , id_18,
    input supply0 id_12,
    input wire id_13,
    input wand id_14,
    output supply0 id_15,
    output tri0 id_16
);
  always_comb @(negedge id_7) id_9 = 1 ? 1 : (id_8);
  module_0(
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18,
      id_18
  );
  assign id_10 = 1;
  wire id_19;
endmodule
