

================================================================
== Vitis HLS Report for 'needwun_Pipeline_init_row'
================================================================
* Date:           Sat Oct  4 21:45:12 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.532 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_row  |      129|      129|         2|          1|          1|   129|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      43|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|      27|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      27|      79|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_71_p2   |         +|   0|  0|  15|           8|           1|
    |sub_ln23_fu_87_p2   |         -|   0|  0|  15|           1|           8|
    |icmp_ln22_fu_65_p2  |      icmp|   0|  0|  11|           8|           8|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  43|          18|          19|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |a_idx_fu_36               |   9|          2|    8|         16|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_a_idx_4  |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  36|          8|   18|         36|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |M_0_addr_reg_124         |  8|   0|   13|          5|
    |a_idx_4_reg_116          |  8|   0|    8|          0|
    |a_idx_fu_36              |  8|   0|    8|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 27|   0|   32|          5|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------+-----+-----+------------+---------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  needwun_Pipeline_init_row|  return value|
|M_0_address0  |  out|   13|   ap_memory|                        M_0|         array|
|M_0_ce0       |  out|    1|   ap_memory|                        M_0|         array|
|M_0_we0       |  out|    1|   ap_memory|                        M_0|         array|
|M_0_d0        |  out|   64|   ap_memory|                        M_0|         array|
|M_0_address1  |  out|   13|   ap_memory|                        M_0|         array|
|M_0_ce1       |  out|    1|   ap_memory|                        M_0|         array|
|M_0_q1        |   in|   64|   ap_memory|                        M_0|         array|
+--------------+-----+-----+------------+---------------------------+--------------+

