// Seed: 3811385753
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_14 = 1;
endmodule
module module_1 #(
    parameter id_3 = 32'd72
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  nor primCall (id_1, id_5, id_7);
  output wire id_2;
  inout logic [7:0] id_1;
  logic [7:0][-1 'h0 ==  1] id_4;
  ;
  integer id_5, id_6 = id_6, id_7[1 : 1] = "" / 1;
  assign id_1[-1+id_3 :-1][1] = id_1;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_4,
      id_7,
      id_5,
      id_7,
      id_2,
      id_4,
      id_7,
      id_5,
      id_4,
      id_8
  );
  assign id_4 = id_7;
endmodule
