
*** Running vivado
    with args -log demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1114.934 ; gain = 183.086 ; free physical = 1328 ; free virtual = 8734
INFO: [Synth 8-638] synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ip/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0/synth/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'xlslice' [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlslice' (1#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ipshared/c49f/xlslice.v:14]
INFO: [Synth 8-256] done synthesizing module 'demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0' (2#1) [/home/bma/git/fpga_design/redpitaya/demod_pid_vco_amp_mod_pid_only/demod_pid_vco_amp_mod_pid_only.srcs/sources_1/bd/demod_pid_vco_amp_mod_pid_only_wrapper/ip/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0/synth/demod_pid_vco_amp_mod_pid_only_wrapper_xlslice_mod_out_pid2_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1156.402 ; gain = 224.555 ; free physical = 1205 ; free virtual = 8611
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1156.402 ; gain = 224.555 ; free physical = 1179 ; free virtual = 8586
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1401.848 ; gain = 0.000 ; free physical = 828 ; free virtual = 8234
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 1401.848 ; gain = 470.000 ; free physical = 1119 ; free virtual = 8525
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 1401.848 ; gain = 470.000 ; free physical = 1119 ; free virtual = 8525
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 1401.848 ; gain = 470.000 ; free physical = 1117 ; free virtual = 8523
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:07 . Memory (MB): peak = 1401.848 ; gain = 470.000 ; free physical = 1116 ; free virtual = 8522
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:59 ; elapsed = 00:01:09 . Memory (MB): peak = 1401.848 ; gain = 470.000 ; free physical = 1087 ; free virtual = 8493
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:26 ; elapsed = 00:01:38 . Memory (MB): peak = 1440.848 ; gain = 509.000 ; free physical = 474 ; free virtual = 7880
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:38 . Memory (MB): peak = 1440.848 ; gain = 509.000 ; free physical = 474 ; free virtual = 7880
Finished Technology Mapping : Time (s): cpu = 00:01:26 ; elapsed = 00:01:38 . Memory (MB): peak = 1450.863 ; gain = 519.016 ; free physical = 464 ; free virtual = 7870
Finished IO Insertion : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.863 ; gain = 519.016 ; free physical = 411 ; free virtual = 7818
Finished Renaming Generated Instances : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.863 ; gain = 519.016 ; free physical = 411 ; free virtual = 7818
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.863 ; gain = 519.016 ; free physical = 411 ; free virtual = 7818
Finished Renaming Generated Ports : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.863 ; gain = 519.016 ; free physical = 411 ; free virtual = 7818
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.863 ; gain = 519.016 ; free physical = 427 ; free virtual = 7834
Finished Renaming Generated Nets : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.863 ; gain = 519.016 ; free physical = 427 ; free virtual = 7834

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 1450.863 ; gain = 519.016 ; free physical = 427 ; free virtual = 7834
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:27 . Memory (MB): peak = 1454.863 ; gain = 421.512 ; free physical = 416 ; free virtual = 7823
