
---------- Begin Simulation Statistics ----------
host_inst_rate                                 260987                       # Simulator instruction rate (inst/s)
host_mem_usage                                 399616                       # Number of bytes of host memory used
host_seconds                                    76.63                       # Real time elapsed on the host
host_tick_rate                              234652397                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017982                       # Number of seconds simulated
sim_ticks                                 17981974500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4256921                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 33519.337471                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 27291.129207                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4232590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      815559000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005716                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                24331                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits             10454                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    378719000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003260                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13877                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 65316.692813                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 76610.552806                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799824                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3382490254                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018160                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51786                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25520                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   2012252780                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009211                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26266                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 21136.137626                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 43270.459764                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.271900                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              4178                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8711                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     88306783                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    376928975                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7108531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 55152.584232                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 59561.362629                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7032414                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      4198049254                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010708                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 76117                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              35974                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   2390971780                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40143                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965676                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.851963                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7108531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 55152.584232                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 59561.362629                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7032414                       # number of overall hits
system.cpu.dcache.overall_miss_latency     4198049254                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010708                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                76117                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             35974                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   2390971780                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005647                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40143                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28097                       # number of replacements
system.cpu.dcache.sampled_refs                  29121                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.851963                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7055200                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505715537000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25298                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11175535                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14253.048416                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11382.311298                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11100332                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1071872000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006729                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75203                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2454                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    828029000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006509                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        29250                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 152.583981                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       117000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11175535                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14253.048416                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11382.311298                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11100332                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1071872000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006729                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75203                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2454                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    828029000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006509                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809561                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.495375                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11175535                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14253.048416                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11382.311298                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11100332                       # number of overall hits
system.cpu.icache.overall_miss_latency     1071872000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006729                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75203                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2454                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    828029000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006509                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.495375                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11100332                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 66079.735640                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency       752383870                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 11386                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     130129.097481                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 123548.744360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         5519                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           1265505473                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.637956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       9725                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     904                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      1089823474                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.578654                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  8821                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       81889.339922                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  72183.705357                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          83793                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              231992500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.032704                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                         2833                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                       591                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency         161691500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.025858                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                    2240                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11022                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    56908.238795                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 40988.443567                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           627242608                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11022                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      451774625                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11022                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25298                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25298                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.294720                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101870                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        119246.533923                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   113146.639002                       # average overall mshr miss latency
system.l2.demand_hits                           89312                       # number of demand (read+write) hits
system.l2.demand_miss_latency              1497497973                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.123275                       # miss rate for demand accesses
system.l2.demand_misses                         12558                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1495                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         1251514974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.108580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    11061                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.040448                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.245321                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                    662.702152                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4019.346833                       # Average occupied blocks per context
system.l2.overall_accesses                     101870                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       119246.533923                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  89272.457077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          89312                       # number of overall hits
system.l2.overall_miss_latency             1497497973                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.123275                       # miss rate for overall accesses
system.l2.overall_misses                        12558                       # number of overall misses
system.l2.overall_mshr_hits                      1495                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2003898844                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.220349                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   22447                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.371685                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          4232                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       183096                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       218594                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            27825                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         7673                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           8812                       # number of replacements
system.l2.sampled_refs                          16609                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       4682.048986                       # Cycle average of tags in use
system.l2.total_refs                            87940                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8409                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29558445                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         260038                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       414245                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40201                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       476782                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         492189                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5794                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371201                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6021252                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.688275                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.407506                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      3070942     51.00%     51.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904095     15.02%     66.02% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       416027      6.91%     72.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402548      6.69%     79.61% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403651      6.70%     86.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192360      3.19%     89.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       147269      2.45%     91.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       113159      1.88%     93.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371201      6.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6021252                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40172                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      1056257                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.640550                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.640550                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       990813                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9585                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12674411                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3209447                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1808874                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       201450                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12117                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3939254                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3937788                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1466                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2391975                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2391721                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              254                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1547279                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1546067                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1212                       # DTB write misses
system.switch_cpus_1.fetch.Branches            492189                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1175438                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3021403                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        41540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12844814                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        133512                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.076838                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1175438                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       265832                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.005278                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      6222702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.064186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.352352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4376755     70.34%     70.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          33154      0.53%     70.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76124      1.22%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          53109      0.85%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         164934      2.65%     75.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          53635      0.86%     76.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          53936      0.87%     77.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          39882      0.64%     77.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1371173     22.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      6222702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                182801                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         377102                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178957                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.666286                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4155585                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1595321                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7540081                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10438206                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.752842                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5676492                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.629569                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10443175                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42310                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         68018                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2630392                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       339156                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1756602                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     11223978                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2560264                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       119183                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10673398                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1544                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          221                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       201450                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4643                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       223764                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36787                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3084                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       317339                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       286706                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3084                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3513                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38797                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.561159                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.561159                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3993972     37.01%     37.01% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       388923      3.60%     40.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331248     12.33%     52.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     52.95% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18141      0.17%     53.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851242      7.89%     61.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6164      0.06%     61.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2590295     24.00%     85.06% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1612597     14.94%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10792582                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       373304                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.034589                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51537     13.81%     13.81% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52742     14.13%     27.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     27.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16473      4.41%     32.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     32.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     32.35% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96810     25.93%     58.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     58.28% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       110787     29.68%     87.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        44955     12.04%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      6222702                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.734388                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.011301                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2630324     42.27%     42.27% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       992169     15.94%     58.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       656622     10.55%     68.77% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       592477      9.52%     78.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       614053      9.87%     88.16% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       349789      5.62%     93.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       244592      3.93%     97.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104379      1.68%     99.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        38297      0.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      6222702                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.684892                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         11045021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10792582                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      1044831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35765                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       725707                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1175460                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1175438                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       605650                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       440559                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2630392                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1756602                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6405503                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       497905                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58180                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3315678                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       431991                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         1070                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18728016                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     12357293                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9475958                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1710765                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       201450                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       496903                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1463421                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       954791                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28882                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
