system: You are a helpful assistant which debugs RTL and HDL code in Verilog and VHDL. Do not provide code in your answer. Explain what has gone wrong and why a bug is occurring, but do not attempt to fix the bug yourself. 

 user: Error message: ERROR: Test Case 3 failed. o_sum = 0, o_carry = 0 (Expected: 0, 1)

Full code file:```module full_half_add_1bit(
                          i_a     ,  //input 
                          i_b     ,  //input 
                          i_cin   ,  //input 
                          o_sum   ,  //output 
                          o_carry    //output 
                          )       ;

//Port declaration

input  i_a, i_b, i_cin            ;    
output o_sum, o_carry             ;
wire   w_sum1, w_carry1, w_carry2 ;

half_adder h1(                       //half adder instantiation
              .h_a(i_a)           ,   
              .h_b(i_b)           ,
              .h_sum(w_sum1)      ,	
              .h_carry(w_carry1)    
              )                   ;
half_adder h2(                       //half adder instantiation
              .h_a(w_sum1)        ,
              .h_b(i_cin)         ,
              .h_sum(o_sum)       ,	
              .h_carry(w_carry2)
              )                   ;

assign o_carry = w_carry1 & w_carry2;
  
endmodule // full adder


// module declaration for half adder
module half_adder(
	               h_a	   ,	//input
	               h_b	   ,	//input 
               	h_sum	   ,	//output
	               h_carry     //output
                  )        ;

//Port declaration

input  h_a	   ;
input  h_b	   ;
output h_sum	;
output h_carry	;
  
//sum and carry expression for half adder

assign h_sum   =  h_a ^ h_b;	//xor operation
assign h_carry =  h_a & h_b;	//and operation
  
endmodule // half adder```

Testbench Code:```module tb_full_half_add_1bit;
    reg i_a, i_b, i_cin;
    wire o_sum, o_carry;

    // Instantiate the module
    full_half_add_1bit uut (
        .i_a(i_a), 
        .i_b(i_b), 
        .i_cin(i_cin), 
        .o_sum(o_sum), 
        .o_carry(o_carry)
    );

    initial begin
        $display("Testbench started.");

        // Test Case 1: 0 + 0 + 0 => Sum: 0, Carry: 0
        {i_a, i_b, i_cin} = 3'b000;
        #10;
        if (o_sum !== 0 || o_carry !== 0) begin
            $display("ERROR: Test Case 1 failed. o_sum = %b, o_carry = %b (Expected: 0, 0)", o_sum, o_carry);
            $fatal;
        end

        // Test Case 2: 1 + 0 + 0 => Sum: 1, Carry: 0
        {i_a, i_b, i_cin} = 3'b100;
        #10;
        if (o_sum !== 1 || o_carry !== 0) begin
            $display("ERROR: Test Case 2 failed. o_sum = %b, o_carry = %b (Expected: 1, 0)", o_sum, o_carry);
            $fatal;
        end

        // Test Case 3: 1 + 1 + 0 => Sum: 0, Carry: 1
        {i_a, i_b, i_cin} = 3'b110;
        #10;
        if (o_sum !== 0 || o_carry !== 1) begin
            $display("ERROR: Test Case 3 failed. o_sum = %b, o_carry = %b (Expected: 0, 1)", o_sum, o_carry);
            $fatal;
        end

        // Test Case 4: 1 + 1 + 1 => Sum: 1, Carry: 1
        {i_a, i_b, i_cin} = 3'b111;
        #10;
        if (o_sum !== 1 || o_carry !== 1) begin
            $display("ERROR: Test Case 4 failed. o_sum = %b, o_carry = %b (Expected: 1, 1)", o_sum, o_carry);
            $fatal;
        end

        $display("All test cases passed.");
        $finish;
    end
endmodule
```

What is the bug, why is it occurring, and how can it be fixed?

    Note: this error occurred during the simulation of the test bench and code file below. It is an error message generated by the test bench itself. You should determine the root cause of the issue and explain the fix.
     
