Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 18 12:53:59 2020
| Host         : DESKTOP-J7AHS51 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file codebreaker_serial_top_timing_summary_routed.rpt -pb codebreaker_serial_top_timing_summary_routed.pb -rpx codebreaker_serial_top_timing_summary_routed.rpx -warn_on_violation
| Design       : codebreaker_serial_top
| Device       : 7a35tl-cpg236
| Speed File   : -2L  PRODUCTION 1.14 2018-01-25
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.010        0.000                      0                  642        0.213        0.000                      0                  642        4.500        0.000                       0                   288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.010        0.000                      0                  642        0.213        0.000                      0                  642        4.500        0.000                       0                   288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.994ns  (logic 5.201ns (65.064%)  route 2.793ns (34.936%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 15.323 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.894     5.850    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.720 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.879     9.598    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.148     9.746 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.746    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.525    10.271 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[1]
                         net (fo=4, routed)           0.611    10.882    Codebreaker_inst/decript0/data3[1]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.340    11.222 r  Codebreaker_inst/decript0/j[3]_i_4/O
                         net (fo=1, routed)           0.000    11.222    Codebreaker_inst/decript0/j[3]_i_4_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.715    11.937 r  Codebreaker_inst/decript0/j_reg[3]_i_2/O[2]
                         net (fo=2, routed)           0.620    12.557    Codebreaker_inst/decript0/ram_inst/data1[2]
    SLICE_X58Y3          LUT6 (Prop_lut6_I3_O)        0.342    12.899 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_46/O
                         net (fo=1, routed)           0.000    12.899    Codebreaker_inst/decript0/ram_inst/ram_reg_i_46_n_0
    SLICE_X58Y3          MUXF7 (Prop_muxf7_I0_O)      0.261    13.160 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_7/O
                         net (fo=1, routed)           0.683    13.843    Codebreaker_inst/decript0/ram_inst/ram_reg_i_7_n_0
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.693    15.323    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.526    15.850    
                         clock uncertainty           -0.035    15.814    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.961    14.853    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -13.843    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.058ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.946ns  (logic 5.571ns (70.113%)  route 2.375ns (29.887%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 15.323 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.894     5.850    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.720 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.879     9.598    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.148     9.746 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.746    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.737    10.483 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.609    11.093    Codebreaker_inst/decript0/data3[3]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.357    11.450 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.450    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.910 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.910    Codebreaker_inst/decript0/j_reg[3]_i_2_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    12.311 r  Codebreaker_inst/decript0/j_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.327    12.638    Codebreaker_inst/decript0/ram_inst/data1[5]
    SLICE_X55Y4          LUT5 (Prop_lut5_I2_O)        0.337    12.975 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_40/O
                         net (fo=1, routed)           0.000    12.975    Codebreaker_inst/decript0/ram_inst/ram_reg_i_40_n_0
    SLICE_X55Y4          MUXF7 (Prop_muxf7_I0_O)      0.261    13.236 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_4/O
                         net (fo=1, routed)           0.559    13.795    Codebreaker_inst/decript0/ram_inst/ram_reg_i_4_n_0
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.693    15.323    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.526    15.850    
                         clock uncertainty           -0.035    15.814    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.961    14.853    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -13.795    
  -------------------------------------------------------------------
                         slack                                  1.058    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.948ns  (logic 5.467ns (68.786%)  route 2.481ns (31.214%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 15.323 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.894     5.850    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.720 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.879     9.598    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.148     9.746 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.746    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.737    10.483 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.609    11.093    Codebreaker_inst/decript0/data3[3]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.357    11.450 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.450    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.910 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.910    Codebreaker_inst/decript0/j_reg[3]_i_2_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.298    12.208 r  Codebreaker_inst/decript0/j_reg[7]_i_3/O[2]
                         net (fo=2, routed)           0.435    12.643    Codebreaker_inst/decript0/ram_inst/data1[6]
    SLICE_X54Y3          LUT6 (Prop_lut6_I0_O)        0.342    12.985 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_38/O
                         net (fo=1, routed)           0.000    12.985    Codebreaker_inst/decript0/ram_inst/ram_reg_i_38_n_0
    SLICE_X54Y3          MUXF7 (Prop_muxf7_I0_O)      0.255    13.240 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_3/O
                         net (fo=1, routed)           0.557    13.797    Codebreaker_inst/decript0/ram_inst/ram_reg_i_3_n_0
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.693    15.323    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.526    15.850    
                         clock uncertainty           -0.035    15.814    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.950    14.864    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.797    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 5.565ns (70.311%)  route 2.350ns (29.689%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 15.323 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.894     5.850    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.720 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.879     9.598    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.148     9.746 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.746    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.737    10.483 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.609    11.093    Codebreaker_inst/decript0/data3[3]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.357    11.450 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.450    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.910 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.910    Codebreaker_inst/decript0/j_reg[3]_i_2_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.388    12.298 r  Codebreaker_inst/decript0/j_reg[7]_i_3/O[3]
                         net (fo=2, routed)           0.434    12.732    Codebreaker_inst/decript0/ram_inst/data1[7]
    SLICE_X56Y4          LUT6 (Prop_lut6_I0_O)        0.350    13.082 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_36/O
                         net (fo=1, routed)           0.000    13.082    Codebreaker_inst/decript0/ram_inst/ram_reg_i_36_n_0
    SLICE_X56Y4          MUXF7 (Prop_muxf7_I0_O)      0.255    13.337 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_2/O
                         net (fo=1, routed)           0.428    13.764    Codebreaker_inst/decript0/ram_inst/ram_reg_i_2_n_0
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.693    15.323    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.526    15.850    
                         clock uncertainty           -0.035    15.814    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.950    14.864    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.764    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.242ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 5.281ns (67.946%)  route 2.491ns (32.054%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 15.323 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.894     5.850    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.720 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.879     9.598    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.148     9.746 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.746    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.525    10.271 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[1]
                         net (fo=4, routed)           0.611    10.882    Codebreaker_inst/decript0/data3[1]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.340    11.222 r  Codebreaker_inst/decript0/j[3]_i_4/O
                         net (fo=1, routed)           0.000    11.222    Codebreaker_inst/decript0/j[3]_i_4_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.793    12.015 r  Codebreaker_inst/decript0/j_reg[3]_i_2/O[3]
                         net (fo=2, routed)           0.445    12.460    Codebreaker_inst/decript0/ram_inst/data1[3]
    SLICE_X56Y1          LUT5 (Prop_lut5_I2_O)        0.350    12.810 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_44/O
                         net (fo=1, routed)           0.000    12.810    Codebreaker_inst/decript0/ram_inst/ram_reg_i_44_n_0
    SLICE_X56Y1          MUXF7 (Prop_muxf7_I0_O)      0.255    13.065 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_6/O
                         net (fo=1, routed)           0.557    13.622    Codebreaker_inst/decript0/ram_inst/ram_reg_i_6_n_0
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.693    15.323    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.526    15.850    
                         clock uncertainty           -0.035    15.814    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.950    14.864    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.622    
  -------------------------------------------------------------------
                         slack                                  1.242    

Slack (MET) :             1.247ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.757ns  (logic 5.428ns (69.979%)  route 2.329ns (30.021%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 15.323 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.894     5.850    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.720 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.879     9.598    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.148     9.746 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.746    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.737    10.483 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.609    11.093    Codebreaker_inst/decript0/data3[3]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.357    11.450 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.450    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.910 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.910    Codebreaker_inst/decript0/j_reg[3]_i_2_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    12.177 r  Codebreaker_inst/decript0/j_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.293    12.470    Codebreaker_inst/decript0/ram_inst/data1[4]
    SLICE_X57Y5          LUT5 (Prop_lut5_I2_O)        0.328    12.798 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_42/O
                         net (fo=1, routed)           0.000    12.798    Codebreaker_inst/decript0/ram_inst/ram_reg_i_42_n_0
    SLICE_X57Y5          MUXF7 (Prop_muxf7_I0_O)      0.261    13.059 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_5/O
                         net (fo=1, routed)           0.547    13.606    Codebreaker_inst/decript0/ram_inst/ram_reg_i_5_n_0
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.693    15.323    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.526    15.850    
                         clock uncertainty           -0.035    15.814    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.961    14.853    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  1.247    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 4.794ns (65.691%)  route 2.504ns (34.309%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 15.323 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.894     5.850    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.720 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.879     9.598    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.148     9.746 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.746    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.304    10.050 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[0]
                         net (fo=4, routed)           0.601    10.652    Codebreaker_inst/decript0/data3[0]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.339    10.991 r  Codebreaker_inst/decript0/j[3]_i_5/O
                         net (fo=1, routed)           0.000    10.991    Codebreaker_inst/decript0/j[3]_i_5_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.535    11.526 r  Codebreaker_inst/decript0/j_reg[3]_i_2/O[1]
                         net (fo=2, routed)           0.432    11.958    Codebreaker_inst/decript0/ram_inst/data1[1]
    SLICE_X57Y1          LUT5 (Prop_lut5_I2_O)        0.337    12.295 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_48/O
                         net (fo=1, routed)           0.000    12.295    Codebreaker_inst/decript0/ram_inst/ram_reg_i_48_n_0
    SLICE_X57Y1          MUXF7 (Prop_muxf7_I0_O)      0.261    12.556 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_8/O
                         net (fo=1, routed)           0.592    13.147    Codebreaker_inst/decript0/ram_inst/ram_reg_i_8_n_0
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.693    15.323    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.526    15.850    
                         clock uncertainty           -0.035    15.814    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.961    14.853    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -13.147    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 4.560ns (65.977%)  route 2.351ns (34.023%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.323ns = ( 15.323 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.526ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.894     5.850    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.720 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.879     9.598    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.148     9.746 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.746    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.304    10.050 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[0]
                         net (fo=4, routed)           0.601    10.652    Codebreaker_inst/decript0/data3[0]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.339    10.991 r  Codebreaker_inst/decript0/j[3]_i_5/O
                         net (fo=1, routed)           0.000    10.991    Codebreaker_inst/decript0/j[3]_i_5_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.310    11.301 r  Codebreaker_inst/decript0/j_reg[3]_i_2/O[0]
                         net (fo=2, routed)           0.357    11.657    Codebreaker_inst/decript0/ram_inst/data1[0]
    SLICE_X59Y2          LUT6 (Prop_lut6_I1_O)        0.328    11.985 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_50/O
                         net (fo=1, routed)           0.000    11.985    Codebreaker_inst/decript0/ram_inst/ram_reg_i_50_n_0
    SLICE_X59Y2          MUXF7 (Prop_muxf7_I0_O)      0.261    12.246 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_9/O
                         net (fo=1, routed)           0.515    12.761    Codebreaker_inst/decript0/ram_inst/ram_reg_i_9_n_0
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.693    15.323    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism              0.526    15.850    
                         clock uncertainty           -0.035    15.814    
    RAMB18_X2Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.961    14.853    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -12.761    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/j_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.293ns  (logic 5.167ns (70.847%)  route 2.126ns (29.153%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.894     5.850    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.720 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.879     9.598    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.148     9.746 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.746    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.737    10.483 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.609    11.093    Codebreaker_inst/decript0/data3[3]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.357    11.450 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.450    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.910 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.910    Codebreaker_inst/decript0/j_reg[3]_i_2_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.267    12.177 r  Codebreaker_inst/decript0/j_reg[7]_i_3/O[0]
                         net (fo=2, routed)           0.638    12.815    Codebreaker_inst/decript0/data1[4]
    SLICE_X56Y4          LUT4 (Prop_lut4_I1_O)        0.328    13.143 r  Codebreaker_inst/decript0/j[4]_i_1/O
                         net (fo=1, routed)           0.000    13.143    Codebreaker_inst/decript0/j[4]_i_1_n_0
    SLICE_X56Y4          FDRE                                         r  Codebreaker_inst/decript0/j_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.640    15.270    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X56Y4          FDRE                                         r  Codebreaker_inst/decript0/j_reg[4]/C
                         clock pessimism              0.490    15.760    
                         clock uncertainty           -0.035    15.725    
    SLICE_X56Y4          FDRE (Setup_fdre_C_D)        0.112    15.837    Codebreaker_inst/decript0/j_reg[4]
  -------------------------------------------------------------------
                         required time                         15.837    
                         arrival time                         -13.143    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.709ns  (required time - arrival time)
  Source:                 Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/j_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 5.310ns (73.231%)  route 1.941ns (26.769%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.270ns = ( 15.270 - 10.000 ) 
    Source Clock Delay      (SCD):    5.850ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.665     1.665 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.152     3.817    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.138     3.955 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.894     5.850    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.870     8.720 r  Codebreaker_inst/decript0/ram_inst/ram_reg/DOADO[0]
                         net (fo=8, routed)           0.879     9.598    Codebreaker_inst/decript0/ram_inst/DOADO[0]
    SLICE_X55Y2          LUT2 (Prop_lut2_I1_O)        0.148     9.746 r  Codebreaker_inst/decript0/ram_inst/j_calc_loop3_carry_i_4/O
                         net (fo=1, routed)           0.000     9.746    Codebreaker_inst/decript0/ram_inst_n_13
    SLICE_X55Y2          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.737    10.483 r  Codebreaker_inst/decript0/j_calc_loop3_carry/O[3]
                         net (fo=4, routed)           0.609    11.093    Codebreaker_inst/decript0/data3[3]
    SLICE_X56Y2          LUT3 (Prop_lut3_I0_O)        0.357    11.450 r  Codebreaker_inst/decript0/j[3]_i_3/O
                         net (fo=1, routed)           0.000    11.450    Codebreaker_inst/decript0/j[3]_i_3_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.460    11.910 r  Codebreaker_inst/decript0/j_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.910    Codebreaker_inst/decript0/j_reg[3]_i_2_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.401    12.311 r  Codebreaker_inst/decript0/j_reg[7]_i_3/O[1]
                         net (fo=2, routed)           0.453    12.764    Codebreaker_inst/decript0/data1[5]
    SLICE_X54Y3          LUT4 (Prop_lut4_I1_O)        0.337    13.101 r  Codebreaker_inst/decript0/j[5]_i_1/O
                         net (fo=1, routed)           0.000    13.101    Codebreaker_inst/decript0/j[5]_i_1_n_0
    SLICE_X54Y3          FDRE                                         r  Codebreaker_inst/decript0/j_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.527    11.527 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.979    13.506    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.124    13.630 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.640    15.270    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X54Y3          FDRE                                         r  Codebreaker_inst/decript0/j_reg[5]/C
                         clock pessimism              0.463    15.733    
                         clock uncertainty           -0.035    15.698    
    SLICE_X54Y3          FDRE (Setup_fdre_C_D)        0.112    15.810    Codebreaker_inst/decript0/j_reg[5]
  -------------------------------------------------------------------
                         required time                         15.810    
                         arrival time                         -13.101    
  -------------------------------------------------------------------
                         slack                                  2.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/Si_saved_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/ram_inst/ram_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.255ns (38.376%)  route 0.409ns (61.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.704ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.772     1.704    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X55Y2          FDRE                                         r  Codebreaker_inst/decript0/Si_saved_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDRE (Prop_fdre_C_Q)         0.193     1.897 r  Codebreaker_inst/decript0/Si_saved_reg[5]/Q
                         net (fo=4, routed)           0.159     2.056    Codebreaker_inst/decript0/ram_inst/ram_reg_3[5]
    SLICE_X57Y1          LUT5 (Prop_lut5_I2_O)        0.062     2.118 r  Codebreaker_inst/decript0/ram_inst/ram_reg_i_20/O
                         net (fo=1, routed)           0.250     2.369    Codebreaker_inst/decript0/ram_inst/ram_reg_i_20_n_0
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.146     2.378    Codebreaker_inst/decript0/ram_inst/clk_IBUF_BUFG
    RAMB18_X2Y0          RAMB18E1                                     r  Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.589     1.790    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.366     2.156    Codebreaker_inst/decript0/ram_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -2.156    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/bitCounter/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.255ns (61.181%)  route 0.162ns (38.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.603ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.812     1.744    CharDrawer_inst/TX/bitCounter/clk_IBUF_BUFG
    SLICE_X65Y8          FDRE                                         r  CharDrawer_inst/TX/bitCounter/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y8          FDRE (Prop_fdre_C_Q)         0.193     1.937 f  CharDrawer_inst/TX/bitCounter/cnt_reg[2]/Q
                         net (fo=6, routed)           0.162     2.099    CharDrawer_inst/TX/bitCounter/cnt_reg[2]_0[2]
    SLICE_X64Y8          LUT6 (Prop_lut6_I4_O)        0.062     2.161 r  CharDrawer_inst/TX/bitCounter/FSM_onehot_cs[2]_i_1/O
                         net (fo=1, routed)           0.000     2.161    CharDrawer_inst/TX/bitCounter_n_1
    SLICE_X64Y8          FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.132     2.364    CharDrawer_inst/TX/clk_IBUF_BUFG
    SLICE_X64Y8          FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
                         clock pessimism             -0.603     1.761    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.160     1.921    CharDrawer_inst/TX/FSM_onehot_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 stopwatch_inst/mod3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.256ns (63.746%)  route 0.146ns (36.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.803     1.735    stopwatch_inst/mod3/CLK
    SLICE_X62Y21         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.193     1.928 r  stopwatch_inst/mod3/cnt_reg[0]/Q
                         net (fo=6, routed)           0.146     2.074    stopwatch_inst/mod3/seven_seg_data[12]
    SLICE_X63Y21         LUT4 (Prop_lut4_I1_O)        0.063     2.137 r  stopwatch_inst/mod3/cnt[3]_i_3__4/O
                         net (fo=1, routed)           0.000     2.137    stopwatch_inst/mod3/p_0_in__4[3]
    SLICE_X63Y21         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.121     2.353    stopwatch_inst/mod3/CLK
    SLICE_X63Y21         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[3]/C
                         clock pessimism             -0.601     1.752    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.140     1.892    stopwatch_inst/mod3/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.892    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 stopwatch_inst/mod3/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_inst/mod3/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.255ns (63.656%)  route 0.146ns (36.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.803     1.735    stopwatch_inst/mod3/CLK
    SLICE_X62Y21         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.193     1.928 r  stopwatch_inst/mod3/cnt_reg[0]/Q
                         net (fo=6, routed)           0.146     2.074    stopwatch_inst/mod3/seven_seg_data[12]
    SLICE_X63Y21         LUT3 (Prop_lut3_I2_O)        0.062     2.136 r  stopwatch_inst/mod3/cnt[2]_i_1__4/O
                         net (fo=1, routed)           0.000     2.136    stopwatch_inst/mod3/p_0_in__4[2]
    SLICE_X63Y21         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.121     2.353    stopwatch_inst/mod3/CLK
    SLICE_X63Y21         FDRE                                         r  stopwatch_inst/mod3/cnt_reg[2]/C
                         clock pessimism             -0.601     1.752    
    SLICE_X63Y21         FDRE (Hold_fdre_C_D)         0.124     1.876    stopwatch_inst/mod3/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/bytes_out_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/bytes_out_reg[79]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.255ns (65.796%)  route 0.133ns (34.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.745ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.813     1.745    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X65Y3          FDRE                                         r  Codebreaker_inst/decript0/bytes_out_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y3          FDRE (Prop_fdre_C_Q)         0.193     1.938 r  Codebreaker_inst/decript0/bytes_out_reg[79]/Q
                         net (fo=2, routed)           0.133     2.071    Codebreaker_inst/decript0/ram_inst/plaintext[18]
    SLICE_X65Y3          LUT6 (Prop_lut6_I5_O)        0.062     2.133 r  Codebreaker_inst/decript0/ram_inst/bytes_out[79]_i_1/O
                         net (fo=1, routed)           0.000     2.133    Codebreaker_inst/decript0/ram_inst_n_49
    SLICE_X65Y3          FDRE                                         r  Codebreaker_inst/decript0/bytes_out_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.133     2.365    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X65Y3          FDRE                                         r  Codebreaker_inst/decript0/bytes_out_reg[79]/C
                         clock pessimism             -0.620     1.745    
    SLICE_X65Y3          FDRE (Hold_fdre_C_D)         0.126     1.871    Codebreaker_inst/decript0/bytes_out_reg[79]
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/cs_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.255ns (62.463%)  route 0.153ns (37.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.771     1.703    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  Codebreaker_inst/decript0/cs_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.193     1.896 f  Codebreaker_inst/decript0/cs_reg[31]/Q
                         net (fo=10, routed)          0.153     2.050    Codebreaker_inst/decript0/cs[31]
    SLICE_X57Y7          LUT6 (Prop_lut6_I2_O)        0.062     2.112 r  Codebreaker_inst/decript0/done_i_1/O
                         net (fo=1, routed)           0.000     2.112    Codebreaker_inst/decript0/done_i_1_n_0
    SLICE_X57Y7          FDRE                                         r  Codebreaker_inst/decript0/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.092     2.324    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X57Y7          FDRE                                         r  Codebreaker_inst/decript0/done_reg/C
                         clock pessimism             -0.602     1.722    
    SLICE_X57Y7          FDRE (Hold_fdre_C_D)         0.124     1.846    Codebreaker_inst/decript0/done_reg
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.255ns (56.884%)  route 0.193ns (43.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.771     1.703    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  Codebreaker_inst/decript0/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.193     1.896 r  Codebreaker_inst/decript0/cs_reg[1]/Q
                         net (fo=28, routed)          0.193     2.090    Codebreaker_inst/decript0/cs[1]
    SLICE_X56Y6          LUT6 (Prop_lut6_I3_O)        0.062     2.152 r  Codebreaker_inst/decript0/cs[2]_i_1/O
                         net (fo=1, routed)           0.000     2.152    Codebreaker_inst/decript0/cs[2]_i_1_n_0
    SLICE_X56Y6          FDRE                                         r  Codebreaker_inst/decript0/cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.093     2.325    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  Codebreaker_inst/decript0/cs_reg[2]/C
                         clock pessimism             -0.605     1.720    
    SLICE_X56Y6          FDRE (Hold_fdre_C_D)         0.159     1.879    Codebreaker_inst/decript0/cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.152    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.255ns (56.381%)  route 0.197ns (43.619%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.771     1.703    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  Codebreaker_inst/decript0/cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.193     1.896 r  Codebreaker_inst/decript0/cs_reg[1]/Q
                         net (fo=28, routed)          0.197     2.094    Codebreaker_inst/decript0/cs[1]
    SLICE_X56Y6          LUT6 (Prop_lut6_I2_O)        0.062     2.156 r  Codebreaker_inst/decript0/cs[3]_i_1/O
                         net (fo=1, routed)           0.000     2.156    Codebreaker_inst/decript0/cs[3]_i_1_n_0
    SLICE_X56Y6          FDRE                                         r  Codebreaker_inst/decript0/cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.093     2.325    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  Codebreaker_inst/decript0/cs_reg[3]/C
                         clock pessimism             -0.605     1.720    
    SLICE_X56Y6          FDRE (Hold_fdre_C_D)         0.160     1.880    Codebreaker_inst/decript0/cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.305ns (66.508%)  route 0.154ns (33.492%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.744ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.812     1.744    CharDrawer_inst/TX/clk_IBUF_BUFG
    SLICE_X62Y8          FDSE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDSE (Prop_fdse_C_Q)         0.177     1.921 r  CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/Q
                         net (fo=3, routed)           0.154     2.075    CharDrawer_inst/TX/baudTimer/Q[0]
    SLICE_X64Y8          LUT4 (Prop_lut4_I1_O)        0.128     2.203 r  CharDrawer_inst/TX/baudTimer/FSM_onehot_cs[1]_i_1/O
                         net (fo=1, routed)           0.000     2.203    CharDrawer_inst/TX/baudTimer_n_2
    SLICE_X64Y8          FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.132     2.364    CharDrawer_inst/TX/clk_IBUF_BUFG
    SLICE_X64Y8          FDRE                                         r  CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
                         clock pessimism             -0.600     1.764    
    SLICE_X64Y8          FDRE (Hold_fdre_C_D)         0.159     1.923    CharDrawer_inst/TX/FSM_onehot_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 Codebreaker_inst/decript0/cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Codebreaker_inst/decript0/cs_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.285ns (66.010%)  route 0.147ns (33.990%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.316     0.316 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.888    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.044     0.932 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         0.771     1.703    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X56Y6          FDRE                                         r  Codebreaker_inst/decript0/cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y6          FDRE (Prop_fdre_C_Q)         0.223     1.926 r  Codebreaker_inst/decript0/cs_reg[3]/Q
                         net (fo=28, routed)          0.147     2.073    Codebreaker_inst/decript0/cs[3]
    SLICE_X57Y6          LUT4 (Prop_lut4_I3_O)        0.062     2.135 r  Codebreaker_inst/decript0/cs[31]_i_2/O
                         net (fo=1, routed)           0.000     2.135    Codebreaker_inst/decript0/cs[31]_i_2_n_0
    SLICE_X57Y6          FDRE                                         r  Codebreaker_inst/decript0/cs_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.578     0.578 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.608     1.186    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.046     1.232 r  clk_IBUF_BUFG_inst/O
                         net (fo=287, routed)         1.093     2.325    Codebreaker_inst/decript0/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  Codebreaker_inst/decript0/cs_reg[31]/C
                         clock pessimism             -0.605     1.720    
    SLICE_X57Y6          FDRE (Hold_fdre_C_D)         0.126     1.846    Codebreaker_inst/decript0/cs_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            3.718         10.000      6.282      RAMB18_X2Y0    Codebreaker_inst/decript0/ram_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            3.168         10.000      6.832      RAMB18_X2Y0    Codebreaker_inst/decript0/ram_inst/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.538         10.000      7.462      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X57Y8    CharDrawer_inst/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y8    CharDrawer_inst/FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y8    CharDrawer_inst/FSM_onehot_cs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y8    CharDrawer_inst/FSM_onehot_cs_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X62Y8    CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y8    CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X64Y8    CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y22   SSC/count_val_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y22   SSC/count_val_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y22   SSC/count_val_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y21   SSC/count_val_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22   stopwatch_inst/mod2/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22   stopwatch_inst/mod2/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y22   stopwatch_inst/mod2/cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y21   stopwatch_inst/mod3/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y21   stopwatch_inst/mod3/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y21   SSC/count_val_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y8    CharDrawer_inst/FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y8    CharDrawer_inst/FSM_onehot_cs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y8    CharDrawer_inst/FSM_onehot_cs_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X62Y8    CharDrawer_inst/TX/FSM_onehot_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y8    CharDrawer_inst/TX/FSM_onehot_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y8    CharDrawer_inst/TX/FSM_onehot_cs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y8    CharDrawer_inst/TX/FSM_onehot_cs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y8    CharDrawer_inst/TX/FSM_onehot_cs_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y8    CharDrawer_inst/TX/FSM_onehot_cs_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y7    CharDrawer_inst/TX/Sout_reg/C



