{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715175680363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715175680368 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 08 21:41:20 2024 " "Processing started: Wed May 08 21:41:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715175680368 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715175680368 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab9 -c lab9 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1715175680368 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "vga_clk.qip " "Tcl Script File vga_clk.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE vga_clk.qip " "set_global_assignment -name QIP_FILE vga_clk.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1715175680538 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1715175680538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1715175680905 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_7_1200mv_85c_slow.svo C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/ simulation " "Generated file lab9_7_1200mv_85c_slow.svo in folder \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715175681691 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_7_1200mv_0c_slow.svo C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/ simulation " "Generated file lab9_7_1200mv_0c_slow.svo in folder \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715175681965 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_min_1200mv_0c_fast.svo C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/ simulation " "Generated file lab9_min_1200mv_0c_fast.svo in folder \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715175682251 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9.svo C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/ simulation " "Generated file lab9.svo in folder \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715175682531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_7_1200mv_85c_v_slow.sdo C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/ simulation " "Generated file lab9_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715175682778 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_7_1200mv_0c_v_slow.sdo C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/ simulation " "Generated file lab9_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715175683024 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_min_1200mv_0c_v_fast.sdo C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/ simulation " "Generated file lab9_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715175683269 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab9_v.sdo C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/ simulation " "Generated file lab9_v.sdo in folder \"C:/Users/kangx/Documents/_Project/ECE_385_sp24/lab9/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1715175683524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4715 " "Peak virtual memory: 4715 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715175684208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 08 21:41:24 2024 " "Processing ended: Wed May 08 21:41:24 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715175684208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715175684208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715175684208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1715175684208 ""}
