[
  {
    "class":"firrtl.stage.FirrtlFileAnnotation",
    "file":"test_run_dir/Chisel_Tester_File_mem/datamemory.lo.fir"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~datamemory|datamemory>io_out",
    "sources":[
      "~datamemory|datamemory>io_rd_enable",
      "~datamemory|datamemory>io_addr"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/Chisel_Tester_File_mem"
  }
]