set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Tarefa03.vo Tarefa03_v.sdo}}
	{{"Fast Model"} {Tarefa03_fast.vo Tarefa03_v_fast.sdo}}
}
