// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/08/2022 15:49:59"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memoryFSM (
	switches,
	nextStateButton,
	reset,
	clk,
	seg0,
	seg1,
	seg2,
	seg3,
	LEDS);
input 	[7:0] switches;
input 	nextStateButton;
input 	reset;
input 	clk;
output 	[6:0] seg0;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	[7:0] LEDS;

// Design Ports Information
// switches[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDS[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nextStateButton	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// switches[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \switches[4]~input_o ;
wire \switches[5]~input_o ;
wire \switches[6]~input_o ;
wire \switches[7]~input_o ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \div|Add0~49_sumout ;
wire \reset~input_o ;
wire \div|Add0~46 ;
wire \div|Add0~41_sumout ;
wire \div|Add0~42 ;
wire \div|Add0~37_sumout ;
wire \div|Add0~38 ;
wire \div|Add0~33_sumout ;
wire \div|Add0~34 ;
wire \div|Add0~17_sumout ;
wire \div|Add0~18 ;
wire \div|Add0~29_sumout ;
wire \div|Add0~30 ;
wire \div|Add0~97_sumout ;
wire \div|counter[7]~DUPLICATE_q ;
wire \div|Add0~98 ;
wire \div|Add0~57_sumout ;
wire \div|Add0~58 ;
wire \div|Add0~61_sumout ;
wire \div|Add0~62 ;
wire \div|Add0~65_sumout ;
wire \div|counter[10]~DUPLICATE_q ;
wire \div|Add0~66 ;
wire \div|Add0~69_sumout ;
wire \div|counter[11]~DUPLICATE_q ;
wire \div|Add0~70 ;
wire \div|Add0~73_sumout ;
wire \div|Add0~74 ;
wire \div|Add0~77_sumout ;
wire \div|Add0~78 ;
wire \div|Add0~81_sumout ;
wire \div|Add0~82 ;
wire \div|Add0~85_sumout ;
wire \div|Add0~86 ;
wire \div|Add0~89_sumout ;
wire \div|Add0~90 ;
wire \div|Add0~53_sumout ;
wire \div|counter[17]~DUPLICATE_q ;
wire \div|Equal0~2_combout ;
wire \div|counter[24]~DUPLICATE_q ;
wire \div|Add0~54 ;
wire \div|Add0~21_sumout ;
wire \div|Add0~22 ;
wire \div|Add0~25_sumout ;
wire \div|Add0~26 ;
wire \div|Add0~1_sumout ;
wire \div|Add0~2 ;
wire \div|Add0~93_sumout ;
wire \div|Add0~94 ;
wire \div|Add0~5_sumout ;
wire \div|Add0~6 ;
wire \div|Add0~9_sumout ;
wire \div|Add0~10 ;
wire \div|Add0~13_sumout ;
wire \div|Equal0~0_combout ;
wire \div|counter[20]~DUPLICATE_q ;
wire \div|Equal0~3_combout ;
wire \div|Equal0~4_combout ;
wire \div|Add0~50 ;
wire \div|Add0~45_sumout ;
wire \div|counter[0]~DUPLICATE_q ;
wire \div|Equal0~1_combout ;
wire \div|dividedSignal~0_combout ;
wire \div|dividedSignal~q ;
wire \nextStateButton~input_o ;
wire \Selector18~0_combout ;
wire \currentState.STORE1~q ;
wire \currentState.STORE2~q ;
wire \nextState.RAM_Instr1_1~0_combout ;
wire \currentState.RAM_Instr1_1~q ;
wire \currentState.RAM_Instr1_2~0_combout ;
wire \currentState.RAM_Instr1_2~q ;
wire \currentState.RAM_Instr2_1~q ;
wire \currentState.RAM_Instr2_2~q ;
wire \currentState.RAM_Instr3_1~q ;
wire \currentState.RAM_Instr3_2~q ;
wire \currentState.RAM_Instr4_1~q ;
wire \currentState.RAM_Instr4_2~q ;
wire \Selector12~0_combout ;
wire \currentState.RaBITS~q ;
wire \currentState.LOAD1~q ;
wire \nextState.LOAD2~0_combout ;
wire \currentState.LOAD2~q ;
wire \Selector14~0_combout ;
wire \currentState.RbBits~q ;
wire \currentState.LOAD3~q ;
wire \nextState.LOAD4~0_combout ;
wire \currentState.LOAD4~q ;
wire \Selector17~0_combout ;
wire \currentState.SUM1~q ;
wire \nextState.SUM2~0_combout ;
wire \currentState.SUM2~q ;
wire \currentState.SUM3~feeder_combout ;
wire \currentState.SUM3~q ;
wire \WideOr73~0_combout ;
wire \currentState.SUM3~DUPLICATE_q ;
wire \WideOr75~combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[30]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[0]~0_combout ;
wire \WideOr18~0_combout ;
wire \switches[3]~input_o ;
wire \Selector1~0_combout ;
wire \WideOr42~0_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[32]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[26]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[26]~DUPLICATE_q ;
wire \datapathUnit|src1Mux|y[8]~8_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[26]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[16]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[16]~DUPLICATE_q ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[38]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[38]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[12]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[12]~DUPLICATE_q ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[14]~feeder_combout ;
wire \datapathUnit|regFile|rd2[2]~3_combout ;
wire \WideOr43~0_combout ;
wire \switches[1]~input_o ;
wire \Selector16~0_combout ;
wire \Selector37~1_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[10]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[20]~feeder_combout ;
wire \Selector3~0_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[22]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[24]~feeder_combout ;
wire \datapathUnit|updateReg|y[7]~7_combout ;
wire \datapathUnit|regFile|rd2[7]~13_combout ;
wire \memdata~3_combout ;
wire \datapathUnit|instrReg|q[7]~7_combout ;
wire \datapathUnit|updateReg|y[6]~6_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[12]~feeder_combout ;
wire \switches[2]~input_o ;
wire \Selector4~0_combout ;
wire \datapathUnit|updateReg|y[10]~12_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[14]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[34]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[36]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[36]~DUPLICATE_q ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a13 ;
wire \datapathUnit|regFile|RAM~23_combout ;
wire \datapathUnit|src1Mux|y[13]~13_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[36]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a13 ;
wire \datapathUnit|regFile|RAM~27_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[34]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a12 ;
wire \datapathUnit|regFile|RAM~22_combout ;
wire \datapathUnit|pc_ALU|Add0~46 ;
wire \datapathUnit|pc_ALU|Add0~49_sumout ;
wire \datapathUnit|pcregUnit|q[2]~0_combout ;
wire \datapathUnit|src1Mux|y[12]~12_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[32]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a11 ;
wire \datapathUnit|regFile|RAM~9_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a10 ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[30]~feeder_combout ;
wire \datapathUnit|regFile|RAM~8_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[28]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a9 ;
wire \datapathUnit|regFile|RAM~7_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[24]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[24]~DUPLICATE_q ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a7 ;
wire \datapathUnit|regFile|RAM~21_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[22]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a6 ;
wire \datapathUnit|regFile|RAM~20_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[18]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a4 ;
wire \datapathUnit|regFile|RAM~19_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[16]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[16]~DUPLICATE_q ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a3 ;
wire \datapathUnit|regFile|RAM~17_combout ;
wire \datapathUnit|pc_ALU|Add0~1_sumout ;
wire \datapathUnit|pc_ALU|Add0~2 ;
wire \datapathUnit|pc_ALU|Add0~6 ;
wire \datapathUnit|pc_ALU|Add0~10 ;
wire \datapathUnit|pc_ALU|Add0~13_sumout ;
wire \datapathUnit|pc_ALU|Add0~14 ;
wire \datapathUnit|pc_ALU|Add0~17_sumout ;
wire \datapathUnit|pc_ALU|Add0~18 ;
wire \datapathUnit|pc_ALU|Add0~22 ;
wire \datapathUnit|pc_ALU|Add0~25_sumout ;
wire \datapathUnit|pc_ALU|Add0~26 ;
wire \datapathUnit|pc_ALU|Add0~29_sumout ;
wire \datapathUnit|src1Mux|y[7]~7_combout ;
wire \datapathUnit|src1Mux|y[6]~6_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[20]~feeder_combout ;
wire \memdata~1_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a5 ;
wire \datapathUnit|regFile|rd2[5]~9_combout ;
wire \datapathUnit|src2mux|y[5]~5_combout ;
wire \datapathUnit|src1Mux|y[4]~4_combout ;
wire \datapathUnit|src1Mux|y[3]~3_combout ;
wire \datapathUnit|src1Mux|y[2]~2_combout ;
wire \datapathUnit|regFile|rd2[1]~16_combout ;
wire \datapathUnit|src2mux|y[1]~1_combout ;
wire \datapathUnit|src1Mux|y[0]~0_combout ;
wire \datapathUnit|alu_unit|_~2 ;
wire \datapathUnit|alu_unit|_~3 ;
wire \datapathUnit|alu_unit|_~6 ;
wire \datapathUnit|alu_unit|_~7 ;
wire \datapathUnit|alu_unit|_~10 ;
wire \datapathUnit|alu_unit|_~11 ;
wire \datapathUnit|alu_unit|_~14 ;
wire \datapathUnit|alu_unit|_~15 ;
wire \datapathUnit|alu_unit|_~17_sumout ;
wire \datapathUnit|resultReg|q[15]~0_combout ;
wire \data_a[4]~9_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a3 ;
wire \datapathUnit|regFile|rd2[3]~4_combout ;
wire \address[3]~1_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[18]~feeder_combout ;
wire \datapathUnit|regFile|rd2[4]~7_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a4 ;
wire \datapathUnit|regFile|rd2[4]~6_combout ;
wire \address[4]~2_combout ;
wire \datapathUnit|regFile|rd2[5]~8_combout ;
wire \address[5]~3_combout ;
wire \datapathUnit|regFile|rd2[6]~11_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a6 ;
wire \datapathUnit|regFile|rd2[6]~10_combout ;
wire \address[6]~4_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[24]~DUPLICATE_q ;
wire \datapathUnit|regFile|rd2[7]~12_combout ;
wire \address[7]~5_combout ;
wire \address[8]~6_combout ;
wire \address[9]~7_combout ;
wire \address[10]~8_combout ;
wire \address[11]~9_combout ;
wire \address[12]~10_combout ;
wire \~GND~combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ;
wire \memdata~0_combout ;
wire \datapathUnit|src2mux|y[4]~4_combout ;
wire \datapathUnit|alu_unit|_~18 ;
wire \datapathUnit|alu_unit|_~19 ;
wire \datapathUnit|alu_unit|_~22 ;
wire \datapathUnit|alu_unit|_~23 ;
wire \datapathUnit|alu_unit|_~26 ;
wire \datapathUnit|alu_unit|_~27 ;
wire \datapathUnit|alu_unit|_~30 ;
wire \datapathUnit|alu_unit|_~31 ;
wire \datapathUnit|alu_unit|_~34 ;
wire \datapathUnit|alu_unit|_~35 ;
wire \datapathUnit|alu_unit|_~38 ;
wire \datapathUnit|alu_unit|_~39 ;
wire \datapathUnit|alu_unit|_~42 ;
wire \datapathUnit|alu_unit|_~43 ;
wire \datapathUnit|alu_unit|_~46 ;
wire \datapathUnit|alu_unit|_~47 ;
wire \datapathUnit|alu_unit|_~50 ;
wire \datapathUnit|alu_unit|_~51 ;
wire \datapathUnit|alu_unit|_~53_sumout ;
wire \data_a[13]~12_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \datapathUnit|updateReg|y[13]~20_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \datapathUnit|updateReg|y[13]~19_combout ;
wire \datapathUnit|updateReg|y[13]~21_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a12 ;
wire \datapathUnit|regFile|RAM~10_combout ;
wire \datapathUnit|alu_unit|_~49_sumout ;
wire \data_a[12]~11_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \datapathUnit|updateReg|y[12]~17_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \datapathUnit|updateReg|y[12]~16_combout ;
wire \datapathUnit|updateReg|y[12]~18_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a2 ;
wire \datapathUnit|regFile|RAM~16_combout ;
wire \datapathUnit|pc_ALU|Add0~9_sumout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[14]~DUPLICATE_q ;
wire \datapathUnit|regFile|rd2[2]~2_combout ;
wire \address[2]~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ;
wire \datapathUnit|updateReg|y[10]~13_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1 ;
wire \datapathUnit|regFile|rd2[1]~1_combout ;
wire \Selector9~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ;
wire \Selector5~0_combout ;
wire \datapathUnit|updateReg|y[9]~10_combout ;
wire \datapathUnit|updateReg|y[9]~11_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a7 ;
wire \datapathUnit|src2mux|y[7]~7_combout ;
wire \datapathUnit|alu_unit|_~29_sumout ;
wire \data_a[7]~10_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ;
wire \memdata~2_combout ;
wire \datapathUnit|src2mux|y[6]~6_combout ;
wire \datapathUnit|alu_unit|_~25_sumout ;
wire \Selector3~1_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ;
wire \datapathUnit|updateReg|y[5]~5_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a5 ;
wire \datapathUnit|regFile|RAM~18_combout ;
wire \datapathUnit|pc_ALU|Add0~21_sumout ;
wire \datapathUnit|src1Mux|y[5]~5_combout ;
wire \datapathUnit|alu_unit|_~21_sumout ;
wire \data_a[5]~8_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ;
wire \datapathUnit|updateReg|y[4]~4_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \datapathUnit|regFile|rd2[0]~0_combout ;
wire \Selector10~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \Selector37~0_combout ;
wire \datapathUnit|instrReg|q~8_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a2 ;
wire \datapathUnit|src2mux|y[2]~2_combout ;
wire \datapathUnit|alu_unit|_~9_sumout ;
wire \data_a[2]~6_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \Selector36~0_combout ;
wire \Selector11~0_combout ;
wire \Selector36~1_combout ;
wire \datapathUnit|updateReg|y[2]~2_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a1 ;
wire \datapathUnit|regFile|RAM~15_combout ;
wire \datapathUnit|pc_ALU|Add0~5_sumout ;
wire \datapathUnit|src1Mux|y[1]~1_combout ;
wire \datapathUnit|alu_unit|_~5_sumout ;
wire \data_a[1]~5_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ;
wire \datapathUnit|updateReg|y[1]~1_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[10]~feeder_combout ;
wire \datapathUnit|regFile|RAM~3_combout ;
wire \data_a[0]~0_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ;
wire \switches[0]~input_o ;
wire \Selector20~0_combout ;
wire \Selector38~1_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \Selector38~0_combout ;
wire \datapathUnit|instrReg|q~12_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a14 ;
wire \datapathUnit|regFile|RAM~28_combout ;
wire \datapathUnit|src1Mux|y[14]~14_combout ;
wire \datapathUnit|alu_unit|_~54 ;
wire \datapathUnit|alu_unit|_~55 ;
wire \datapathUnit|alu_unit|_~57_sumout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \datapathUnit|updateReg|y[14]~22_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \datapathUnit|updateReg|y[14]~23_combout ;
wire \datapathUnit|updateReg|y[14]~24_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a14 ;
wire \datapathUnit|regFile|RAM~24_combout ;
wire \datapathUnit|pc_ALU|Add0~50 ;
wire \datapathUnit|pc_ALU|Add0~58 ;
wire \datapathUnit|pc_ALU|Add0~61_sumout ;
wire \address[14]~13_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \Selector35~0_combout ;
wire \Selector8~0_combout ;
wire \Selector35~1_combout ;
wire \datapathUnit|updateReg|y[3]~3_combout ;
wire \datapathUnit|regFile|rd2[3]~5_combout ;
wire \datapathUnit|src2mux|y[3]~3_combout ;
wire \datapathUnit|alu_unit|_~13_sumout ;
wire \data_a[3]~7_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ;
wire \datapathUnit|instrReg|q~20_combout ;
wire \datapathUnit|regFile|RAM~5_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a8 ;
wire \datapathUnit|regFile|RAM~6_combout ;
wire \datapathUnit|alu_unit|_~33_sumout ;
wire \data_a[8]~1_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ;
wire \Selector6~0_combout ;
wire \datapathUnit|updateReg|y[8]~8_combout ;
wire \datapathUnit|updateReg|y[8]~9_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a8 ;
wire \datapathUnit|regFile|RAM~11_combout ;
wire \datapathUnit|pc_ALU|Add0~30 ;
wire \datapathUnit|pc_ALU|Add0~33_sumout ;
wire \datapathUnit|pc_ALU|Add0~34 ;
wire \datapathUnit|pc_ALU|Add0~37_sumout ;
wire \datapathUnit|pc_ALU|Add0~38 ;
wire \datapathUnit|pc_ALU|Add0~42 ;
wire \datapathUnit|pc_ALU|Add0~45_sumout ;
wire \datapathUnit|src1Mux|y[11]~11_combout ;
wire \datapathUnit|alu_unit|_~45_sumout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ;
wire \datapathUnit|updateReg|y[11]~14_combout ;
wire \datapathUnit|updateReg|y[11]~15_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a11 ;
wire \datapathUnit|regFile|RAM~14_combout ;
wire \data_a[11]~4_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ;
wire \datapathUnit|instrReg|q~5_combout ;
wire \datapathUnit|instrReg|q~6_combout ;
wire \datapathUnit|regFile|RAM~1_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[28]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[28]~DUPLICATE_q ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a9 ;
wire \datapathUnit|regFile|RAM~12_combout ;
wire \datapathUnit|src1Mux|y[9]~9_combout ;
wire \datapathUnit|alu_unit|_~37_sumout ;
wire \data_a[9]~2_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ;
wire \datapathUnit|instrReg|q~1_combout ;
wire \datapathUnit|instrReg|q~2_combout ;
wire \datapathUnit|regFile|RAM~0_combout ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a10 ;
wire \datapathUnit|regFile|RAM~13_combout ;
wire \datapathUnit|pc_ALU|Add0~41_sumout ;
wire \datapathUnit|src1Mux|y[10]~10_combout ;
wire \datapathUnit|alu_unit|_~41_sumout ;
wire \data_a[10]~3_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ;
wire \datapathUnit|instrReg|q~3_combout ;
wire \datapathUnit|instrReg|q~4_combout ;
wire \datapathUnit|instrReg|q[10]~feeder_combout ;
wire \datapathUnit|regFile|WideOr0~combout ;
wire \datapathUnit|pc_ALU|Add0~57_sumout ;
wire \address[13]~12_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ;
wire \datapathUnit|instrReg|q~16_combout ;
wire \datapathUnit|regFile|WideOr1~combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[40]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[40]~DUPLICATE_q ;
wire \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a15 ;
wire \datapathUnit|regFile|RAM~25_combout ;
wire \datapathUnit|pc_ALU|Add0~62 ;
wire \datapathUnit|pc_ALU|Add0~53_sumout ;
wire \datapathUnit|src1Mux|y[15]~15_combout ;
wire \datapathUnit|alu_unit|_~58 ;
wire \datapathUnit|alu_unit|_~59 ;
wire \datapathUnit|alu_unit|_~61_sumout ;
wire \data_a[15]~13_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \datapathUnit|updateReg|y[15]~26_combout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \datapathUnit|updateReg|y[15]~25_combout ;
wire \datapathUnit|updateReg|y[15]~27_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[40]~feeder_combout ;
wire \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a15 ;
wire \datapathUnit|regFile|RAM~26_combout ;
wire \address[15]~11_combout ;
wire \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout ;
wire \datapathUnit|instrReg|q~0_combout ;
wire \datapathUnit|regFile|RAM_rtl_1_bypass[0]~0_combout ;
wire \datapathUnit|regFile|RAM~4_combout ;
wire \datapathUnit|regFile|rd2[0]~14_combout ;
wire \datapathUnit|regFile|rd2[0]~15_combout ;
wire \datapathUnit|src2mux|y[0]~0_combout ;
wire \datapathUnit|alu_unit|_~1_sumout ;
wire \datapathUnit|updateReg|y[0]~0_combout ;
wire \datapathUnit|regFile|RAM~2_combout ;
wire \sevSeg1[0]~0_combout ;
wire \sevSeg1[3]~3_combout ;
wire \sevSeg1[1]~1_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[14]~DUPLICATE_q ;
wire \sevSeg1[2]~2_combout ;
wire \sevSegUnit1|WideOr6~0_combout ;
wire \sevSegUnit1|WideOr5~0_combout ;
wire \sevSegUnit1|WideOr4~0_combout ;
wire \sevSegUnit1|WideOr3~0_combout ;
wire \sevSegUnit1|WideOr2~0_combout ;
wire \sevSegUnit1|WideOr1~0_combout ;
wire \sevSegUnit1|WideOr0~0_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[22]~DUPLICATE_q ;
wire \sevSeg2[2]~2_combout ;
wire \sevSeg2[1]~1_combout ;
wire \sevSeg2[0]~0_combout ;
wire \sevSeg2[3]~3_combout ;
wire \sevSegUnit2|WideOr6~0_combout ;
wire \sevSegUnit2|WideOr5~0_combout ;
wire \sevSegUnit2|WideOr4~0_combout ;
wire \sevSegUnit2|WideOr3~0_combout ;
wire \sevSegUnit2|WideOr2~0_combout ;
wire \sevSegUnit2|WideOr1~0_combout ;
wire \sevSegUnit2|WideOr0~0_combout ;
wire \sevSeg3[0]~0_combout ;
wire \sevSeg3[2]~2_combout ;
wire \datapathUnit|regFile|RAM_rtl_0_bypass[32]~DUPLICATE_q ;
wire \sevSeg3[3]~3_combout ;
wire \sevSeg3[1]~1_combout ;
wire \sevSegUnit3|WideOr6~0_combout ;
wire \sevSegUnit3|WideOr5~0_combout ;
wire \sevSegUnit3|WideOr4~0_combout ;
wire \sevSegUnit3|WideOr3~0_combout ;
wire \sevSegUnit3|WideOr2~0_combout ;
wire \sevSegUnit3|WideOr1~0_combout ;
wire \sevSegUnit3|WideOr0~0_combout ;
wire \sevSeg4[2]~2_combout ;
wire \sevSeg4[3]~3_combout ;
wire \sevSeg4[0]~0_combout ;
wire \sevSeg4[1]~1_combout ;
wire \sevSegUnit4|WideOr6~0_combout ;
wire \sevSegUnit4|WideOr5~0_combout ;
wire \sevSegUnit4|WideOr4~0_combout ;
wire \sevSegUnit4|WideOr3~0_combout ;
wire \sevSegUnit4|WideOr2~0_combout ;
wire \sevSegUnit4|WideOr1~0_combout ;
wire \sevSegUnit4|WideOr0~0_combout ;
wire \WideOr52~combout ;
wire \WideOr44~combout ;
wire \LEDS[0]$latch~combout ;
wire \WideOr50~combout ;
wire \LEDS[1]$latch~combout ;
wire \WideOr48~combout ;
wire \LEDS[2]$latch~combout ;
wire \WideOr46~combout ;
wire \LEDS[3]$latch~combout ;
wire [0:40] \datapathUnit|regFile|RAM_rtl_1_bypass ;
wire [24:0] \div|counter ;
wire [15:0] \datapathUnit|resultReg|q ;
wire [15:0] \datapathUnit|pcregUnit|q ;
wire [15:0] \datapathUnit|instrReg|q ;
wire [2:0] \RAM|altsyncram_component|auto_generated|address_reg_a ;
wire [0:40] \datapathUnit|regFile|RAM_rtl_0_bypass ;
wire [2:0] \RAM|altsyncram_component|auto_generated|out_address_reg_a ;
wire [3:0] Rb;
wire [3:0] Ra;

wire [39:0] \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \RAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [39:0] \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a1  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a2  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a3  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a4  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a5  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a6  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a7  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a8  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a9  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a10  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a11  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a12  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a13  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a14  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a15  = \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

assign \RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \RAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a2  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a3  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a4  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a5  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a6  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a7  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a8  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a9  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a10  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a11  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a12  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a13  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a14  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a15  = \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \seg0[0]~output (
	.i(\sevSegUnit1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[0]),
	.obar());
// synopsys translate_off
defparam \seg0[0]~output .bus_hold = "false";
defparam \seg0[0]~output .open_drain_output = "false";
defparam \seg0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \seg0[1]~output (
	.i(\sevSegUnit1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[1]),
	.obar());
// synopsys translate_off
defparam \seg0[1]~output .bus_hold = "false";
defparam \seg0[1]~output .open_drain_output = "false";
defparam \seg0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \seg0[2]~output (
	.i(\sevSegUnit1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[2]),
	.obar());
// synopsys translate_off
defparam \seg0[2]~output .bus_hold = "false";
defparam \seg0[2]~output .open_drain_output = "false";
defparam \seg0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \seg0[3]~output (
	.i(\sevSegUnit1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[3]),
	.obar());
// synopsys translate_off
defparam \seg0[3]~output .bus_hold = "false";
defparam \seg0[3]~output .open_drain_output = "false";
defparam \seg0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \seg0[4]~output (
	.i(\sevSegUnit1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[4]),
	.obar());
// synopsys translate_off
defparam \seg0[4]~output .bus_hold = "false";
defparam \seg0[4]~output .open_drain_output = "false";
defparam \seg0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \seg0[5]~output (
	.i(\sevSegUnit1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[5]),
	.obar());
// synopsys translate_off
defparam \seg0[5]~output .bus_hold = "false";
defparam \seg0[5]~output .open_drain_output = "false";
defparam \seg0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \seg0[6]~output (
	.i(!\sevSegUnit1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg0[6]),
	.obar());
// synopsys translate_off
defparam \seg0[6]~output .bus_hold = "false";
defparam \seg0[6]~output .open_drain_output = "false";
defparam \seg0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \seg1[0]~output (
	.i(\sevSegUnit2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
defparam \seg1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \seg1[1]~output (
	.i(\sevSegUnit2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
defparam \seg1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \seg1[2]~output (
	.i(\sevSegUnit2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
defparam \seg1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \seg1[3]~output (
	.i(\sevSegUnit2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
defparam \seg1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \seg1[4]~output (
	.i(\sevSegUnit2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
defparam \seg1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \seg1[5]~output (
	.i(\sevSegUnit2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
defparam \seg1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \seg1[6]~output (
	.i(!\sevSegUnit2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
defparam \seg1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \seg2[0]~output (
	.i(\sevSegUnit3|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
defparam \seg2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \seg2[1]~output (
	.i(\sevSegUnit3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
defparam \seg2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \seg2[2]~output (
	.i(\sevSegUnit3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
defparam \seg2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \seg2[3]~output (
	.i(\sevSegUnit3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
defparam \seg2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \seg2[4]~output (
	.i(\sevSegUnit3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
defparam \seg2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \seg2[5]~output (
	.i(\sevSegUnit3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
defparam \seg2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \seg2[6]~output (
	.i(!\sevSegUnit3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
defparam \seg2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \seg3[0]~output (
	.i(\sevSegUnit4|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[0]),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
defparam \seg3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \seg3[1]~output (
	.i(\sevSegUnit4|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[1]),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
defparam \seg3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \seg3[2]~output (
	.i(\sevSegUnit4|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[2]),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
defparam \seg3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \seg3[3]~output (
	.i(\sevSegUnit4|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[3]),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
defparam \seg3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \seg3[4]~output (
	.i(\sevSegUnit4|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[4]),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
defparam \seg3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \seg3[5]~output (
	.i(\sevSegUnit4|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[5]),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
defparam \seg3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \seg3[6]~output (
	.i(!\sevSegUnit4|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[6]),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
defparam \seg3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDS[0]~output (
	.i(\LEDS[0]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[0]),
	.obar());
// synopsys translate_off
defparam \LEDS[0]~output .bus_hold = "false";
defparam \LEDS[0]~output .open_drain_output = "false";
defparam \LEDS[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDS[1]~output (
	.i(\LEDS[1]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[1]),
	.obar());
// synopsys translate_off
defparam \LEDS[1]~output .bus_hold = "false";
defparam \LEDS[1]~output .open_drain_output = "false";
defparam \LEDS[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDS[2]~output (
	.i(\LEDS[2]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[2]),
	.obar());
// synopsys translate_off
defparam \LEDS[2]~output .bus_hold = "false";
defparam \LEDS[2]~output .open_drain_output = "false";
defparam \LEDS[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDS[3]~output (
	.i(\LEDS[3]$latch~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[3]),
	.obar());
// synopsys translate_off
defparam \LEDS[3]~output .bus_hold = "false";
defparam \LEDS[3]~output .open_drain_output = "false";
defparam \LEDS[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDS[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[4]),
	.obar());
// synopsys translate_off
defparam \LEDS[4]~output .bus_hold = "false";
defparam \LEDS[4]~output .open_drain_output = "false";
defparam \LEDS[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDS[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[5]),
	.obar());
// synopsys translate_off
defparam \LEDS[5]~output .bus_hold = "false";
defparam \LEDS[5]~output .open_drain_output = "false";
defparam \LEDS[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDS[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[6]),
	.obar());
// synopsys translate_off
defparam \LEDS[6]~output .bus_hold = "false";
defparam \LEDS[6]~output .open_drain_output = "false";
defparam \LEDS[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDS[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDS[7]),
	.obar());
// synopsys translate_off
defparam \LEDS[7]~output .bus_hold = "false";
defparam \LEDS[7]~output .open_drain_output = "false";
defparam \LEDS[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N30
cyclonev_lcell_comb \div|Add0~49 (
// Equation(s):
// \div|Add0~49_sumout  = SUM(( \div|counter [0] ) + ( VCC ) + ( !VCC ))
// \div|Add0~50  = CARRY(( \div|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~49_sumout ),
	.cout(\div|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~49 .extended_lut = "off";
defparam \div|Add0~49 .lut_mask = 64'h0000000000000F0F;
defparam \div|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N33
cyclonev_lcell_comb \div|Add0~45 (
// Equation(s):
// \div|Add0~45_sumout  = SUM(( \div|counter [1] ) + ( GND ) + ( \div|Add0~50  ))
// \div|Add0~46  = CARRY(( \div|counter [1] ) + ( GND ) + ( \div|Add0~50  ))

	.dataa(!\div|counter [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~45_sumout ),
	.cout(\div|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~45 .extended_lut = "off";
defparam \div|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N36
cyclonev_lcell_comb \div|Add0~41 (
// Equation(s):
// \div|Add0~41_sumout  = SUM(( \div|counter [2] ) + ( GND ) + ( \div|Add0~46  ))
// \div|Add0~42  = CARRY(( \div|counter [2] ) + ( GND ) + ( \div|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~41_sumout ),
	.cout(\div|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~41 .extended_lut = "off";
defparam \div|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N38
dffeas \div|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[2] .is_wysiwyg = "true";
defparam \div|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N39
cyclonev_lcell_comb \div|Add0~37 (
// Equation(s):
// \div|Add0~37_sumout  = SUM(( \div|counter [3] ) + ( GND ) + ( \div|Add0~42  ))
// \div|Add0~38  = CARRY(( \div|counter [3] ) + ( GND ) + ( \div|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~37_sumout ),
	.cout(\div|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~37 .extended_lut = "off";
defparam \div|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N41
dffeas \div|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[3] .is_wysiwyg = "true";
defparam \div|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N42
cyclonev_lcell_comb \div|Add0~33 (
// Equation(s):
// \div|Add0~33_sumout  = SUM(( \div|counter [4] ) + ( GND ) + ( \div|Add0~38  ))
// \div|Add0~34  = CARRY(( \div|counter [4] ) + ( GND ) + ( \div|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~33_sumout ),
	.cout(\div|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~33 .extended_lut = "off";
defparam \div|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N43
dffeas \div|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[4] .is_wysiwyg = "true";
defparam \div|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N45
cyclonev_lcell_comb \div|Add0~17 (
// Equation(s):
// \div|Add0~17_sumout  = SUM(( \div|counter [5] ) + ( GND ) + ( \div|Add0~34  ))
// \div|Add0~18  = CARRY(( \div|counter [5] ) + ( GND ) + ( \div|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~17_sumout ),
	.cout(\div|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~17 .extended_lut = "off";
defparam \div|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N47
dffeas \div|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[5] .is_wysiwyg = "true";
defparam \div|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N48
cyclonev_lcell_comb \div|Add0~29 (
// Equation(s):
// \div|Add0~29_sumout  = SUM(( \div|counter [6] ) + ( GND ) + ( \div|Add0~18  ))
// \div|Add0~30  = CARRY(( \div|counter [6] ) + ( GND ) + ( \div|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~29_sumout ),
	.cout(\div|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~29 .extended_lut = "off";
defparam \div|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N50
dffeas \div|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[6] .is_wysiwyg = "true";
defparam \div|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N51
cyclonev_lcell_comb \div|Add0~97 (
// Equation(s):
// \div|Add0~97_sumout  = SUM(( \div|counter[7]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~30  ))
// \div|Add0~98  = CARRY(( \div|counter[7]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|counter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~97_sumout ),
	.cout(\div|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~97 .extended_lut = "off";
defparam \div|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N52
dffeas \div|counter[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \div|counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N54
cyclonev_lcell_comb \div|Add0~57 (
// Equation(s):
// \div|Add0~57_sumout  = SUM(( \div|counter [8] ) + ( GND ) + ( \div|Add0~98  ))
// \div|Add0~58  = CARRY(( \div|counter [8] ) + ( GND ) + ( \div|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~57_sumout ),
	.cout(\div|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~57 .extended_lut = "off";
defparam \div|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N56
dffeas \div|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[8] .is_wysiwyg = "true";
defparam \div|counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N5
dffeas \div|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[11] .is_wysiwyg = "true";
defparam \div|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N57
cyclonev_lcell_comb \div|Add0~61 (
// Equation(s):
// \div|Add0~61_sumout  = SUM(( \div|counter [9] ) + ( GND ) + ( \div|Add0~58  ))
// \div|Add0~62  = CARRY(( \div|counter [9] ) + ( GND ) + ( \div|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~61_sumout ),
	.cout(\div|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~61 .extended_lut = "off";
defparam \div|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N59
dffeas \div|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[9] .is_wysiwyg = "true";
defparam \div|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N0
cyclonev_lcell_comb \div|Add0~65 (
// Equation(s):
// \div|Add0~65_sumout  = SUM(( \div|counter[10]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~62  ))
// \div|Add0~66  = CARRY(( \div|counter[10]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~65_sumout ),
	.cout(\div|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~65 .extended_lut = "off";
defparam \div|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N2
dffeas \div|counter[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[10]~DUPLICATE .is_wysiwyg = "true";
defparam \div|counter[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N3
cyclonev_lcell_comb \div|Add0~69 (
// Equation(s):
// \div|Add0~69_sumout  = SUM(( \div|counter [11] ) + ( GND ) + ( \div|Add0~66  ))
// \div|Add0~70  = CARRY(( \div|counter [11] ) + ( GND ) + ( \div|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|counter [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~69_sumout ),
	.cout(\div|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~69 .extended_lut = "off";
defparam \div|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N4
dffeas \div|counter[11]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \div|counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N6
cyclonev_lcell_comb \div|Add0~73 (
// Equation(s):
// \div|Add0~73_sumout  = SUM(( \div|counter [12] ) + ( GND ) + ( \div|Add0~70  ))
// \div|Add0~74  = CARRY(( \div|counter [12] ) + ( GND ) + ( \div|Add0~70  ))

	.dataa(gnd),
	.datab(!\div|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~73_sumout ),
	.cout(\div|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~73 .extended_lut = "off";
defparam \div|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N8
dffeas \div|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[12] .is_wysiwyg = "true";
defparam \div|counter[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N1
dffeas \div|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[10] .is_wysiwyg = "true";
defparam \div|counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y5_N23
dffeas \div|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[17] .is_wysiwyg = "true";
defparam \div|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N9
cyclonev_lcell_comb \div|Add0~77 (
// Equation(s):
// \div|Add0~77_sumout  = SUM(( \div|counter [13] ) + ( GND ) + ( \div|Add0~74  ))
// \div|Add0~78  = CARRY(( \div|counter [13] ) + ( GND ) + ( \div|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\div|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~77_sumout ),
	.cout(\div|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~77 .extended_lut = "off";
defparam \div|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \div|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N10
dffeas \div|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[13] .is_wysiwyg = "true";
defparam \div|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N12
cyclonev_lcell_comb \div|Add0~81 (
// Equation(s):
// \div|Add0~81_sumout  = SUM(( \div|counter [14] ) + ( GND ) + ( \div|Add0~78  ))
// \div|Add0~82  = CARRY(( \div|counter [14] ) + ( GND ) + ( \div|Add0~78  ))

	.dataa(gnd),
	.datab(!\div|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~81_sumout ),
	.cout(\div|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~81 .extended_lut = "off";
defparam \div|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N14
dffeas \div|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[14] .is_wysiwyg = "true";
defparam \div|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N15
cyclonev_lcell_comb \div|Add0~85 (
// Equation(s):
// \div|Add0~85_sumout  = SUM(( \div|counter [15] ) + ( GND ) + ( \div|Add0~82  ))
// \div|Add0~86  = CARRY(( \div|counter [15] ) + ( GND ) + ( \div|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~85_sumout ),
	.cout(\div|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~85 .extended_lut = "off";
defparam \div|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N16
dffeas \div|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[15] .is_wysiwyg = "true";
defparam \div|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N18
cyclonev_lcell_comb \div|Add0~89 (
// Equation(s):
// \div|Add0~89_sumout  = SUM(( \div|counter [16] ) + ( GND ) + ( \div|Add0~86  ))
// \div|Add0~90  = CARRY(( \div|counter [16] ) + ( GND ) + ( \div|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~89_sumout ),
	.cout(\div|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~89 .extended_lut = "off";
defparam \div|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N20
dffeas \div|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[16] .is_wysiwyg = "true";
defparam \div|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N21
cyclonev_lcell_comb \div|Add0~53 (
// Equation(s):
// \div|Add0~53_sumout  = SUM(( \div|counter [17] ) + ( GND ) + ( \div|Add0~90  ))
// \div|Add0~54  = CARRY(( \div|counter [17] ) + ( GND ) + ( \div|Add0~90  ))

	.dataa(!\div|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~53_sumout ),
	.cout(\div|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~53 .extended_lut = "off";
defparam \div|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N22
dffeas \div|counter[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[17]~DUPLICATE .is_wysiwyg = "true";
defparam \div|counter[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N12
cyclonev_lcell_comb \div|Equal0~2 (
// Equation(s):
// \div|Equal0~2_combout  = ( !\div|counter [10] & ( !\div|counter[17]~DUPLICATE_q  & ( (!\div|counter [8] & (\div|counter[11]~DUPLICATE_q  & (\div|counter [12] & !\div|counter [9]))) ) ) )

	.dataa(!\div|counter [8]),
	.datab(!\div|counter[11]~DUPLICATE_q ),
	.datac(!\div|counter [12]),
	.datad(!\div|counter [9]),
	.datae(!\div|counter [10]),
	.dataf(!\div|counter[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~2 .extended_lut = "off";
defparam \div|Equal0~2 .lut_mask = 64'h0200000000000000;
defparam \div|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N44
dffeas \div|counter[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[24]~DUPLICATE .is_wysiwyg = "true";
defparam \div|counter[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N24
cyclonev_lcell_comb \div|Add0~21 (
// Equation(s):
// \div|Add0~21_sumout  = SUM(( \div|counter [18] ) + ( GND ) + ( \div|Add0~54  ))
// \div|Add0~22  = CARRY(( \div|counter [18] ) + ( GND ) + ( \div|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~21_sumout ),
	.cout(\div|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~21 .extended_lut = "off";
defparam \div|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N26
dffeas \div|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[18] .is_wysiwyg = "true";
defparam \div|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N27
cyclonev_lcell_comb \div|Add0~25 (
// Equation(s):
// \div|Add0~25_sumout  = SUM(( \div|counter [19] ) + ( GND ) + ( \div|Add0~22  ))
// \div|Add0~26  = CARRY(( \div|counter [19] ) + ( GND ) + ( \div|Add0~22  ))

	.dataa(!\div|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~25_sumout ),
	.cout(\div|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~25 .extended_lut = "off";
defparam \div|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N29
dffeas \div|counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[19] .is_wysiwyg = "true";
defparam \div|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N30
cyclonev_lcell_comb \div|Add0~1 (
// Equation(s):
// \div|Add0~1_sumout  = SUM(( \div|counter [20] ) + ( GND ) + ( \div|Add0~26  ))
// \div|Add0~2  = CARRY(( \div|counter [20] ) + ( GND ) + ( \div|Add0~26  ))

	.dataa(gnd),
	.datab(!\div|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~1_sumout ),
	.cout(\div|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~1 .extended_lut = "off";
defparam \div|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N32
dffeas \div|counter[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[20] .is_wysiwyg = "true";
defparam \div|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N33
cyclonev_lcell_comb \div|Add0~93 (
// Equation(s):
// \div|Add0~93_sumout  = SUM(( \div|counter [21] ) + ( GND ) + ( \div|Add0~2  ))
// \div|Add0~94  = CARRY(( \div|counter [21] ) + ( GND ) + ( \div|Add0~2  ))

	.dataa(!\div|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~93_sumout ),
	.cout(\div|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~93 .extended_lut = "off";
defparam \div|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \div|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N35
dffeas \div|counter[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[21] .is_wysiwyg = "true";
defparam \div|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N36
cyclonev_lcell_comb \div|Add0~5 (
// Equation(s):
// \div|Add0~5_sumout  = SUM(( \div|counter [22] ) + ( GND ) + ( \div|Add0~94  ))
// \div|Add0~6  = CARRY(( \div|counter [22] ) + ( GND ) + ( \div|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~5_sumout ),
	.cout(\div|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~5 .extended_lut = "off";
defparam \div|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N38
dffeas \div|counter[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[22] .is_wysiwyg = "true";
defparam \div|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N39
cyclonev_lcell_comb \div|Add0~9 (
// Equation(s):
// \div|Add0~9_sumout  = SUM(( \div|counter [23] ) + ( GND ) + ( \div|Add0~6  ))
// \div|Add0~10  = CARRY(( \div|counter [23] ) + ( GND ) + ( \div|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\div|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~9_sumout ),
	.cout(\div|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \div|Add0~9 .extended_lut = "off";
defparam \div|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \div|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N40
dffeas \div|counter[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[23] .is_wysiwyg = "true";
defparam \div|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N42
cyclonev_lcell_comb \div|Add0~13 (
// Equation(s):
// \div|Add0~13_sumout  = SUM(( \div|counter[24]~DUPLICATE_q  ) + ( GND ) + ( \div|Add0~10  ))

	.dataa(gnd),
	.datab(!\div|counter[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\div|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\div|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Add0~13 .extended_lut = "off";
defparam \div|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \div|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N43
dffeas \div|counter[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[24] .is_wysiwyg = "true";
defparam \div|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N6
cyclonev_lcell_comb \div|Equal0~0 (
// Equation(s):
// \div|Equal0~0_combout  = ( \div|counter [18] & ( \div|counter [19] & ( (\div|counter [24] & (!\div|counter [5] & (!\div|counter [23] & \div|counter [22]))) ) ) )

	.dataa(!\div|counter [24]),
	.datab(!\div|counter [5]),
	.datac(!\div|counter [23]),
	.datad(!\div|counter [22]),
	.datae(!\div|counter [18]),
	.dataf(!\div|counter [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~0 .extended_lut = "off";
defparam \div|Equal0~0 .lut_mask = 64'h0000000000000040;
defparam \div|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N31
dffeas \div|counter[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[20]~DUPLICATE .is_wysiwyg = "true";
defparam \div|counter[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N53
dffeas \div|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[7] .is_wysiwyg = "true";
defparam \div|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N54
cyclonev_lcell_comb \div|Equal0~3 (
// Equation(s):
// \div|Equal0~3_combout  = ( \div|counter [13] & ( !\div|counter [7] & ( (\div|counter [21] & (\div|counter [14] & (\div|counter [16] & !\div|counter [15]))) ) ) )

	.dataa(!\div|counter [21]),
	.datab(!\div|counter [14]),
	.datac(!\div|counter [16]),
	.datad(!\div|counter [15]),
	.datae(!\div|counter [13]),
	.dataf(!\div|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~3 .extended_lut = "off";
defparam \div|Equal0~3 .lut_mask = 64'h0000010000000000;
defparam \div|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N18
cyclonev_lcell_comb \div|Equal0~4 (
// Equation(s):
// \div|Equal0~4_combout  = ( \div|counter[20]~DUPLICATE_q  & ( \div|Equal0~3_combout  & ( (\div|Equal0~1_combout  & (\div|Equal0~2_combout  & \div|Equal0~0_combout )) ) ) )

	.dataa(!\div|Equal0~1_combout ),
	.datab(!\div|Equal0~2_combout ),
	.datac(gnd),
	.datad(!\div|Equal0~0_combout ),
	.datae(!\div|counter[20]~DUPLICATE_q ),
	.dataf(!\div|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~4 .extended_lut = "off";
defparam \div|Equal0~4 .lut_mask = 64'h0000000000000011;
defparam \div|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y6_N31
dffeas \div|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[0] .is_wysiwyg = "true";
defparam \div|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N35
dffeas \div|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[1] .is_wysiwyg = "true";
defparam \div|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y6_N32
dffeas \div|counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\div|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(\div|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \div|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y6_N24
cyclonev_lcell_comb \div|Equal0~1 (
// Equation(s):
// \div|Equal0~1_combout  = ( !\div|counter [4] & ( \div|counter [6] & ( (!\div|counter [1] & (!\div|counter[0]~DUPLICATE_q  & (!\div|counter [2] & !\div|counter [3]))) ) ) )

	.dataa(!\div|counter [1]),
	.datab(!\div|counter[0]~DUPLICATE_q ),
	.datac(!\div|counter [2]),
	.datad(!\div|counter [3]),
	.datae(!\div|counter [4]),
	.dataf(!\div|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|Equal0~1 .extended_lut = "off";
defparam \div|Equal0~1 .lut_mask = 64'h0000000080000000;
defparam \div|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y5_N48
cyclonev_lcell_comb \div|dividedSignal~0 (
// Equation(s):
// \div|dividedSignal~0_combout  = ( \div|Equal0~2_combout  & ( \div|dividedSignal~q  & ( (!\div|Equal0~1_combout ) # ((!\div|Equal0~3_combout ) # ((!\div|Equal0~0_combout ) # (!\div|counter [20]))) ) ) ) # ( !\div|Equal0~2_combout  & ( \div|dividedSignal~q  
// ) ) # ( \div|Equal0~2_combout  & ( !\div|dividedSignal~q  & ( (\div|Equal0~1_combout  & (\div|Equal0~3_combout  & (\div|Equal0~0_combout  & \div|counter [20]))) ) ) )

	.dataa(!\div|Equal0~1_combout ),
	.datab(!\div|Equal0~3_combout ),
	.datac(!\div|Equal0~0_combout ),
	.datad(!\div|counter [20]),
	.datae(!\div|Equal0~2_combout ),
	.dataf(!\div|dividedSignal~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\div|dividedSignal~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \div|dividedSignal~0 .extended_lut = "off";
defparam \div|dividedSignal~0 .lut_mask = 64'h00000001FFFFFFFE;
defparam \div|dividedSignal~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y5_N59
dffeas \div|dividedSignal (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\div|dividedSignal~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\div|dividedSignal~q ),
	.prn(vcc));
// synopsys translate_off
defparam \div|dividedSignal .is_wysiwyg = "true";
defparam \div|dividedSignal .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \nextStateButton~input (
	.i(nextStateButton),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\nextStateButton~input_o ));
// synopsys translate_off
defparam \nextStateButton~input .bus_hold = "false";
defparam \nextStateButton~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N9
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \currentState.SUM3~q  ) # ( !\currentState.SUM3~q  & ( (\nextStateButton~input_o  & \currentState.STORE1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nextStateButton~input_o ),
	.datad(!\currentState.STORE1~q ),
	.datae(gnd),
	.dataf(!\currentState.SUM3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h000F000FFFFFFFFF;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N44
dffeas \currentState.STORE1 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\Selector18~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.STORE1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.STORE1 .is_wysiwyg = "true";
defparam \currentState.STORE1 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y8_N26
dffeas \currentState.STORE2 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\currentState.STORE1~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nextStateButton~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.STORE2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.STORE2 .is_wysiwyg = "true";
defparam \currentState.STORE2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N18
cyclonev_lcell_comb \nextState.RAM_Instr1_1~0 (
// Equation(s):
// \nextState.RAM_Instr1_1~0_combout  = (!\currentState.STORE2~q ) # (\nextStateButton~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentState.STORE2~q ),
	.datad(!\nextStateButton~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nextState.RAM_Instr1_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nextState.RAM_Instr1_1~0 .extended_lut = "off";
defparam \nextState.RAM_Instr1_1~0 .lut_mask = 64'hF0FFF0FFF0FFF0FF;
defparam \nextState.RAM_Instr1_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N20
dffeas \currentState.RAM_Instr1_1 (
	.clk(\div|dividedSignal~q ),
	.d(\nextState.RAM_Instr1_1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.RAM_Instr1_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.RAM_Instr1_1 .is_wysiwyg = "true";
defparam \currentState.RAM_Instr1_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N6
cyclonev_lcell_comb \currentState.RAM_Instr1_2~0 (
// Equation(s):
// \currentState.RAM_Instr1_2~0_combout  = !\currentState.RAM_Instr1_1~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentState.RAM_Instr1_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\currentState.RAM_Instr1_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \currentState.RAM_Instr1_2~0 .extended_lut = "off";
defparam \currentState.RAM_Instr1_2~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \currentState.RAM_Instr1_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N8
dffeas \currentState.RAM_Instr1_2 (
	.clk(\div|dividedSignal~q ),
	.d(\currentState.RAM_Instr1_2~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.RAM_Instr1_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.RAM_Instr1_2 .is_wysiwyg = "true";
defparam \currentState.RAM_Instr1_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N2
dffeas \currentState.RAM_Instr2_1 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\currentState.RAM_Instr1_2~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.RAM_Instr2_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.RAM_Instr2_1 .is_wysiwyg = "true";
defparam \currentState.RAM_Instr2_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N29
dffeas \currentState.RAM_Instr2_2 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\currentState.RAM_Instr2_1~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.RAM_Instr2_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.RAM_Instr2_2 .is_wysiwyg = "true";
defparam \currentState.RAM_Instr2_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N47
dffeas \currentState.RAM_Instr3_1 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\currentState.RAM_Instr2_2~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.RAM_Instr3_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.RAM_Instr3_1 .is_wysiwyg = "true";
defparam \currentState.RAM_Instr3_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y8_N5
dffeas \currentState.RAM_Instr3_2 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\currentState.RAM_Instr3_1~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.RAM_Instr3_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.RAM_Instr3_2 .is_wysiwyg = "true";
defparam \currentState.RAM_Instr3_2 .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N14
dffeas \currentState.RAM_Instr4_1 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\currentState.RAM_Instr3_2~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.RAM_Instr4_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.RAM_Instr4_1 .is_wysiwyg = "true";
defparam \currentState.RAM_Instr4_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N20
dffeas \currentState.RAM_Instr4_2 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\currentState.RAM_Instr4_1~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.RAM_Instr4_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.RAM_Instr4_2 .is_wysiwyg = "true";
defparam \currentState.RAM_Instr4_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N33
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \nextStateButton~input_o  & ( (\currentState.RaBITS~q ) # (\currentState.RAM_Instr4_2~q ) ) ) # ( !\nextStateButton~input_o  & ( \currentState.RAM_Instr4_2~q  ) )

	.dataa(!\currentState.RAM_Instr4_2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\currentState.RaBITS~q ),
	.datae(gnd),
	.dataf(!\nextStateButton~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h5555555555FF55FF;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y9_N5
dffeas \currentState.RaBITS (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\Selector12~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.RaBITS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.RaBITS .is_wysiwyg = "true";
defparam \currentState.RaBITS .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N26
dffeas \currentState.LOAD1 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\currentState.RaBITS~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nextStateButton~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.LOAD1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.LOAD1 .is_wysiwyg = "true";
defparam \currentState.LOAD1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N39
cyclonev_lcell_comb \nextState.LOAD2~0 (
// Equation(s):
// \nextState.LOAD2~0_combout  = ( \currentState.LOAD1~q  & ( !\nextStateButton~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\nextStateButton~input_o ),
	.datae(gnd),
	.dataf(!\currentState.LOAD1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nextState.LOAD2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nextState.LOAD2~0 .extended_lut = "off";
defparam \nextState.LOAD2~0 .lut_mask = 64'h00000000FF00FF00;
defparam \nextState.LOAD2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N41
dffeas \currentState.LOAD2 (
	.clk(\div|dividedSignal~q ),
	.d(\nextState.LOAD2~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.LOAD2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.LOAD2 .is_wysiwyg = "true";
defparam \currentState.LOAD2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N24
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \currentState.RbBits~q  & ( \currentState.LOAD2~q  ) ) # ( !\currentState.RbBits~q  & ( \currentState.LOAD2~q  ) ) # ( \currentState.RbBits~q  & ( !\currentState.LOAD2~q  & ( \nextStateButton~input_o  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nextStateButton~input_o ),
	.datad(gnd),
	.datae(!\currentState.RbBits~q ),
	.dataf(!\currentState.LOAD2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h00000F0FFFFFFFFF;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N59
dffeas \currentState.RbBits (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\Selector14~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.RbBits~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.RbBits .is_wysiwyg = "true";
defparam \currentState.RbBits .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y8_N29
dffeas \currentState.LOAD3 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\currentState.RbBits~q ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\nextStateButton~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.LOAD3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.LOAD3 .is_wysiwyg = "true";
defparam \currentState.LOAD3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N54
cyclonev_lcell_comb \nextState.LOAD4~0 (
// Equation(s):
// \nextState.LOAD4~0_combout  = ( !\nextStateButton~input_o  & ( \currentState.LOAD3~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\nextStateButton~input_o ),
	.dataf(!\currentState.LOAD3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nextState.LOAD4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nextState.LOAD4~0 .extended_lut = "off";
defparam \nextState.LOAD4~0 .lut_mask = 64'h00000000FFFF0000;
defparam \nextState.LOAD4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y7_N56
dffeas \currentState.LOAD4 (
	.clk(\div|dividedSignal~q ),
	.d(\nextState.LOAD4~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.LOAD4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.LOAD4 .is_wysiwyg = "true";
defparam \currentState.LOAD4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N36
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \currentState.SUM1~q  & ( (\currentState.LOAD4~q ) # (\nextStateButton~input_o ) ) ) # ( !\currentState.SUM1~q  & ( \currentState.LOAD4~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nextStateButton~input_o ),
	.datad(!\currentState.LOAD4~q ),
	.datae(gnd),
	.dataf(!\currentState.SUM1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h00FF00FF0FFF0FFF;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y8_N11
dffeas \currentState.SUM1 (
	.clk(\div|dividedSignal~q ),
	.d(gnd),
	.asdata(\Selector17~0_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.SUM1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.SUM1 .is_wysiwyg = "true";
defparam \currentState.SUM1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N15
cyclonev_lcell_comb \nextState.SUM2~0 (
// Equation(s):
// \nextState.SUM2~0_combout  = ( \currentState.SUM1~q  & ( !\nextStateButton~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\nextStateButton~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\currentState.SUM1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\nextState.SUM2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \nextState.SUM2~0 .extended_lut = "off";
defparam \nextState.SUM2~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \nextState.SUM2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N17
dffeas \currentState.SUM2 (
	.clk(\div|dividedSignal~q ),
	.d(\nextState.SUM2~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.SUM2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.SUM2 .is_wysiwyg = "true";
defparam \currentState.SUM2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N21
cyclonev_lcell_comb \currentState.SUM3~feeder (
// Equation(s):
// \currentState.SUM3~feeder_combout  = \currentState.SUM2~q 

	.dataa(!\currentState.SUM2~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\currentState.SUM3~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \currentState.SUM3~feeder .extended_lut = "off";
defparam \currentState.SUM3~feeder .lut_mask = 64'h5555555555555555;
defparam \currentState.SUM3~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N22
dffeas \currentState.SUM3 (
	.clk(\div|dividedSignal~q ),
	.d(\currentState.SUM3~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.SUM3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.SUM3 .is_wysiwyg = "true";
defparam \currentState.SUM3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N57
cyclonev_lcell_comb \WideOr73~0 (
// Equation(s):
// \WideOr73~0_combout  = ( !\currentState.SUM1~q  & ( (!\currentState.LOAD1~q  & (!\currentState.STORE1~q  & !\currentState.LOAD3~q )) ) )

	.dataa(!\currentState.LOAD1~q ),
	.datab(gnd),
	.datac(!\currentState.STORE1~q ),
	.datad(!\currentState.LOAD3~q ),
	.datae(gnd),
	.dataf(!\currentState.SUM1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr73~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr73~0 .extended_lut = "off";
defparam \WideOr73~0 .lut_mask = 64'hA000A00000000000;
defparam \WideOr73~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y8_N23
dffeas \currentState.SUM3~DUPLICATE (
	.clk(\div|dividedSignal~q ),
	.d(\currentState.SUM3~feeder_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\currentState.SUM3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \currentState.SUM3~DUPLICATE .is_wysiwyg = "true";
defparam \currentState.SUM3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N48
cyclonev_lcell_comb WideOr75(
// Equation(s):
// \WideOr75~combout  = ( !\currentState.LOAD2~q  & ( (!\currentState.SUM3~DUPLICATE_q  & !\currentState.LOAD4~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentState.SUM3~DUPLICATE_q ),
	.datad(!\currentState.LOAD4~q ),
	.datae(gnd),
	.dataf(!\currentState.LOAD2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr75~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr75.extended_lut = "off";
defparam WideOr75.lut_mask = 64'hF000F00000000000;
defparam WideOr75.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N6
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[30]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N8
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N30
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[0]~0 (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[0]~0_combout  = ( !\WideOr75~combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr75~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[0]~0 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N31
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N38
dffeas \datapathUnit|instrReg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[9] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N54
cyclonev_lcell_comb \WideOr18~0 (
// Equation(s):
// \WideOr18~0_combout  = ( \currentState.RAM_Instr4_1~q  ) # ( !\currentState.RAM_Instr4_1~q  & ( ((!\currentState.RAM_Instr1_1~q ) # (\currentState.RAM_Instr2_1~q )) # (\currentState.RAM_Instr3_1~q ) ) )

	.dataa(gnd),
	.datab(!\currentState.RAM_Instr3_1~q ),
	.datac(!\currentState.RAM_Instr1_1~q ),
	.datad(!\currentState.RAM_Instr2_1~q ),
	.datae(gnd),
	.dataf(!\currentState.RAM_Instr4_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr18~0 .extended_lut = "off";
defparam \WideOr18~0 .lut_mask = 64'hF3FFF3FFFFFFFFFF;
defparam \WideOr18~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \switches[3]~input (
	.i(switches[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[3]~input_o ));
// synopsys translate_off
defparam \switches[3]~input .bus_hold = "false";
defparam \switches[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N15
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\currentState.RaBITS~q  & \switches[3]~input_o )

	.dataa(gnd),
	.datab(!\currentState.RaBITS~q ),
	.datac(!\switches[3]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h0303030303030303;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N51
cyclonev_lcell_comb \WideOr42~0 (
// Equation(s):
// \WideOr42~0_combout  = ( \currentState.RAM_Instr1_1~q  & ( \currentState.RaBITS~q  ) ) # ( !\currentState.RAM_Instr1_1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\currentState.RaBITS~q ),
	.datae(gnd),
	.dataf(!\currentState.RAM_Instr1_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr42~0 .extended_lut = "off";
defparam \WideOr42~0 .lut_mask = 64'hFFFFFFFF00FF00FF;
defparam \WideOr42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N24
cyclonev_lcell_comb \Ra[3] (
// Equation(s):
// Ra[3] = ( Ra[3] & ( (!\WideOr42~0_combout ) # (\Selector1~0_combout ) ) ) # ( !Ra[3] & ( (\Selector1~0_combout  & \WideOr42~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector1~0_combout ),
	.datac(!\WideOr42~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Ra[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Ra[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ra[3] .extended_lut = "off";
defparam \Ra[3] .lut_mask = 64'h03030303F3F3F3F3;
defparam \Ra[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N3
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[32]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N4
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N3
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[26]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[26]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N5
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[26]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N9
cyclonev_lcell_comb \datapathUnit|src1Mux|y[8]~8 (
// Equation(s):
// \datapathUnit|src1Mux|y[8]~8_combout  = ( \currentState.SUM3~q  & ( \datapathUnit|regFile|RAM~11_combout  & ( \datapathUnit|pcregUnit|q [8] ) ) ) # ( !\currentState.SUM3~q  & ( \datapathUnit|regFile|RAM~11_combout  & ( (!\currentState.LOAD4~q  & 
// ((!\currentState.LOAD2~q  & ((\datapathUnit|regFile|WideOr0~combout ))) # (\currentState.LOAD2~q  & (\datapathUnit|pcregUnit|q [8])))) # (\currentState.LOAD4~q  & (\datapathUnit|pcregUnit|q [8])) ) ) ) # ( \currentState.SUM3~q  & ( 
// !\datapathUnit|regFile|RAM~11_combout  & ( \datapathUnit|pcregUnit|q [8] ) ) ) # ( !\currentState.SUM3~q  & ( !\datapathUnit|regFile|RAM~11_combout  & ( (\datapathUnit|pcregUnit|q [8] & ((\currentState.LOAD2~q ) # (\currentState.LOAD4~q ))) ) ) )

	.dataa(!\datapathUnit|pcregUnit|q [8]),
	.datab(!\currentState.LOAD4~q ),
	.datac(!\currentState.LOAD2~q ),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(!\currentState.SUM3~q ),
	.dataf(!\datapathUnit|regFile|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[8]~8 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[8]~8 .lut_mask = 64'h1515555515D55555;
defparam \datapathUnit|src1Mux|y[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y10_N39
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[26]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[26]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[26]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y10_N40
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[26] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N2
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[7] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N55
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[5] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N50
dffeas \datapathUnit|instrReg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[3] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N45
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[16]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[16]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N46
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[16] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N47
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[16]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N3
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[38]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N4
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N0
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[38]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[38]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N2
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[38] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [38]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[38] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N23
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[14]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[37] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N6
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[12]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N7
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[12]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N8
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N21
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[14]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[14]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N23
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[14] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N1
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[13] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N39
cyclonev_lcell_comb \datapathUnit|regFile|rd2[2]~3 (
// Equation(s):
// \datapathUnit|regFile|rd2[2]~3_combout  = ( \datapathUnit|regFile|WideOr1~combout  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [13] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [14]) # ((\datapathUnit|regFile|RAM~4_combout  & 
// \datapathUnit|regFile|RAM~5_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [14]),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass [13]),
	.datac(!\datapathUnit|regFile|RAM~4_combout ),
	.datad(!\datapathUnit|regFile|RAM~5_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[2]~3 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[2]~3 .lut_mask = 64'h0000000022232223;
defparam \datapathUnit|regFile|rd2[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N50
dffeas \datapathUnit|instrReg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[1] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N21
cyclonev_lcell_comb \WideOr43~0 (
// Equation(s):
// \WideOr43~0_combout  = (!\currentState.RAM_Instr1_1~q ) # (\currentState.RbBits~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentState.RbBits~q ),
	.datad(!\currentState.RAM_Instr1_1~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr43~0 .extended_lut = "off";
defparam \WideOr43~0 .lut_mask = 64'hFF0FFF0FFF0FFF0F;
defparam \WideOr43~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \switches[1]~input (
	.i(switches[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[1]~input_o ));
// synopsys translate_off
defparam \switches[1]~input .bus_hold = "false";
defparam \switches[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N36
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (\switches[1]~input_o  & \currentState.RbBits~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches[1]~input_o ),
	.datad(!\currentState.RbBits~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h000F000F000F000F;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N9
cyclonev_lcell_comb \Rb[1] (
// Equation(s):
// Rb[1] = ( Rb[1] & ( (!\WideOr43~0_combout ) # (\Selector16~0_combout ) ) ) # ( !Rb[1] & ( (\WideOr43~0_combout  & \Selector16~0_combout ) ) )

	.dataa(!\WideOr43~0_combout ),
	.datab(gnd),
	.datac(!\Selector16~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Rb[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rb[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rb[1] .extended_lut = "off";
defparam \Rb[1] .lut_mask = 64'h05050505AFAFAFAF;
defparam \Rb[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N48
cyclonev_lcell_comb \Selector37~1 (
// Equation(s):
// \Selector37~1_combout  = ( Rb[1] & ( (((\currentState.LOAD3~q ) # (\currentState.LOAD1~q )) # (\currentState.STORE1~q )) # (\currentState.SUM1~q ) ) ) # ( !Rb[1] & ( (!\currentState.SUM1~q  & (((\currentState.LOAD3~q ) # (\currentState.LOAD1~q )) # 
// (\currentState.STORE1~q ))) ) )

	.dataa(!\currentState.SUM1~q ),
	.datab(!\currentState.STORE1~q ),
	.datac(!\currentState.LOAD1~q ),
	.datad(!\currentState.LOAD3~q ),
	.datae(gnd),
	.dataf(!Rb[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~1 .extended_lut = "off";
defparam \Selector37~1 .lut_mask = 64'h2AAA2AAA7FFF7FFF;
defparam \Selector37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N20
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[9] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N51
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[10]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[10]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N53
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[10] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N33
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[20]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[20]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N35
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N30
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( !\currentState.RAM_Instr3_1~q  & ( (\currentState.RAM_Instr1_1~q  & !\currentState.RAM_Instr2_1~q ) ) )

	.dataa(!\currentState.RAM_Instr1_1~q ),
	.datab(gnd),
	.datac(!\currentState.RAM_Instr2_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\currentState.RAM_Instr3_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h5050505000000000;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N12
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[22]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[22]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N13
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[22] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N30
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[24]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[24]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N32
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[24] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N6
cyclonev_lcell_comb \datapathUnit|updateReg|y[7]~7 (
// Equation(s):
// \datapathUnit|updateReg|y[7]~7_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [7]) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( (!\currentState.SUM3~q  & (((!\WideOr73~0_combout  & \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout )))) # (\currentState.SUM3~q  & 
// (\datapathUnit|resultReg|q [7])) ) )

	.dataa(!\datapathUnit|resultReg|q [7]),
	.datab(!\WideOr73~0_combout ),
	.datac(!\currentState.SUM3~q ),
	.datad(!\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[7]~7 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[7]~7 .lut_mask = 64'h05C505C5F5F5F5F5;
defparam \datapathUnit|updateReg|y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N35
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[23] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N33
cyclonev_lcell_comb \datapathUnit|regFile|rd2[7]~13 (
// Equation(s):
// \datapathUnit|regFile|rd2[7]~13_combout  = ( \datapathUnit|regFile|WideOr1~combout  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [23] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [24]) # ((\datapathUnit|regFile|RAM~5_combout  & 
// \datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [24]),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [23]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[7]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[7]~13 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[7]~13 .lut_mask = 64'h0000000000F100F1;
defparam \datapathUnit|regFile|rd2[7]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N36
cyclonev_lcell_comb \memdata~3 (
// Equation(s):
// \memdata~3_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) # ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  & ( 
// \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdata~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdata~3 .extended_lut = "off";
defparam \memdata~3 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \memdata~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N54
cyclonev_lcell_comb \datapathUnit|instrReg|q[7]~7 (
// Equation(s):
// \datapathUnit|instrReg|q[7]~7_combout  = ( \currentState.SUM1~q  ) # ( !\currentState.SUM1~q  & ( (((!\reset~input_o ) # (\currentState.STORE1~q )) # (\currentState.LOAD1~q )) # (\currentState.LOAD3~q ) ) )

	.dataa(!\currentState.LOAD3~q ),
	.datab(!\currentState.LOAD1~q ),
	.datac(!\currentState.STORE1~q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\currentState.SUM1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q[7]~7 .extended_lut = "off";
defparam \datapathUnit|instrReg|q[7]~7 .lut_mask = 64'hFF7FFF7FFFFFFFFF;
defparam \datapathUnit|instrReg|q[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N38
dffeas \datapathUnit|instrReg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memdata~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|instrReg|q[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[7] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N18
cyclonev_lcell_comb \datapathUnit|updateReg|y[6]~6 (
// Equation(s):
// \datapathUnit|updateReg|y[6]~6_combout  = ( \WideOr73~0_combout  & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [6]) ) ) ) # ( !\WideOr73~0_combout  & ( 
// \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [6]) ) ) ) # ( \WideOr73~0_combout  & ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  
// & ( (\datapathUnit|resultReg|q [6] & \currentState.SUM3~q ) ) ) ) # ( !\WideOr73~0_combout  & ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( (!\currentState.SUM3~q  & 
// ((\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ))) # (\currentState.SUM3~q  & (\datapathUnit|resultReg|q [6])) ) ) )

	.dataa(!\datapathUnit|resultReg|q [6]),
	.datab(!\currentState.SUM3~q ),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(!\WideOr73~0_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[6]~6 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[6]~6 .lut_mask = 64'h1D1D1111DDDDDDDD;
defparam \datapathUnit|updateReg|y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N21
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[12]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[12]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[12]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N23
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[12] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N17
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[1]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[11] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \switches[2]~input (
	.i(switches[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[2]~input_o ));
// synopsys translate_off
defparam \switches[2]~input .bus_hold = "false";
defparam \switches[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N48
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \currentState.RaBITS~q  & ( \switches[2]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\currentState.RaBITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N24
cyclonev_lcell_comb \Ra[2] (
// Equation(s):
// Ra[2] = ( Ra[2] & ( (!\WideOr42~0_combout ) # (\Selector4~0_combout ) ) ) # ( !Ra[2] & ( (\Selector4~0_combout  & \WideOr42~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector4~0_combout ),
	.datac(gnd),
	.datad(!\WideOr42~0_combout ),
	.datae(gnd),
	.dataf(!Ra[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Ra[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ra[2] .extended_lut = "off";
defparam \Ra[2] .lut_mask = 64'h00330033FF33FF33;
defparam \Ra[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N39
cyclonev_lcell_comb \datapathUnit|updateReg|y[10]~12 (
// Equation(s):
// \datapathUnit|updateReg|y[10]~12_combout  = ( Ra[2] & ( \currentState.STORE1~q  ) ) # ( Ra[2] & ( !\currentState.STORE1~q  & ( ((\currentState.SUM1~q ) # (\currentState.LOAD1~q )) # (\currentState.LOAD3~q ) ) ) )

	.dataa(!\currentState.LOAD3~q ),
	.datab(!\currentState.LOAD1~q ),
	.datac(gnd),
	.datad(!\currentState.SUM1~q ),
	.datae(!Ra[2]),
	.dataf(!\currentState.STORE1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[10]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[10]~12 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[10]~12 .lut_mask = 64'h000077FF0000FFFF;
defparam \datapathUnit|updateReg|y[10]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N51
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[14]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[14]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N53
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N46
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N9
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[34]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[34]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N11
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[34] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N47
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[12]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[33] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N12
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[36]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N14
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[36]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass[36]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[36]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[36]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N17
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[13]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(!\WideOr75~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\datapathUnit|updateReg|y[15]~27_combout ,\datapathUnit|updateReg|y[14]~24_combout ,\datapathUnit|updateReg|y[13]~21_combout ,\datapathUnit|updateReg|y[12]~18_combout ,
\datapathUnit|updateReg|y[11]~15_combout ,\datapathUnit|updateReg|y[10]~13_combout ,\datapathUnit|updateReg|y[9]~11_combout ,\datapathUnit|updateReg|y[8]~9_combout ,\datapathUnit|updateReg|y[7]~7_combout ,\datapathUnit|updateReg|y[6]~6_combout ,
\datapathUnit|updateReg|y[5]~5_combout ,\datapathUnit|updateReg|y[4]~4_combout ,\datapathUnit|updateReg|y[3]~3_combout ,\datapathUnit|updateReg|y[2]~2_combout ,\datapathUnit|updateReg|y[1]~1_combout ,\datapathUnit|updateReg|y[0]~0_combout }),
	.portaaddr({\datapathUnit|instrReg|q [11],\datapathUnit|instrReg|q [10],\datapathUnit|instrReg|q [9],\datapathUnit|instrReg|q [8]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\datapathUnit|instrReg|q~6_combout ,\datapathUnit|instrReg|q~4_combout ,\datapathUnit|instrReg|q~2_combout ,\datapathUnit|instrReg|q~0_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Datapath_Memory.ram0_RegisterFile_6ee20562.hdl.mif";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_0|altsyncram_4ho1:auto_generated|ALTSYNCRAM";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BBBB0000000000000000AAAA000000FFFF0000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N15
cyclonev_lcell_comb \datapathUnit|regFile|RAM~23 (
// Equation(s):
// \datapathUnit|regFile|RAM~23_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a13  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass[36]~DUPLICATE_q  & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [35]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a13  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [35] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass[36]~DUPLICATE_q ) # 
// ((\datapathUnit|regFile|RAM~1_combout  & \datapathUnit|regFile|RAM~0_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~1_combout ),
	.datab(!\datapathUnit|regFile|RAM~0_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass[36]~DUPLICATE_q ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [35]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~23 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~23 .lut_mask = 64'h00F100F10EFF0EFF;
defparam \datapathUnit|regFile|RAM~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N9
cyclonev_lcell_comb \datapathUnit|src1Mux|y[13]~13 (
// Equation(s):
// \datapathUnit|src1Mux|y[13]~13_combout  = ( \datapathUnit|regFile|RAM~23_combout  & ( \datapathUnit|pcregUnit|q [13] & ( (((\datapathUnit|regFile|WideOr0~combout ) # (\currentState.LOAD2~q )) # (\currentState.LOAD4~q )) # (\currentState.SUM3~DUPLICATE_q ) 
// ) ) ) # ( !\datapathUnit|regFile|RAM~23_combout  & ( \datapathUnit|pcregUnit|q [13] & ( ((\currentState.LOAD2~q ) # (\currentState.LOAD4~q )) # (\currentState.SUM3~DUPLICATE_q ) ) ) ) # ( \datapathUnit|regFile|RAM~23_combout  & ( 
// !\datapathUnit|pcregUnit|q [13] & ( (!\currentState.SUM3~DUPLICATE_q  & (!\currentState.LOAD4~q  & (!\currentState.LOAD2~q  & \datapathUnit|regFile|WideOr0~combout ))) ) ) )

	.dataa(!\currentState.SUM3~DUPLICATE_q ),
	.datab(!\currentState.LOAD4~q ),
	.datac(!\currentState.LOAD2~q ),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(!\datapathUnit|regFile|RAM~23_combout ),
	.dataf(!\datapathUnit|pcregUnit|q [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[13]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[13]~13 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[13]~13 .lut_mask = 64'h000000807F7F7FFF;
defparam \datapathUnit|src1Mux|y[13]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N40
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[35] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[13]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [35]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[35] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N9
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[36]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[36]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N10
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[36] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 (
	.portawe(!\WideOr75~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\datapathUnit|updateReg|y[15]~27_combout ,\datapathUnit|updateReg|y[14]~24_combout ,\datapathUnit|updateReg|y[13]~21_combout ,\datapathUnit|updateReg|y[12]~18_combout ,
\datapathUnit|updateReg|y[11]~15_combout ,\datapathUnit|updateReg|y[10]~13_combout ,\datapathUnit|updateReg|y[9]~11_combout ,\datapathUnit|updateReg|y[8]~9_combout ,\datapathUnit|updateReg|y[7]~7_combout ,\datapathUnit|updateReg|y[6]~6_combout ,
\datapathUnit|updateReg|y[5]~5_combout ,\datapathUnit|updateReg|y[4]~4_combout ,\datapathUnit|updateReg|y[3]~3_combout ,\datapathUnit|updateReg|y[2]~2_combout ,\datapathUnit|updateReg|y[1]~1_combout ,\datapathUnit|updateReg|y[0]~0_combout }),
	.portaaddr({\datapathUnit|instrReg|q [11],\datapathUnit|instrReg|q [10],\datapathUnit|instrReg|q [9],\datapathUnit|instrReg|q [8]}),
	.portabyteenamasks(1'b1),
	.portbdatain(40'b0000000000000000000000000000000000000000),
	.portbaddr({\datapathUnit|instrReg|q~20_combout ,\datapathUnit|instrReg|q~16_combout ,\datapathUnit|instrReg|q~8_combout ,\datapathUnit|instrReg|q~12_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .init_file = "db/Datapath_Memory.ram0_RegisterFile_6ee20562.hdl.mif";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "datapathDraft:datapathUnit|RegisterFile:regFile|altsyncram:RAM_rtl_1|altsyncram_4ho1:auto_generated|ALTSYNCRAM";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 4;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 40;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 15;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 4;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 40;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 15;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000BBBB0000000000000000AAAA000000FFFF0000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N57
cyclonev_lcell_comb \datapathUnit|regFile|RAM~27 (
// Equation(s):
// \datapathUnit|regFile|RAM~27_combout  = ( \datapathUnit|regFile|RAM~5_combout  & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a13  & ( ((\datapathUnit|regFile|RAM_rtl_1_bypass [36] & !\datapathUnit|regFile|RAM~4_combout )) # 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [35]) ) ) ) # ( !\datapathUnit|regFile|RAM~5_combout  & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a13  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [36]) # (\datapathUnit|regFile|RAM_rtl_1_bypass 
// [35]) ) ) ) # ( \datapathUnit|regFile|RAM~5_combout  & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a13  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [35] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [36]) # 
// (\datapathUnit|regFile|RAM~4_combout ))) ) ) ) # ( !\datapathUnit|regFile|RAM~5_combout  & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a13  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [35] & !\datapathUnit|regFile|RAM_rtl_1_bypass [36]) ) 
// ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [35]),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass [36]),
	.datac(!\datapathUnit|regFile|RAM~4_combout ),
	.datad(gnd),
	.datae(!\datapathUnit|regFile|RAM~5_combout ),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a13 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~27 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~27 .lut_mask = 64'h4444454577777575;
defparam \datapathUnit|regFile|RAM~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N56
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[33] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[12]~18_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [33]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N18
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[34]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N19
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[34] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [34]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N21
cyclonev_lcell_comb \datapathUnit|regFile|RAM~22 (
// Equation(s):
// \datapathUnit|regFile|RAM~22_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a12  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass [34] & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [33]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a12  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [33] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [34]) # ((\datapathUnit|regFile|RAM~1_combout 
//  & \datapathUnit|regFile|RAM~0_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [33]),
	.datab(!\datapathUnit|regFile|RAM~1_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass [34]),
	.datad(!\datapathUnit|regFile|RAM~0_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~22 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~22 .lut_mask = 64'h505150515F5D5F5D;
defparam \datapathUnit|regFile|RAM~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N33
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~45 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~45_sumout  = SUM(( GND ) + ( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [11])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~14_combout )))) ) + ( 
// \datapathUnit|pc_ALU|Add0~42  ))
// \datapathUnit|pc_ALU|Add0~46  = CARRY(( GND ) + ( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [11])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~14_combout )))) ) + ( \datapathUnit|pc_ALU|Add0~42 
//  ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM~14_combout ),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~45_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~45 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~45 .lut_mask = 64'h0000F3E200000000;
defparam \datapathUnit|pc_ALU|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N36
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~49 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~49_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [12])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~22_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~46  ))
// \datapathUnit|pc_ALU|Add0~50  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [12])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~22_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~46 
//  ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [12]),
	.datad(!\datapathUnit|regFile|RAM~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~49_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~49 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~49 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N15
cyclonev_lcell_comb \datapathUnit|pcregUnit|q[2]~0 (
// Equation(s):
// \datapathUnit|pcregUnit|q[2]~0_combout  = ( \currentState.LOAD4~q  ) # ( !\currentState.LOAD4~q  & ( ((!\reset~input_o ) # (\currentState.SUM3~q )) # (\currentState.LOAD2~q ) ) )

	.dataa(gnd),
	.datab(!\currentState.LOAD2~q ),
	.datac(!\currentState.SUM3~q ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\currentState.LOAD4~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[2]~0 .extended_lut = "off";
defparam \datapathUnit|pcregUnit|q[2]~0 .lut_mask = 64'hFF3FFF3FFFFFFFFF;
defparam \datapathUnit|pcregUnit|q[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N38
dffeas \datapathUnit|pcregUnit|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[12] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N6
cyclonev_lcell_comb \datapathUnit|src1Mux|y[12]~12 (
// Equation(s):
// \datapathUnit|src1Mux|y[12]~12_combout  = ( \datapathUnit|regFile|RAM~22_combout  & ( \datapathUnit|pcregUnit|q [12] & ( (((\currentState.LOAD2~q ) # (\datapathUnit|regFile|WideOr0~combout )) # (\currentState.LOAD4~q )) # (\currentState.SUM3~DUPLICATE_q ) 
// ) ) ) # ( !\datapathUnit|regFile|RAM~22_combout  & ( \datapathUnit|pcregUnit|q [12] & ( ((\currentState.LOAD2~q ) # (\currentState.LOAD4~q )) # (\currentState.SUM3~DUPLICATE_q ) ) ) ) # ( \datapathUnit|regFile|RAM~22_combout  & ( 
// !\datapathUnit|pcregUnit|q [12] & ( (!\currentState.SUM3~DUPLICATE_q  & (!\currentState.LOAD4~q  & (\datapathUnit|regFile|WideOr0~combout  & !\currentState.LOAD2~q ))) ) ) )

	.dataa(!\currentState.SUM3~DUPLICATE_q ),
	.datab(!\currentState.LOAD4~q ),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(!\currentState.LOAD2~q ),
	.datae(!\datapathUnit|regFile|RAM~22_combout ),
	.dataf(!\datapathUnit|pcregUnit|q [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[12]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[12]~12 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[12]~12 .lut_mask = 64'h0000080077FF7FFF;
defparam \datapathUnit|src1Mux|y[12]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N15
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[32]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[32]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y10_N16
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[32] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [32]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[32] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N11
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[11]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[31] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N9
cyclonev_lcell_comb \datapathUnit|regFile|RAM~9 (
// Equation(s):
// \datapathUnit|regFile|RAM~9_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a11  & ( ((\datapathUnit|regFile|RAM_rtl_1_bypass [32] & ((!\datapathUnit|regFile|RAM~5_combout ) # (!\datapathUnit|regFile|RAM~4_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [31]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a11  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [31] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [32]) # ((\datapathUnit|regFile|RAM~5_combout 
//  & \datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [32]),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [31]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~9 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~9 .lut_mask = 64'h00F100F10EFF0EFF;
defparam \datapathUnit|regFile|RAM~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N37
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[29] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N18
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[30]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[30]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N19
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[30] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [30]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[30] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N18
cyclonev_lcell_comb \datapathUnit|regFile|RAM~8 (
// Equation(s):
// \datapathUnit|regFile|RAM~8_combout  = ( \datapathUnit|regFile|RAM_rtl_1_bypass [30] & ( (!\datapathUnit|regFile|RAM~5_combout  & (((\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a10 )))) # (\datapathUnit|regFile|RAM~5_combout  & 
// ((!\datapathUnit|regFile|RAM~4_combout  & ((\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a10 ))) # (\datapathUnit|regFile|RAM~4_combout  & (\datapathUnit|regFile|RAM_rtl_1_bypass [29])))) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1_bypass [30] & 
// ( \datapathUnit|regFile|RAM_rtl_1_bypass [29] ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [29]),
	.datad(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a10 ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1_bypass [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~8 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~8 .lut_mask = 64'h0F0F0F0F01EF01EF;
defparam \datapathUnit|regFile|RAM~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N15
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[28]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[28]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N16
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[28] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N35
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[9]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[27] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N33
cyclonev_lcell_comb \datapathUnit|regFile|RAM~7 (
// Equation(s):
// \datapathUnit|regFile|RAM~7_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a9  & ( ((\datapathUnit|regFile|RAM_rtl_1_bypass [28] & ((!\datapathUnit|regFile|RAM~5_combout ) # (!\datapathUnit|regFile|RAM~4_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [27]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a9  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [27] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [28]) # ((\datapathUnit|regFile|RAM~5_combout  
// & \datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [28]),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [27]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~7 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~7 .lut_mask = 64'h00F100F10EFF0EFF;
defparam \datapathUnit|regFile|RAM~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N39
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[24]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[24]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[24]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N41
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[24]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N43
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[7]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [23]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N42
cyclonev_lcell_comb \datapathUnit|regFile|RAM~21 (
// Equation(s):
// \datapathUnit|regFile|RAM~21_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a7  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass[24]~DUPLICATE_q  & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [23]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a7  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [23] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass[24]~DUPLICATE_q ) # 
// ((\datapathUnit|regFile|RAM~1_combout  & \datapathUnit|regFile|RAM~0_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~1_combout ),
	.datab(!\datapathUnit|regFile|RAM~0_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass[24]~DUPLICATE_q ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [23]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~21 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~21 .lut_mask = 64'h00F100F10EFF0EFF;
defparam \datapathUnit|regFile|RAM~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N33
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[22]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[22]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[22]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N35
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [22]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y7_N43
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N42
cyclonev_lcell_comb \datapathUnit|regFile|RAM~20 (
// Equation(s):
// \datapathUnit|regFile|RAM~20_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass [21] & ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a6  ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass [21] & ( 
// \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a6  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [22] & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout ))) ) ) ) # ( \datapathUnit|regFile|RAM_rtl_0_bypass [21] & ( 
// !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a6  & ( (!\datapathUnit|regFile|RAM_rtl_0_bypass [22]) # ((\datapathUnit|regFile|RAM~1_combout  & \datapathUnit|regFile|RAM~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\datapathUnit|regFile|RAM~1_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass [22]),
	.datad(!\datapathUnit|regFile|RAM~0_combout ),
	.datae(!\datapathUnit|regFile|RAM_rtl_0_bypass [21]),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~20 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~20 .lut_mask = 64'h0000F0F30F0CFFFF;
defparam \datapathUnit|regFile|RAM~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N15
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[18]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[18]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y9_N16
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N11
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N9
cyclonev_lcell_comb \datapathUnit|regFile|RAM~19 (
// Equation(s):
// \datapathUnit|regFile|RAM~19_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a4  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass [18] & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [17]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [17] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [18]) # ((\datapathUnit|regFile|RAM~1_combout  
// & \datapathUnit|regFile|RAM~0_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [18]),
	.datab(!\datapathUnit|regFile|RAM~1_combout ),
	.datac(!\datapathUnit|regFile|RAM~0_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [17]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~19 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~19 .lut_mask = 64'h00AB00AB54FF54FF;
defparam \datapathUnit|regFile|RAM~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N50
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N27
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[16]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[16]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[16]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N29
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[16]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N24
cyclonev_lcell_comb \datapathUnit|regFile|RAM~17 (
// Equation(s):
// \datapathUnit|regFile|RAM~17_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a3  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass[16]~DUPLICATE_q  & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [15]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a3  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [15] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass[16]~DUPLICATE_q ) # 
// ((\datapathUnit|regFile|RAM~1_combout  & \datapathUnit|regFile|RAM~0_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [15]),
	.datab(!\datapathUnit|regFile|RAM~1_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass[16]~DUPLICATE_q ),
	.datad(!\datapathUnit|regFile|RAM~0_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~17 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~17 .lut_mask = 64'h505150515F5D5F5D;
defparam \datapathUnit|regFile|RAM~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~1 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~1_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [0])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~3_combout )))) ) + ( VCC ) + ( !VCC ))
// \datapathUnit|pc_ALU|Add0~2  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [0])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~3_combout )))) ) + ( VCC ) + ( !VCC ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [0]),
	.datad(!\datapathUnit|regFile|RAM~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~1_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~1 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~1 .lut_mask = 64'h0000000000000C1D;
defparam \datapathUnit|pc_ALU|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N2
dffeas \datapathUnit|pcregUnit|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[0] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N3
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~5 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~5_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [1])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~15_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~2  ))
// \datapathUnit|pc_ALU|Add0~6  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [1])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~15_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~2  
// ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [1]),
	.datad(!\datapathUnit|regFile|RAM~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~5_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~5 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~5 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N6
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~9 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~9_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [2])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~16_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~6  ))
// \datapathUnit|pc_ALU|Add0~10  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [2])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~16_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~6  
// ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [2]),
	.datad(!\datapathUnit|regFile|RAM~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~9_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~9 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~9 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N9
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~13 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~13_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [3])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~17_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~10  ))
// \datapathUnit|pc_ALU|Add0~14  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [3])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~17_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~10  
// ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [3]),
	.datad(!\datapathUnit|regFile|RAM~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~13_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~13 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~13 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N11
dffeas \datapathUnit|pcregUnit|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[3] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N12
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~17 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~17_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [4])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~19_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~14  ))
// \datapathUnit|pc_ALU|Add0~18  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [4])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~19_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~14  
// ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [4]),
	.datad(!\datapathUnit|regFile|RAM~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~17_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~17 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~17 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N14
dffeas \datapathUnit|pcregUnit|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[4] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N15
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~21 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~21_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [5])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~18_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~18  ))
// \datapathUnit|pc_ALU|Add0~22  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [5])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~18_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~18  
// ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [5]),
	.datad(!\datapathUnit|regFile|RAM~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~21_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~21 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~21 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N18
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~25 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~25_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [6])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~20_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~22  ))
// \datapathUnit|pc_ALU|Add0~26  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [6])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~20_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~22  
// ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [6]),
	.datad(!\datapathUnit|regFile|RAM~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~25_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~25 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~25 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N20
dffeas \datapathUnit|pcregUnit|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[6] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N21
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~29 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~29_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [7])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~21_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~26  ))
// \datapathUnit|pc_ALU|Add0~30  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [7])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~21_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~26  
// ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [7]),
	.datad(!\datapathUnit|regFile|RAM~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~29_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~29 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~29 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N23
dffeas \datapathUnit|pcregUnit|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[7] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N0
cyclonev_lcell_comb \datapathUnit|src1Mux|y[7]~7 (
// Equation(s):
// \datapathUnit|src1Mux|y[7]~7_combout  = ( \currentState.LOAD4~q  & ( \currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [7] ) ) ) # ( !\currentState.LOAD4~q  & ( \currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [7] ) ) ) # ( \currentState.LOAD4~q  & 
// ( !\currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [7] ) ) ) # ( !\currentState.LOAD4~q  & ( !\currentState.LOAD2~q  & ( (!\currentState.SUM3~q  & (((\datapathUnit|regFile|RAM~21_combout  & \datapathUnit|regFile|WideOr0~combout )))) # 
// (\currentState.SUM3~q  & (\datapathUnit|pcregUnit|q [7])) ) ) )

	.dataa(!\datapathUnit|pcregUnit|q [7]),
	.datab(!\currentState.SUM3~q ),
	.datac(!\datapathUnit|regFile|RAM~21_combout ),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(!\currentState.LOAD4~q ),
	.dataf(!\currentState.LOAD2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[7]~7 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[7]~7 .lut_mask = 64'h111D555555555555;
defparam \datapathUnit|src1Mux|y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N51
cyclonev_lcell_comb \datapathUnit|src1Mux|y[6]~6 (
// Equation(s):
// \datapathUnit|src1Mux|y[6]~6_combout  = ( \currentState.LOAD4~q  & ( \currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [6] ) ) ) # ( !\currentState.LOAD4~q  & ( \currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [6] ) ) ) # ( \currentState.LOAD4~q  & 
// ( !\currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [6] ) ) ) # ( !\currentState.LOAD4~q  & ( !\currentState.LOAD2~q  & ( (!\currentState.SUM3~DUPLICATE_q  & (\datapathUnit|regFile|RAM~20_combout  & (\datapathUnit|regFile|WideOr0~combout ))) # 
// (\currentState.SUM3~DUPLICATE_q  & (((\datapathUnit|pcregUnit|q [6])))) ) ) )

	.dataa(!\currentState.SUM3~DUPLICATE_q ),
	.datab(!\datapathUnit|regFile|RAM~20_combout ),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(!\datapathUnit|pcregUnit|q [6]),
	.datae(!\currentState.LOAD4~q ),
	.dataf(!\currentState.LOAD2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[6]~6 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[6]~6 .lut_mask = 64'h025700FF00FF00FF;
defparam \datapathUnit|src1Mux|y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N33
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[20]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[20]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[20]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N35
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [20]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[20] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N30
cyclonev_lcell_comb \memdata~1 (
// Equation(s):
// \memdata~1_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  ) ) # ( \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ( 
// !\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdata~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdata~1 .extended_lut = "off";
defparam \memdata~1 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \memdata~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N31
dffeas \datapathUnit|instrReg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memdata~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|instrReg|q[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[5] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y10_N59
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[19] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N48
cyclonev_lcell_comb \datapathUnit|regFile|rd2[5]~9 (
// Equation(s):
// \datapathUnit|regFile|rd2[5]~9_combout  = ( \datapathUnit|regFile|WideOr1~combout  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [19] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [20]) # ((\datapathUnit|regFile|RAM~5_combout  & 
// \datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass [19]),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [20]),
	.datad(!\datapathUnit|regFile|RAM~4_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[5]~9 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[5]~9 .lut_mask = 64'h0000000030313031;
defparam \datapathUnit|regFile|rd2[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N39
cyclonev_lcell_comb \datapathUnit|src2mux|y[5]~5 (
// Equation(s):
// \datapathUnit|src2mux|y[5]~5_combout  = ( \datapathUnit|regFile|rd2[0]~14_combout  & ( \currentState.SUM2~q  & ( ((\datapathUnit|regFile|RAM_rtl_1_bypass [20] & \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a5 )) # 
// (\datapathUnit|regFile|rd2[5]~9_combout ) ) ) ) # ( !\datapathUnit|regFile|rd2[0]~14_combout  & ( \currentState.SUM2~q  & ( \datapathUnit|regFile|rd2[5]~9_combout  ) ) ) # ( \datapathUnit|regFile|rd2[0]~14_combout  & ( !\currentState.SUM2~q  & ( 
// \datapathUnit|instrReg|q [5] ) ) ) # ( !\datapathUnit|regFile|rd2[0]~14_combout  & ( !\currentState.SUM2~q  & ( \datapathUnit|instrReg|q [5] ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [20]),
	.datab(!\datapathUnit|instrReg|q [5]),
	.datac(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a5 ),
	.datad(!\datapathUnit|regFile|rd2[5]~9_combout ),
	.datae(!\datapathUnit|regFile|rd2[0]~14_combout ),
	.dataf(!\currentState.SUM2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src2mux|y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src2mux|y[5]~5 .extended_lut = "off";
defparam \datapathUnit|src2mux|y[5]~5 .lut_mask = 64'h3333333300FF05FF;
defparam \datapathUnit|src2mux|y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N12
cyclonev_lcell_comb \datapathUnit|src1Mux|y[4]~4 (
// Equation(s):
// \datapathUnit|src1Mux|y[4]~4_combout  = ( \currentState.SUM3~DUPLICATE_q  & ( \datapathUnit|regFile|RAM~19_combout  & ( \datapathUnit|pcregUnit|q [4] ) ) ) # ( !\currentState.SUM3~DUPLICATE_q  & ( \datapathUnit|regFile|RAM~19_combout  & ( 
// (!\currentState.LOAD2~q  & ((!\currentState.LOAD4~q  & (\datapathUnit|regFile|WideOr0~combout )) # (\currentState.LOAD4~q  & ((\datapathUnit|pcregUnit|q [4]))))) # (\currentState.LOAD2~q  & (((\datapathUnit|pcregUnit|q [4])))) ) ) ) # ( 
// \currentState.SUM3~DUPLICATE_q  & ( !\datapathUnit|regFile|RAM~19_combout  & ( \datapathUnit|pcregUnit|q [4] ) ) ) # ( !\currentState.SUM3~DUPLICATE_q  & ( !\datapathUnit|regFile|RAM~19_combout  & ( (\datapathUnit|pcregUnit|q [4] & ((\currentState.LOAD4~q 
// ) # (\currentState.LOAD2~q ))) ) ) )

	.dataa(!\currentState.LOAD2~q ),
	.datab(!\currentState.LOAD4~q ),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(!\datapathUnit|pcregUnit|q [4]),
	.datae(!\currentState.SUM3~DUPLICATE_q ),
	.dataf(!\datapathUnit|regFile|RAM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[4]~4 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[4]~4 .lut_mask = 64'h007700FF087F00FF;
defparam \datapathUnit|src1Mux|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N39
cyclonev_lcell_comb \datapathUnit|src1Mux|y[3]~3 (
// Equation(s):
// \datapathUnit|src1Mux|y[3]~3_combout  = ( \datapathUnit|pcregUnit|q [3] & ( \datapathUnit|regFile|RAM~17_combout  & ( (((\datapathUnit|regFile|WideOr0~combout ) # (\currentState.SUM3~DUPLICATE_q )) # (\currentState.LOAD4~q )) # (\currentState.LOAD2~q ) ) 
// ) ) # ( !\datapathUnit|pcregUnit|q [3] & ( \datapathUnit|regFile|RAM~17_combout  & ( (!\currentState.LOAD2~q  & (!\currentState.LOAD4~q  & (!\currentState.SUM3~DUPLICATE_q  & \datapathUnit|regFile|WideOr0~combout ))) ) ) ) # ( \datapathUnit|pcregUnit|q 
// [3] & ( !\datapathUnit|regFile|RAM~17_combout  & ( ((\currentState.SUM3~DUPLICATE_q ) # (\currentState.LOAD4~q )) # (\currentState.LOAD2~q ) ) ) )

	.dataa(!\currentState.LOAD2~q ),
	.datab(!\currentState.LOAD4~q ),
	.datac(!\currentState.SUM3~DUPLICATE_q ),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(!\datapathUnit|pcregUnit|q [3]),
	.dataf(!\datapathUnit|regFile|RAM~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[3]~3 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[3]~3 .lut_mask = 64'h00007F7F00807FFF;
defparam \datapathUnit|src1Mux|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N21
cyclonev_lcell_comb \datapathUnit|src1Mux|y[2]~2 (
// Equation(s):
// \datapathUnit|src1Mux|y[2]~2_combout  = ( \currentState.LOAD4~q  & ( \currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [2] ) ) ) # ( !\currentState.LOAD4~q  & ( \currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [2] ) ) ) # ( \currentState.LOAD4~q  & 
// ( !\currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [2] ) ) ) # ( !\currentState.LOAD4~q  & ( !\currentState.LOAD2~q  & ( (!\currentState.SUM3~q  & (\datapathUnit|regFile|WideOr0~combout  & (\datapathUnit|regFile|RAM~16_combout ))) # 
// (\currentState.SUM3~q  & (((\datapathUnit|pcregUnit|q [2])))) ) ) )

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\currentState.SUM3~q ),
	.datac(!\datapathUnit|regFile|RAM~16_combout ),
	.datad(!\datapathUnit|pcregUnit|q [2]),
	.datae(!\currentState.LOAD4~q ),
	.dataf(!\currentState.LOAD2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[2]~2 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[2]~2 .lut_mask = 64'h043700FF00FF00FF;
defparam \datapathUnit|src1Mux|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N21
cyclonev_lcell_comb \datapathUnit|regFile|rd2[1]~16 (
// Equation(s):
// \datapathUnit|regFile|rd2[1]~16_combout  = ( \datapathUnit|regFile|WideOr1~combout  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [11] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [12]) # ((\datapathUnit|regFile|RAM~5_combout  & 
// \datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass [12]),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [11]),
	.datad(!\datapathUnit|regFile|RAM~4_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[1]~16 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[1]~16 .lut_mask = 64'h000000000C0D0C0D;
defparam \datapathUnit|regFile|rd2[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N27
cyclonev_lcell_comb \datapathUnit|src2mux|y[1]~1 (
// Equation(s):
// \datapathUnit|src2mux|y[1]~1_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1  & ( \currentState.SUM2~q  & ( ((\datapathUnit|regFile|rd2[0]~14_combout  & \datapathUnit|regFile|RAM_rtl_1_bypass [12])) # 
// (\datapathUnit|regFile|rd2[1]~16_combout ) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1  & ( \currentState.SUM2~q  & ( \datapathUnit|regFile|rd2[1]~16_combout  ) ) ) # ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1 
//  & ( !\currentState.SUM2~q  & ( \datapathUnit|instrReg|q [1] ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1  & ( !\currentState.SUM2~q  & ( \datapathUnit|instrReg|q [1] ) ) )

	.dataa(!\datapathUnit|regFile|rd2[0]~14_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass [12]),
	.datac(!\datapathUnit|instrReg|q [1]),
	.datad(!\datapathUnit|regFile|rd2[1]~16_combout ),
	.datae(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1 ),
	.dataf(!\currentState.SUM2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src2mux|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src2mux|y[1]~1 .extended_lut = "off";
defparam \datapathUnit|src2mux|y[1]~1 .lut_mask = 64'h0F0F0F0F00FF11FF;
defparam \datapathUnit|src2mux|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N48
cyclonev_lcell_comb \datapathUnit|src1Mux|y[0]~0 (
// Equation(s):
// \datapathUnit|src1Mux|y[0]~0_combout  = ( \currentState.LOAD4~q  & ( \datapathUnit|regFile|WideOr0~combout  & ( \datapathUnit|pcregUnit|q [0] ) ) ) # ( !\currentState.LOAD4~q  & ( \datapathUnit|regFile|WideOr0~combout  & ( (!\currentState.LOAD2~q  & 
// ((!\currentState.SUM3~DUPLICATE_q  & (\datapathUnit|regFile|RAM~3_combout )) # (\currentState.SUM3~DUPLICATE_q  & ((\datapathUnit|pcregUnit|q [0]))))) # (\currentState.LOAD2~q  & (((\datapathUnit|pcregUnit|q [0])))) ) ) ) # ( \currentState.LOAD4~q  & ( 
// !\datapathUnit|regFile|WideOr0~combout  & ( \datapathUnit|pcregUnit|q [0] ) ) ) # ( !\currentState.LOAD4~q  & ( !\datapathUnit|regFile|WideOr0~combout  & ( (\datapathUnit|pcregUnit|q [0] & ((\currentState.SUM3~DUPLICATE_q ) # (\currentState.LOAD2~q ))) ) 
// ) )

	.dataa(!\datapathUnit|regFile|RAM~3_combout ),
	.datab(!\currentState.LOAD2~q ),
	.datac(!\currentState.SUM3~DUPLICATE_q ),
	.datad(!\datapathUnit|pcregUnit|q [0]),
	.datae(!\currentState.LOAD4~q ),
	.dataf(!\datapathUnit|regFile|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[0]~0 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[0]~0 .lut_mask = 64'h003F00FF407F00FF;
defparam \datapathUnit|src1Mux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N0
cyclonev_lcell_comb \datapathUnit|alu_unit|_~1 (
// Equation(s):
// \datapathUnit|alu_unit|_~1_sumout  = SUM(( !\datapathUnit|src2mux|y[0]~0_combout  $ (!\datapathUnit|src1Mux|y[0]~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \datapathUnit|alu_unit|_~2  = CARRY(( !\datapathUnit|src2mux|y[0]~0_combout  $ (!\datapathUnit|src1Mux|y[0]~0_combout ) ) + ( !VCC ) + ( !VCC ))
// \datapathUnit|alu_unit|_~3  = SHARE((\datapathUnit|src2mux|y[0]~0_combout  & \datapathUnit|src1Mux|y[0]~0_combout ))

	.dataa(!\datapathUnit|src2mux|y[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapathUnit|src1Mux|y[0]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~1_sumout ),
	.cout(\datapathUnit|alu_unit|_~2 ),
	.shareout(\datapathUnit|alu_unit|_~3 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~1 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~1 .lut_mask = 64'h00000055000055AA;
defparam \datapathUnit|alu_unit|_~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N3
cyclonev_lcell_comb \datapathUnit|alu_unit|_~5 (
// Equation(s):
// \datapathUnit|alu_unit|_~5_sumout  = SUM(( !\datapathUnit|src1Mux|y[1]~1_combout  $ (!\datapathUnit|src2mux|y[1]~1_combout ) ) + ( \datapathUnit|alu_unit|_~3  ) + ( \datapathUnit|alu_unit|_~2  ))
// \datapathUnit|alu_unit|_~6  = CARRY(( !\datapathUnit|src1Mux|y[1]~1_combout  $ (!\datapathUnit|src2mux|y[1]~1_combout ) ) + ( \datapathUnit|alu_unit|_~3  ) + ( \datapathUnit|alu_unit|_~2  ))
// \datapathUnit|alu_unit|_~7  = SHARE((\datapathUnit|src1Mux|y[1]~1_combout  & \datapathUnit|src2mux|y[1]~1_combout ))

	.dataa(gnd),
	.datab(!\datapathUnit|src1Mux|y[1]~1_combout ),
	.datac(gnd),
	.datad(!\datapathUnit|src2mux|y[1]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~2 ),
	.sharein(\datapathUnit|alu_unit|_~3 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~5_sumout ),
	.cout(\datapathUnit|alu_unit|_~6 ),
	.shareout(\datapathUnit|alu_unit|_~7 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~5 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~5 .lut_mask = 64'h00000033000033CC;
defparam \datapathUnit|alu_unit|_~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N6
cyclonev_lcell_comb \datapathUnit|alu_unit|_~9 (
// Equation(s):
// \datapathUnit|alu_unit|_~9_sumout  = SUM(( !\datapathUnit|src2mux|y[2]~2_combout  $ (!\datapathUnit|src1Mux|y[2]~2_combout ) ) + ( \datapathUnit|alu_unit|_~7  ) + ( \datapathUnit|alu_unit|_~6  ))
// \datapathUnit|alu_unit|_~10  = CARRY(( !\datapathUnit|src2mux|y[2]~2_combout  $ (!\datapathUnit|src1Mux|y[2]~2_combout ) ) + ( \datapathUnit|alu_unit|_~7  ) + ( \datapathUnit|alu_unit|_~6  ))
// \datapathUnit|alu_unit|_~11  = SHARE((\datapathUnit|src2mux|y[2]~2_combout  & \datapathUnit|src1Mux|y[2]~2_combout ))

	.dataa(gnd),
	.datab(!\datapathUnit|src2mux|y[2]~2_combout ),
	.datac(!\datapathUnit|src1Mux|y[2]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~6 ),
	.sharein(\datapathUnit|alu_unit|_~7 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~9_sumout ),
	.cout(\datapathUnit|alu_unit|_~10 ),
	.shareout(\datapathUnit|alu_unit|_~11 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~9 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~9 .lut_mask = 64'h0000030300003C3C;
defparam \datapathUnit|alu_unit|_~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N9
cyclonev_lcell_comb \datapathUnit|alu_unit|_~13 (
// Equation(s):
// \datapathUnit|alu_unit|_~13_sumout  = SUM(( !\datapathUnit|src2mux|y[3]~3_combout  $ (!\datapathUnit|src1Mux|y[3]~3_combout ) ) + ( \datapathUnit|alu_unit|_~11  ) + ( \datapathUnit|alu_unit|_~10  ))
// \datapathUnit|alu_unit|_~14  = CARRY(( !\datapathUnit|src2mux|y[3]~3_combout  $ (!\datapathUnit|src1Mux|y[3]~3_combout ) ) + ( \datapathUnit|alu_unit|_~11  ) + ( \datapathUnit|alu_unit|_~10  ))
// \datapathUnit|alu_unit|_~15  = SHARE((\datapathUnit|src2mux|y[3]~3_combout  & \datapathUnit|src1Mux|y[3]~3_combout ))

	.dataa(!\datapathUnit|src2mux|y[3]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapathUnit|src1Mux|y[3]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~10 ),
	.sharein(\datapathUnit|alu_unit|_~11 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~13_sumout ),
	.cout(\datapathUnit|alu_unit|_~14 ),
	.shareout(\datapathUnit|alu_unit|_~15 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~13 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~13 .lut_mask = 64'h00000055000055AA;
defparam \datapathUnit|alu_unit|_~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N12
cyclonev_lcell_comb \datapathUnit|alu_unit|_~17 (
// Equation(s):
// \datapathUnit|alu_unit|_~17_sumout  = SUM(( !\datapathUnit|src1Mux|y[4]~4_combout  $ (!\datapathUnit|src2mux|y[4]~4_combout ) ) + ( \datapathUnit|alu_unit|_~15  ) + ( \datapathUnit|alu_unit|_~14  ))
// \datapathUnit|alu_unit|_~18  = CARRY(( !\datapathUnit|src1Mux|y[4]~4_combout  $ (!\datapathUnit|src2mux|y[4]~4_combout ) ) + ( \datapathUnit|alu_unit|_~15  ) + ( \datapathUnit|alu_unit|_~14  ))
// \datapathUnit|alu_unit|_~19  = SHARE((\datapathUnit|src1Mux|y[4]~4_combout  & \datapathUnit|src2mux|y[4]~4_combout ))

	.dataa(!\datapathUnit|src1Mux|y[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\datapathUnit|src2mux|y[4]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~14 ),
	.sharein(\datapathUnit|alu_unit|_~15 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~17_sumout ),
	.cout(\datapathUnit|alu_unit|_~18 ),
	.shareout(\datapathUnit|alu_unit|_~19 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~17 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~17 .lut_mask = 64'h00000055000055AA;
defparam \datapathUnit|alu_unit|_~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N51
cyclonev_lcell_comb \datapathUnit|resultReg|q[15]~0 (
// Equation(s):
// \datapathUnit|resultReg|q[15]~0_combout  = ( \reset~input_o  & ( \currentState.SUM2~q  ) ) # ( !\reset~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentState.SUM2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|resultReg|q[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|resultReg|q[15]~0 .extended_lut = "off";
defparam \datapathUnit|resultReg|q[15]~0 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \datapathUnit|resultReg|q[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N14
dffeas \datapathUnit|resultReg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[4] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N24
cyclonev_lcell_comb \data_a[4]~9 (
// Equation(s):
// \data_a[4]~9_combout  = ( \currentState.STORE2~q  & ( \datapathUnit|regFile|RAM~19_combout  & ( (\datapathUnit|regFile|WideOr0~combout  & !\WideOr18~0_combout ) ) ) ) # ( !\currentState.STORE2~q  & ( \datapathUnit|regFile|RAM~19_combout  & ( 
// (\datapathUnit|resultReg|q [4] & !\WideOr18~0_combout ) ) ) ) # ( !\currentState.STORE2~q  & ( !\datapathUnit|regFile|RAM~19_combout  & ( (\datapathUnit|resultReg|q [4] & !\WideOr18~0_combout ) ) ) )

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\datapathUnit|resultReg|q [4]),
	.datac(gnd),
	.datad(!\WideOr18~0_combout ),
	.datae(!\currentState.STORE2~q ),
	.dataf(!\datapathUnit|regFile|RAM~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[4]~9 .extended_lut = "off";
defparam \data_a[4]~9 .lut_mask = 64'h3300000033005500;
defparam \data_a[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N30
cyclonev_lcell_comb \datapathUnit|regFile|rd2[3]~4 (
// Equation(s):
// \datapathUnit|regFile|rd2[3]~4_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a3  & ( (\datapathUnit|regFile|WideOr1~combout  & (\datapathUnit|regFile|RAM_rtl_1_bypass[16]~DUPLICATE_q  & ((!\datapathUnit|regFile|RAM~4_combout ) # 
// (!\datapathUnit|regFile|RAM~5_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~4_combout ),
	.datab(!\datapathUnit|regFile|WideOr1~combout ),
	.datac(!\datapathUnit|regFile|RAM~5_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass[16]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[3]~4 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[3]~4 .lut_mask = 64'h0000000000320032;
defparam \datapathUnit|regFile|rd2[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N12
cyclonev_lcell_comb \address[3]~1 (
// Equation(s):
// \address[3]~1_combout  = ( \WideOr73~0_combout  & ( !\WideOr18~0_combout  & ( (\datapathUnit|regFile|rd2[3]~5_combout ) # (\datapathUnit|regFile|rd2[3]~4_combout ) ) ) ) # ( !\WideOr73~0_combout  & ( !\WideOr18~0_combout  & ( \datapathUnit|pcregUnit|q [3] 
// ) ) )

	.dataa(!\datapathUnit|regFile|rd2[3]~4_combout ),
	.datab(!\datapathUnit|pcregUnit|q [3]),
	.datac(!\datapathUnit|regFile|rd2[3]~5_combout ),
	.datad(gnd),
	.datae(!\WideOr73~0_combout ),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[3]~1 .extended_lut = "off";
defparam \address[3]~1 .lut_mask = 64'h33335F5F00000000;
defparam \address[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N28
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [17]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[17] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N42
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[18]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[18]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[18]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N43
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [18]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[18] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N45
cyclonev_lcell_comb \datapathUnit|regFile|rd2[4]~7 (
// Equation(s):
// \datapathUnit|regFile|rd2[4]~7_combout  = ( \datapathUnit|regFile|WideOr1~combout  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [17] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [18]) # ((\datapathUnit|regFile|RAM~4_combout  & 
// \datapathUnit|regFile|RAM~5_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [17]),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass [18]),
	.datac(!\datapathUnit|regFile|RAM~4_combout ),
	.datad(!\datapathUnit|regFile|RAM~5_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[4]~7 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[4]~7 .lut_mask = 64'h0000000044454445;
defparam \datapathUnit|regFile|rd2[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N30
cyclonev_lcell_comb \datapathUnit|regFile|rd2[4]~6 (
// Equation(s):
// \datapathUnit|regFile|rd2[4]~6_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a4  & ( (\datapathUnit|regFile|WideOr1~combout  & (\datapathUnit|regFile|RAM_rtl_1_bypass [18] & ((!\datapathUnit|regFile|RAM~5_combout ) # 
// (!\datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|WideOr1~combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [18]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[4]~6 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[4]~6 .lut_mask = 64'h00000000000E000E;
defparam \datapathUnit|regFile|rd2[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N42
cyclonev_lcell_comb \address[4]~2 (
// Equation(s):
// \address[4]~2_combout  = ( \WideOr73~0_combout  & ( \datapathUnit|regFile|rd2[4]~6_combout  & ( !\WideOr18~0_combout  ) ) ) # ( !\WideOr73~0_combout  & ( \datapathUnit|regFile|rd2[4]~6_combout  & ( (!\WideOr18~0_combout  & \datapathUnit|pcregUnit|q [4]) ) 
// ) ) # ( \WideOr73~0_combout  & ( !\datapathUnit|regFile|rd2[4]~6_combout  & ( (!\WideOr18~0_combout  & \datapathUnit|regFile|rd2[4]~7_combout ) ) ) ) # ( !\WideOr73~0_combout  & ( !\datapathUnit|regFile|rd2[4]~6_combout  & ( (!\WideOr18~0_combout  & 
// \datapathUnit|pcregUnit|q [4]) ) ) )

	.dataa(gnd),
	.datab(!\WideOr18~0_combout ),
	.datac(!\datapathUnit|pcregUnit|q [4]),
	.datad(!\datapathUnit|regFile|rd2[4]~7_combout ),
	.datae(!\WideOr73~0_combout ),
	.dataf(!\datapathUnit|regFile|rd2[4]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[4]~2 .extended_lut = "off";
defparam \address[4]~2 .lut_mask = 64'h0C0C00CC0C0CCCCC;
defparam \address[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N42
cyclonev_lcell_comb \datapathUnit|regFile|rd2[5]~8 (
// Equation(s):
// \datapathUnit|regFile|rd2[5]~8_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a5  & ( (\datapathUnit|regFile|WideOr1~combout  & (\datapathUnit|regFile|RAM_rtl_1_bypass [20] & ((!\datapathUnit|regFile|RAM~5_combout ) # 
// (!\datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|WideOr1~combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [20]),
	.datad(!\datapathUnit|regFile|RAM~4_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[5]~8 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[5]~8 .lut_mask = 64'h0000000003020302;
defparam \datapathUnit|regFile|rd2[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N30
cyclonev_lcell_comb \address[5]~3 (
// Equation(s):
// \address[5]~3_combout  = ( \WideOr73~0_combout  & ( !\WideOr18~0_combout  & ( (\datapathUnit|regFile|rd2[5]~9_combout ) # (\datapathUnit|regFile|rd2[5]~8_combout ) ) ) ) # ( !\WideOr73~0_combout  & ( !\WideOr18~0_combout  & ( \datapathUnit|pcregUnit|q [5] 
// ) ) )

	.dataa(!\datapathUnit|regFile|rd2[5]~8_combout ),
	.datab(!\datapathUnit|pcregUnit|q [5]),
	.datac(gnd),
	.datad(!\datapathUnit|regFile|rd2[5]~9_combout ),
	.datae(!\WideOr73~0_combout ),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[5]~3 .extended_lut = "off";
defparam \address[5]~3 .lut_mask = 64'h333355FF00000000;
defparam \address[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N56
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[6]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [21]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[21] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N12
cyclonev_lcell_comb \datapathUnit|regFile|rd2[6]~11 (
// Equation(s):
// \datapathUnit|regFile|rd2[6]~11_combout  = ( \datapathUnit|regFile|WideOr1~combout  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [21] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [22]) # ((\datapathUnit|regFile|RAM~4_combout  & 
// \datapathUnit|regFile|RAM~5_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [21]),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [22]),
	.datad(!\datapathUnit|regFile|RAM~5_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[6]~11 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[6]~11 .lut_mask = 64'h0000000050515051;
defparam \datapathUnit|regFile|rd2[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N42
cyclonev_lcell_comb \datapathUnit|regFile|rd2[6]~10 (
// Equation(s):
// \datapathUnit|regFile|rd2[6]~10_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a6  & ( (\datapathUnit|regFile|WideOr1~combout  & (\datapathUnit|regFile|RAM_rtl_1_bypass [22] & ((!\datapathUnit|regFile|RAM~5_combout ) # 
// (!\datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|WideOr1~combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [22]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[6]~10 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[6]~10 .lut_mask = 64'h00000000000E000E;
defparam \datapathUnit|regFile|rd2[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N36
cyclonev_lcell_comb \address[6]~4 (
// Equation(s):
// \address[6]~4_combout  = ( \WideOr73~0_combout  & ( !\WideOr18~0_combout  & ( (\datapathUnit|regFile|rd2[6]~10_combout ) # (\datapathUnit|regFile|rd2[6]~11_combout ) ) ) ) # ( !\WideOr73~0_combout  & ( !\WideOr18~0_combout  & ( \datapathUnit|pcregUnit|q 
// [6] ) ) )

	.dataa(!\datapathUnit|regFile|rd2[6]~11_combout ),
	.datab(!\datapathUnit|pcregUnit|q [6]),
	.datac(!\datapathUnit|regFile|rd2[6]~10_combout ),
	.datad(gnd),
	.datae(!\WideOr73~0_combout ),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[6]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[6]~4 .extended_lut = "off";
defparam \address[6]~4 .lut_mask = 64'h33335F5F00000000;
defparam \address[6]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N31
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[24]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[24]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N6
cyclonev_lcell_comb \datapathUnit|regFile|rd2[7]~12 (
// Equation(s):
// \datapathUnit|regFile|rd2[7]~12_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a7  & ( (\datapathUnit|regFile|WideOr1~combout  & (\datapathUnit|regFile|RAM_rtl_1_bypass[24]~DUPLICATE_q  & ((!\datapathUnit|regFile|RAM~5_combout ) # 
// (!\datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|WideOr1~combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass[24]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[7]~12 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[7]~12 .lut_mask = 64'h00000000000E000E;
defparam \datapathUnit|regFile|rd2[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N27
cyclonev_lcell_comb \address[7]~5 (
// Equation(s):
// \address[7]~5_combout  = ( \datapathUnit|pcregUnit|q [7] & ( \datapathUnit|regFile|rd2[7]~12_combout  & ( !\WideOr18~0_combout  ) ) ) # ( !\datapathUnit|pcregUnit|q [7] & ( \datapathUnit|regFile|rd2[7]~12_combout  & ( (!\WideOr18~0_combout  & 
// \WideOr73~0_combout ) ) ) ) # ( \datapathUnit|pcregUnit|q [7] & ( !\datapathUnit|regFile|rd2[7]~12_combout  & ( (!\WideOr18~0_combout  & ((!\WideOr73~0_combout ) # (\datapathUnit|regFile|rd2[7]~13_combout ))) ) ) ) # ( !\datapathUnit|pcregUnit|q [7] & ( 
// !\datapathUnit|regFile|rd2[7]~12_combout  & ( (!\WideOr18~0_combout  & (\WideOr73~0_combout  & \datapathUnit|regFile|rd2[7]~13_combout )) ) ) )

	.dataa(gnd),
	.datab(!\WideOr18~0_combout ),
	.datac(!\WideOr73~0_combout ),
	.datad(!\datapathUnit|regFile|rd2[7]~13_combout ),
	.datae(!\datapathUnit|pcregUnit|q [7]),
	.dataf(!\datapathUnit|regFile|rd2[7]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[7]~5 .extended_lut = "off";
defparam \address[7]~5 .lut_mask = 64'h000CC0CC0C0CCCCC;
defparam \address[7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N33
cyclonev_lcell_comb \address[8]~6 (
// Equation(s):
// \address[8]~6_combout  = ( \datapathUnit|regFile|RAM~6_combout  & ( (!\WideOr18~0_combout  & ((!\WideOr73~0_combout  & ((\datapathUnit|pcregUnit|q [8]))) # (\WideOr73~0_combout  & (\datapathUnit|regFile|WideOr1~combout )))) ) ) # ( 
// !\datapathUnit|regFile|RAM~6_combout  & ( (!\WideOr18~0_combout  & (!\WideOr73~0_combout  & \datapathUnit|pcregUnit|q [8])) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\datapathUnit|regFile|WideOr1~combout ),
	.datac(!\WideOr73~0_combout ),
	.datad(!\datapathUnit|pcregUnit|q [8]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[8]~6 .extended_lut = "off";
defparam \address[8]~6 .lut_mask = 64'h00A000A002A202A2;
defparam \address[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N21
cyclonev_lcell_comb \address[9]~7 (
// Equation(s):
// \address[9]~7_combout  = ( \datapathUnit|regFile|WideOr1~combout  & ( (!\WideOr18~0_combout  & ((!\WideOr73~0_combout  & ((\datapathUnit|pcregUnit|q [9]))) # (\WideOr73~0_combout  & (\datapathUnit|regFile|RAM~7_combout )))) ) ) # ( 
// !\datapathUnit|regFile|WideOr1~combout  & ( (!\WideOr18~0_combout  & (\datapathUnit|pcregUnit|q [9] & !\WideOr73~0_combout )) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\datapathUnit|regFile|RAM~7_combout ),
	.datac(!\datapathUnit|pcregUnit|q [9]),
	.datad(!\WideOr73~0_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[9]~7 .extended_lut = "off";
defparam \address[9]~7 .lut_mask = 64'h0A000A000A220A22;
defparam \address[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N39
cyclonev_lcell_comb \address[10]~8 (
// Equation(s):
// \address[10]~8_combout  = ( \datapathUnit|pcregUnit|q [10] & ( (!\WideOr18~0_combout  & ((!\WideOr73~0_combout ) # ((\datapathUnit|regFile|WideOr1~combout  & \datapathUnit|regFile|RAM~8_combout )))) ) ) # ( !\datapathUnit|pcregUnit|q [10] & ( 
// (!\WideOr18~0_combout  & (\WideOr73~0_combout  & (\datapathUnit|regFile|WideOr1~combout  & \datapathUnit|regFile|RAM~8_combout ))) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\WideOr73~0_combout ),
	.datac(!\datapathUnit|regFile|WideOr1~combout ),
	.datad(!\datapathUnit|regFile|RAM~8_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|pcregUnit|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[10]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[10]~8 .extended_lut = "off";
defparam \address[10]~8 .lut_mask = 64'h00020002888A888A;
defparam \address[10]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N51
cyclonev_lcell_comb \address[11]~9 (
// Equation(s):
// \address[11]~9_combout  = ( !\WideOr18~0_combout  & ( (!\WideOr73~0_combout  & (((\datapathUnit|pcregUnit|q [11])))) # (\WideOr73~0_combout  & (\datapathUnit|regFile|RAM~9_combout  & (\datapathUnit|regFile|WideOr1~combout ))) ) )

	.dataa(!\datapathUnit|regFile|RAM~9_combout ),
	.datab(!\datapathUnit|regFile|WideOr1~combout ),
	.datac(!\datapathUnit|pcregUnit|q [11]),
	.datad(!\WideOr73~0_combout ),
	.datae(gnd),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[11]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[11]~9 .extended_lut = "off";
defparam \address[11]~9 .lut_mask = 64'h0F110F1100000000;
defparam \address[11]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N30
cyclonev_lcell_comb \address[12]~10 (
// Equation(s):
// \address[12]~10_combout  = ( \WideOr73~0_combout  & ( (!\WideOr18~0_combout  & (\datapathUnit|regFile|WideOr1~combout  & \datapathUnit|regFile|RAM~10_combout )) ) ) # ( !\WideOr73~0_combout  & ( (!\WideOr18~0_combout  & \datapathUnit|pcregUnit|q [12]) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\datapathUnit|regFile|WideOr1~combout ),
	.datac(!\datapathUnit|pcregUnit|q [12]),
	.datad(!\datapathUnit|regFile|RAM~10_combout ),
	.datae(gnd),
	.dataf(!\WideOr73~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[12]~10 .extended_lut = "off";
defparam \address[12]~10 .lut_mask = 64'h0A0A0A0A00220022;
defparam \address[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y8_N12
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~9_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y3_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~9_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~9_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~9_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N6
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout ) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & \RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout ) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout ))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .lut_mask = 64'h0A5F22220A5F7777;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~9_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y6_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~9_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y3_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~9_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[4]~9_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_first_bit_number = 4;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N48
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout  & ( (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N15
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout  & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N15
cyclonev_lcell_comb \memdata~0 (
// Equation(s):
// \memdata~0_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  ) # ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & ( 
// \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdata~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdata~0 .extended_lut = "off";
defparam \memdata~0 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \memdata~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N16
dffeas \datapathUnit|instrReg|q[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memdata~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|instrReg|q[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[4] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N0
cyclonev_lcell_comb \datapathUnit|src2mux|y[4]~4 (
// Equation(s):
// \datapathUnit|src2mux|y[4]~4_combout  = ( \datapathUnit|regFile|rd2[0]~14_combout  & ( \currentState.SUM2~q  & ( ((\datapathUnit|regFile|RAM_rtl_1_bypass [18] & \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a4 )) # 
// (\datapathUnit|regFile|rd2[4]~7_combout ) ) ) ) # ( !\datapathUnit|regFile|rd2[0]~14_combout  & ( \currentState.SUM2~q  & ( \datapathUnit|regFile|rd2[4]~7_combout  ) ) ) # ( \datapathUnit|regFile|rd2[0]~14_combout  & ( !\currentState.SUM2~q  & ( 
// \datapathUnit|instrReg|q [4] ) ) ) # ( !\datapathUnit|regFile|rd2[0]~14_combout  & ( !\currentState.SUM2~q  & ( \datapathUnit|instrReg|q [4] ) ) )

	.dataa(!\datapathUnit|instrReg|q [4]),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass [18]),
	.datac(!\datapathUnit|regFile|rd2[4]~7_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a4 ),
	.datae(!\datapathUnit|regFile|rd2[0]~14_combout ),
	.dataf(!\currentState.SUM2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src2mux|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src2mux|y[4]~4 .extended_lut = "off";
defparam \datapathUnit|src2mux|y[4]~4 .lut_mask = 64'h555555550F0F0F3F;
defparam \datapathUnit|src2mux|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N15
cyclonev_lcell_comb \datapathUnit|alu_unit|_~21 (
// Equation(s):
// \datapathUnit|alu_unit|_~21_sumout  = SUM(( !\datapathUnit|src1Mux|y[5]~5_combout  $ (!\datapathUnit|src2mux|y[5]~5_combout ) ) + ( \datapathUnit|alu_unit|_~19  ) + ( \datapathUnit|alu_unit|_~18  ))
// \datapathUnit|alu_unit|_~22  = CARRY(( !\datapathUnit|src1Mux|y[5]~5_combout  $ (!\datapathUnit|src2mux|y[5]~5_combout ) ) + ( \datapathUnit|alu_unit|_~19  ) + ( \datapathUnit|alu_unit|_~18  ))
// \datapathUnit|alu_unit|_~23  = SHARE((\datapathUnit|src1Mux|y[5]~5_combout  & \datapathUnit|src2mux|y[5]~5_combout ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapathUnit|src1Mux|y[5]~5_combout ),
	.datad(!\datapathUnit|src2mux|y[5]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~18 ),
	.sharein(\datapathUnit|alu_unit|_~19 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~21_sumout ),
	.cout(\datapathUnit|alu_unit|_~22 ),
	.shareout(\datapathUnit|alu_unit|_~23 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~21 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~21 .lut_mask = 64'h0000000F00000FF0;
defparam \datapathUnit|alu_unit|_~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N18
cyclonev_lcell_comb \datapathUnit|alu_unit|_~25 (
// Equation(s):
// \datapathUnit|alu_unit|_~25_sumout  = SUM(( !\datapathUnit|src2mux|y[6]~6_combout  $ (!\datapathUnit|src1Mux|y[6]~6_combout ) ) + ( \datapathUnit|alu_unit|_~23  ) + ( \datapathUnit|alu_unit|_~22  ))
// \datapathUnit|alu_unit|_~26  = CARRY(( !\datapathUnit|src2mux|y[6]~6_combout  $ (!\datapathUnit|src1Mux|y[6]~6_combout ) ) + ( \datapathUnit|alu_unit|_~23  ) + ( \datapathUnit|alu_unit|_~22  ))
// \datapathUnit|alu_unit|_~27  = SHARE((\datapathUnit|src2mux|y[6]~6_combout  & \datapathUnit|src1Mux|y[6]~6_combout ))

	.dataa(!\datapathUnit|src2mux|y[6]~6_combout ),
	.datab(gnd),
	.datac(!\datapathUnit|src1Mux|y[6]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~22 ),
	.sharein(\datapathUnit|alu_unit|_~23 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~25_sumout ),
	.cout(\datapathUnit|alu_unit|_~26 ),
	.shareout(\datapathUnit|alu_unit|_~27 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~25 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~25 .lut_mask = 64'h0000050500005A5A;
defparam \datapathUnit|alu_unit|_~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N21
cyclonev_lcell_comb \datapathUnit|alu_unit|_~29 (
// Equation(s):
// \datapathUnit|alu_unit|_~29_sumout  = SUM(( !\datapathUnit|src2mux|y[7]~7_combout  $ (!\datapathUnit|src1Mux|y[7]~7_combout ) ) + ( \datapathUnit|alu_unit|_~27  ) + ( \datapathUnit|alu_unit|_~26  ))
// \datapathUnit|alu_unit|_~30  = CARRY(( !\datapathUnit|src2mux|y[7]~7_combout  $ (!\datapathUnit|src1Mux|y[7]~7_combout ) ) + ( \datapathUnit|alu_unit|_~27  ) + ( \datapathUnit|alu_unit|_~26  ))
// \datapathUnit|alu_unit|_~31  = SHARE((\datapathUnit|src2mux|y[7]~7_combout  & \datapathUnit|src1Mux|y[7]~7_combout ))

	.dataa(gnd),
	.datab(!\datapathUnit|src2mux|y[7]~7_combout ),
	.datac(!\datapathUnit|src1Mux|y[7]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~26 ),
	.sharein(\datapathUnit|alu_unit|_~27 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~29_sumout ),
	.cout(\datapathUnit|alu_unit|_~30 ),
	.shareout(\datapathUnit|alu_unit|_~31 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~29 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~29 .lut_mask = 64'h0000030300003C3C;
defparam \datapathUnit|alu_unit|_~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N24
cyclonev_lcell_comb \datapathUnit|alu_unit|_~33 (
// Equation(s):
// \datapathUnit|alu_unit|_~33_sumout  = SUM(( !\datapathUnit|src1Mux|y[8]~8_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~6_combout )))) ) + ( \datapathUnit|alu_unit|_~31  ) + ( 
// \datapathUnit|alu_unit|_~30  ))
// \datapathUnit|alu_unit|_~34  = CARRY(( !\datapathUnit|src1Mux|y[8]~8_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~6_combout )))) ) + ( \datapathUnit|alu_unit|_~31  ) + ( 
// \datapathUnit|alu_unit|_~30  ))
// \datapathUnit|alu_unit|_~35  = SHARE((\datapathUnit|regFile|WideOr1~combout  & (\currentState.SUM2~q  & (\datapathUnit|src1Mux|y[8]~8_combout  & \datapathUnit|regFile|RAM~6_combout ))))

	.dataa(!\datapathUnit|regFile|WideOr1~combout ),
	.datab(!\currentState.SUM2~q ),
	.datac(!\datapathUnit|src1Mux|y[8]~8_combout ),
	.datad(!\datapathUnit|regFile|RAM~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~30 ),
	.sharein(\datapathUnit|alu_unit|_~31 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~33_sumout ),
	.cout(\datapathUnit|alu_unit|_~34 ),
	.shareout(\datapathUnit|alu_unit|_~35 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~33 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~33 .lut_mask = 64'h0000000100000F1E;
defparam \datapathUnit|alu_unit|_~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N27
cyclonev_lcell_comb \datapathUnit|alu_unit|_~37 (
// Equation(s):
// \datapathUnit|alu_unit|_~37_sumout  = SUM(( !\datapathUnit|src1Mux|y[9]~9_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~7_combout )))) ) + ( \datapathUnit|alu_unit|_~35  ) + ( 
// \datapathUnit|alu_unit|_~34  ))
// \datapathUnit|alu_unit|_~38  = CARRY(( !\datapathUnit|src1Mux|y[9]~9_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~7_combout )))) ) + ( \datapathUnit|alu_unit|_~35  ) + ( 
// \datapathUnit|alu_unit|_~34  ))
// \datapathUnit|alu_unit|_~39  = SHARE((\datapathUnit|regFile|WideOr1~combout  & (\currentState.SUM2~q  & (\datapathUnit|src1Mux|y[9]~9_combout  & \datapathUnit|regFile|RAM~7_combout ))))

	.dataa(!\datapathUnit|regFile|WideOr1~combout ),
	.datab(!\currentState.SUM2~q ),
	.datac(!\datapathUnit|src1Mux|y[9]~9_combout ),
	.datad(!\datapathUnit|regFile|RAM~7_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~34 ),
	.sharein(\datapathUnit|alu_unit|_~35 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~37_sumout ),
	.cout(\datapathUnit|alu_unit|_~38 ),
	.shareout(\datapathUnit|alu_unit|_~39 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~37 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~37 .lut_mask = 64'h0000000100000F1E;
defparam \datapathUnit|alu_unit|_~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N30
cyclonev_lcell_comb \datapathUnit|alu_unit|_~41 (
// Equation(s):
// \datapathUnit|alu_unit|_~41_sumout  = SUM(( !\datapathUnit|src1Mux|y[10]~10_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~8_combout )))) ) + ( \datapathUnit|alu_unit|_~39  ) + ( 
// \datapathUnit|alu_unit|_~38  ))
// \datapathUnit|alu_unit|_~42  = CARRY(( !\datapathUnit|src1Mux|y[10]~10_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~8_combout )))) ) + ( \datapathUnit|alu_unit|_~39  ) + ( 
// \datapathUnit|alu_unit|_~38  ))
// \datapathUnit|alu_unit|_~43  = SHARE((\datapathUnit|regFile|WideOr1~combout  & (\currentState.SUM2~q  & (\datapathUnit|src1Mux|y[10]~10_combout  & \datapathUnit|regFile|RAM~8_combout ))))

	.dataa(!\datapathUnit|regFile|WideOr1~combout ),
	.datab(!\currentState.SUM2~q ),
	.datac(!\datapathUnit|src1Mux|y[10]~10_combout ),
	.datad(!\datapathUnit|regFile|RAM~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~38 ),
	.sharein(\datapathUnit|alu_unit|_~39 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~41_sumout ),
	.cout(\datapathUnit|alu_unit|_~42 ),
	.shareout(\datapathUnit|alu_unit|_~43 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~41 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~41 .lut_mask = 64'h0000000100000F1E;
defparam \datapathUnit|alu_unit|_~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N33
cyclonev_lcell_comb \datapathUnit|alu_unit|_~45 (
// Equation(s):
// \datapathUnit|alu_unit|_~45_sumout  = SUM(( !\datapathUnit|src1Mux|y[11]~11_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~9_combout )))) ) + ( \datapathUnit|alu_unit|_~43  ) + ( 
// \datapathUnit|alu_unit|_~42  ))
// \datapathUnit|alu_unit|_~46  = CARRY(( !\datapathUnit|src1Mux|y[11]~11_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~9_combout )))) ) + ( \datapathUnit|alu_unit|_~43  ) + ( 
// \datapathUnit|alu_unit|_~42  ))
// \datapathUnit|alu_unit|_~47  = SHARE((\datapathUnit|regFile|WideOr1~combout  & (\currentState.SUM2~q  & (\datapathUnit|src1Mux|y[11]~11_combout  & \datapathUnit|regFile|RAM~9_combout ))))

	.dataa(!\datapathUnit|regFile|WideOr1~combout ),
	.datab(!\currentState.SUM2~q ),
	.datac(!\datapathUnit|src1Mux|y[11]~11_combout ),
	.datad(!\datapathUnit|regFile|RAM~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~42 ),
	.sharein(\datapathUnit|alu_unit|_~43 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~45_sumout ),
	.cout(\datapathUnit|alu_unit|_~46 ),
	.shareout(\datapathUnit|alu_unit|_~47 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~45 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~45 .lut_mask = 64'h0000000100000F1E;
defparam \datapathUnit|alu_unit|_~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N36
cyclonev_lcell_comb \datapathUnit|alu_unit|_~49 (
// Equation(s):
// \datapathUnit|alu_unit|_~49_sumout  = SUM(( !\datapathUnit|src1Mux|y[12]~12_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~10_combout )))) ) + ( \datapathUnit|alu_unit|_~47  ) + ( 
// \datapathUnit|alu_unit|_~46  ))
// \datapathUnit|alu_unit|_~50  = CARRY(( !\datapathUnit|src1Mux|y[12]~12_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~10_combout )))) ) + ( \datapathUnit|alu_unit|_~47  ) + ( 
// \datapathUnit|alu_unit|_~46  ))
// \datapathUnit|alu_unit|_~51  = SHARE((\datapathUnit|regFile|WideOr1~combout  & (\currentState.SUM2~q  & (\datapathUnit|regFile|RAM~10_combout  & \datapathUnit|src1Mux|y[12]~12_combout ))))

	.dataa(!\datapathUnit|regFile|WideOr1~combout ),
	.datab(!\currentState.SUM2~q ),
	.datac(!\datapathUnit|regFile|RAM~10_combout ),
	.datad(!\datapathUnit|src1Mux|y[12]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~46 ),
	.sharein(\datapathUnit|alu_unit|_~47 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~49_sumout ),
	.cout(\datapathUnit|alu_unit|_~50 ),
	.shareout(\datapathUnit|alu_unit|_~51 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~49 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~49 .lut_mask = 64'h00000001000001FE;
defparam \datapathUnit|alu_unit|_~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N39
cyclonev_lcell_comb \datapathUnit|alu_unit|_~53 (
// Equation(s):
// \datapathUnit|alu_unit|_~53_sumout  = SUM(( !\datapathUnit|src1Mux|y[13]~13_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~27_combout )))) ) + ( \datapathUnit|alu_unit|_~51  ) + ( 
// \datapathUnit|alu_unit|_~50  ))
// \datapathUnit|alu_unit|_~54  = CARRY(( !\datapathUnit|src1Mux|y[13]~13_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~27_combout )))) ) + ( \datapathUnit|alu_unit|_~51  ) + ( 
// \datapathUnit|alu_unit|_~50  ))
// \datapathUnit|alu_unit|_~55  = SHARE((\datapathUnit|regFile|WideOr1~combout  & (\currentState.SUM2~q  & (\datapathUnit|src1Mux|y[13]~13_combout  & \datapathUnit|regFile|RAM~27_combout ))))

	.dataa(!\datapathUnit|regFile|WideOr1~combout ),
	.datab(!\currentState.SUM2~q ),
	.datac(!\datapathUnit|src1Mux|y[13]~13_combout ),
	.datad(!\datapathUnit|regFile|RAM~27_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~50 ),
	.sharein(\datapathUnit|alu_unit|_~51 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~53_sumout ),
	.cout(\datapathUnit|alu_unit|_~54 ),
	.shareout(\datapathUnit|alu_unit|_~55 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~53 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~53 .lut_mask = 64'h0000000100000F1E;
defparam \datapathUnit|alu_unit|_~53 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y7_N41
dffeas \datapathUnit|resultReg|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[13] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y11_N24
cyclonev_lcell_comb \data_a[13]~12 (
// Equation(s):
// \data_a[13]~12_combout  = ( \datapathUnit|regFile|WideOr0~combout  & ( \datapathUnit|regFile|RAM~23_combout  & ( (!\WideOr18~0_combout  & ((\datapathUnit|resultReg|q [13]) # (\currentState.STORE2~q ))) ) ) ) # ( !\datapathUnit|regFile|WideOr0~combout  & ( 
// \datapathUnit|regFile|RAM~23_combout  & ( (!\currentState.STORE2~q  & (!\WideOr18~0_combout  & \datapathUnit|resultReg|q [13])) ) ) ) # ( \datapathUnit|regFile|WideOr0~combout  & ( !\datapathUnit|regFile|RAM~23_combout  & ( (!\currentState.STORE2~q  & 
// (!\WideOr18~0_combout  & \datapathUnit|resultReg|q [13])) ) ) ) # ( !\datapathUnit|regFile|WideOr0~combout  & ( !\datapathUnit|regFile|RAM~23_combout  & ( (!\currentState.STORE2~q  & (!\WideOr18~0_combout  & \datapathUnit|resultReg|q [13])) ) ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(!\WideOr18~0_combout ),
	.datac(!\datapathUnit|resultReg|q [13]),
	.datad(gnd),
	.datae(!\datapathUnit|regFile|WideOr0~combout ),
	.dataf(!\datapathUnit|regFile|RAM~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[13]~12 .extended_lut = "off";
defparam \data_a[13]~12 .lut_mask = 64'h0808080808084C4C;
defparam \data_a[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~12_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~12_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~12_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~12_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N57
cyclonev_lcell_comb \datapathUnit|updateReg|y[13]~20 (
// Equation(s):
// \datapathUnit|updateReg|y[13]~20_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout  & 
// ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout ))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout  & ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[13]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[13]~20 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[13]~20 .lut_mask = 64'h30053F0530F53FF5;
defparam \datapathUnit|updateReg|y[13]~20 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~12_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~12_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~12_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[13]~12_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_first_bit_number = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \datapathUnit|updateReg|y[13]~19 (
// Equation(s):
// \datapathUnit|updateReg|y[13]~19_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((\RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[13]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[13]~19 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[13]~19 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \datapathUnit|updateReg|y[13]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N12
cyclonev_lcell_comb \datapathUnit|updateReg|y[13]~21 (
// Equation(s):
// \datapathUnit|updateReg|y[13]~21_combout  = ( \datapathUnit|updateReg|y[13]~19_combout  & ( (!\currentState.SUM3~DUPLICATE_q  & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\datapathUnit|updateReg|y[13]~20_combout )))) # 
// (\currentState.SUM3~DUPLICATE_q  & (\datapathUnit|resultReg|q [13])) ) ) # ( !\datapathUnit|updateReg|y[13]~19_combout  & ( (!\currentState.SUM3~DUPLICATE_q  & (((\datapathUnit|updateReg|y[13]~20_combout  & 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\currentState.SUM3~DUPLICATE_q  & (\datapathUnit|resultReg|q [13])) ) )

	.dataa(!\datapathUnit|resultReg|q [13]),
	.datab(!\currentState.SUM3~DUPLICATE_q ),
	.datac(!\datapathUnit|updateReg|y[13]~20_combout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(gnd),
	.dataf(!\datapathUnit|updateReg|y[13]~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[13]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[13]~21 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[13]~21 .lut_mask = 64'h1D111D111DDD1DDD;
defparam \datapathUnit|updateReg|y[13]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N45
cyclonev_lcell_comb \datapathUnit|regFile|RAM~10 (
// Equation(s):
// \datapathUnit|regFile|RAM~10_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a12  & ( ((\datapathUnit|regFile|RAM_rtl_1_bypass [34] & ((!\datapathUnit|regFile|RAM~5_combout ) # (!\datapathUnit|regFile|RAM~4_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [33]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a12  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [33] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [34]) # ((\datapathUnit|regFile|RAM~5_combout 
//  & \datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [34]),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [33]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a12 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~10 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~10 .lut_mask = 64'h00F100F10EFF0EFF;
defparam \datapathUnit|regFile|RAM~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N38
dffeas \datapathUnit|resultReg|q[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[12] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N18
cyclonev_lcell_comb \data_a[12]~11 (
// Equation(s):
// \data_a[12]~11_combout  = ( \datapathUnit|regFile|RAM~22_combout  & ( !\WideOr18~0_combout  & ( (!\currentState.STORE2~q  & (\datapathUnit|resultReg|q [12])) # (\currentState.STORE2~q  & ((\datapathUnit|regFile|WideOr0~combout ))) ) ) ) # ( 
// !\datapathUnit|regFile|RAM~22_combout  & ( !\WideOr18~0_combout  & ( (\datapathUnit|resultReg|q [12] & !\currentState.STORE2~q ) ) ) )

	.dataa(!\datapathUnit|resultReg|q [12]),
	.datab(!\currentState.STORE2~q ),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(gnd),
	.datae(!\datapathUnit|regFile|RAM~22_combout ),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[12]~11 .extended_lut = "off";
defparam \data_a[12]~11 .lut_mask = 64'h4444474700000000;
defparam \data_a[12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y6_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~11_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y14_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~11_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y13_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~11_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~11_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X30_Y9_N12
cyclonev_lcell_comb \datapathUnit|updateReg|y[12]~17 (
// Equation(s):
// \datapathUnit|updateReg|y[12]~17_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a 
// [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ))))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[12]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[12]~17 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[12]~17 .lut_mask = 64'h202A252F707A757F;
defparam \datapathUnit|updateReg|y[12]~17 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y10_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~11_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~11_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~11_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y2_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[12]~11_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_first_bit_number = 12;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N42
cyclonev_lcell_comb \datapathUnit|updateReg|y[12]~16 (
// Equation(s):
// \datapathUnit|updateReg|y[12]~16_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a 
// [0]) # ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout  & ( 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[12]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[12]~16 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[12]~16 .lut_mask = 64'h0145236789CDABEF;
defparam \datapathUnit|updateReg|y[12]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N3
cyclonev_lcell_comb \datapathUnit|updateReg|y[12]~18 (
// Equation(s):
// \datapathUnit|updateReg|y[12]~18_combout  = ( \datapathUnit|updateReg|y[12]~16_combout  & ( (!\currentState.SUM3~DUPLICATE_q  & (((\datapathUnit|updateReg|y[12]~17_combout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]))) # 
// (\currentState.SUM3~DUPLICATE_q  & (((\datapathUnit|resultReg|q [12])))) ) ) # ( !\datapathUnit|updateReg|y[12]~16_combout  & ( (!\currentState.SUM3~DUPLICATE_q  & (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\datapathUnit|updateReg|y[12]~17_combout ))) # (\currentState.SUM3~DUPLICATE_q  & (((\datapathUnit|resultReg|q [12])))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\currentState.SUM3~DUPLICATE_q ),
	.datac(!\datapathUnit|updateReg|y[12]~17_combout ),
	.datad(!\datapathUnit|resultReg|q [12]),
	.datae(gnd),
	.dataf(!\datapathUnit|updateReg|y[12]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[12]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[12]~18 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[12]~18 .lut_mask = 64'h083B083B4C7F4C7F;
defparam \datapathUnit|updateReg|y[12]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N45
cyclonev_lcell_comb \datapathUnit|regFile|RAM~16 (
// Equation(s):
// \datapathUnit|regFile|RAM~16_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a2  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass [14] & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [13]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a2  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [13] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [14]) # ((\datapathUnit|regFile|RAM~1_combout  
// & \datapathUnit|regFile|RAM~0_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~1_combout ),
	.datab(!\datapathUnit|regFile|RAM~0_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass [14]),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [13]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~16 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~16 .lut_mask = 64'h00F100F10EFF0EFF;
defparam \datapathUnit|regFile|RAM~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N8
dffeas \datapathUnit|pcregUnit|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[2] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y10_N22
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[14]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N0
cyclonev_lcell_comb \datapathUnit|regFile|rd2[2]~2 (
// Equation(s):
// \datapathUnit|regFile|rd2[2]~2_combout  = ( \datapathUnit|regFile|WideOr1~combout  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass[14]~DUPLICATE_q  & (\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a2  & ((!\datapathUnit|regFile|RAM~5_combout ) # 
// (!\datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass[14]~DUPLICATE_q ),
	.datac(!\datapathUnit|regFile|RAM~4_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a2 ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[2]~2 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[2]~2 .lut_mask = 64'h0000000000320032;
defparam \datapathUnit|regFile|rd2[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N9
cyclonev_lcell_comb \address[2]~0 (
// Equation(s):
// \address[2]~0_combout  = ( \datapathUnit|regFile|rd2[2]~2_combout  & ( (!\WideOr18~0_combout  & ((\WideOr73~0_combout ) # (\datapathUnit|pcregUnit|q [2]))) ) ) # ( !\datapathUnit|regFile|rd2[2]~2_combout  & ( (!\WideOr18~0_combout  & 
// ((!\WideOr73~0_combout  & ((\datapathUnit|pcregUnit|q [2]))) # (\WideOr73~0_combout  & (\datapathUnit|regFile|rd2[2]~3_combout )))) ) )

	.dataa(!\datapathUnit|regFile|rd2[2]~3_combout ),
	.datab(!\datapathUnit|pcregUnit|q [2]),
	.datac(!\WideOr18~0_combout ),
	.datad(!\WideOr73~0_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|rd2[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[2]~0 .extended_lut = "off";
defparam \address[2]~0 .lut_mask = 64'h3050305030F030F0;
defparam \address[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~3_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y1_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~3_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y5_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~3_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~3_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N12
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout ))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N6
cyclonev_lcell_comb \datapathUnit|updateReg|y[10]~13 (
// Equation(s):
// \datapathUnit|updateReg|y[10]~13_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \datapathUnit|resultReg|q [10] & ( ((\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ) # 
// (\datapathUnit|updateReg|y[10]~12_combout )) # (\currentState.SUM3~q ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \datapathUnit|resultReg|q [10] & ( 
// ((\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ) # (\datapathUnit|updateReg|y[10]~12_combout )) # (\currentState.SUM3~q ) ) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\datapathUnit|resultReg|q [10] & ( (!\currentState.SUM3~q  & ((\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ) # (\datapathUnit|updateReg|y[10]~12_combout ))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\datapathUnit|resultReg|q [10] & ( (!\currentState.SUM3~q  & ((\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ) # (\datapathUnit|updateReg|y[10]~12_combout 
// ))) ) ) )

	.dataa(!\currentState.SUM3~q ),
	.datab(!\datapathUnit|updateReg|y[10]~12_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datad(!\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\datapathUnit|resultReg|q [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[10]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[10]~13 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[10]~13 .lut_mask = 64'h22AA2A2A77FF7F7F;
defparam \datapathUnit|updateReg|y[10]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N36
cyclonev_lcell_comb \datapathUnit|regFile|rd2[1]~1 (
// Equation(s):
// \datapathUnit|regFile|rd2[1]~1_combout  = ( \datapathUnit|regFile|RAM~5_combout  & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1  & ( (\datapathUnit|regFile|WideOr1~combout  & (((\datapathUnit|regFile|RAM_rtl_1_bypass [12] & 
// !\datapathUnit|regFile|RAM~4_combout )) # (\datapathUnit|regFile|RAM_rtl_1_bypass [11]))) ) ) ) # ( !\datapathUnit|regFile|RAM~5_combout  & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1  & ( (\datapathUnit|regFile|WideOr1~combout  & 
// ((\datapathUnit|regFile|RAM_rtl_1_bypass [11]) # (\datapathUnit|regFile|RAM_rtl_1_bypass [12]))) ) ) ) # ( \datapathUnit|regFile|RAM~5_combout  & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1  & ( (\datapathUnit|regFile|WideOr1~combout  & 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [11] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [12]) # (\datapathUnit|regFile|RAM~4_combout )))) ) ) ) # ( !\datapathUnit|regFile|RAM~5_combout  & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1  & 
// ( (!\datapathUnit|regFile|RAM_rtl_1_bypass [12] & (\datapathUnit|regFile|WideOr1~combout  & \datapathUnit|regFile|RAM_rtl_1_bypass [11])) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [12]),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|WideOr1~combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [11]),
	.datae(!\datapathUnit|regFile|RAM~5_combout ),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[1]~1 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[1]~1 .lut_mask = 64'h000A000B050F040F;
defparam \datapathUnit|regFile|rd2[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N0
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( !\WideOr73~0_combout  & ( (((\currentState.RAM_Instr1_1~q  & (!\currentState.RAM_Instr2_1~q  & \datapathUnit|pcregUnit|q [1]))) # (\currentState.RAM_Instr3_1~q )) # (\currentState.RAM_Instr4_1~q ) ) ) # ( \WideOr73~0_combout  & ( 
// (((\currentState.RAM_Instr1_1~q  & (!\currentState.RAM_Instr2_1~q  & \datapathUnit|regFile|rd2[1]~1_combout ))) # (\currentState.RAM_Instr3_1~q )) # (\currentState.RAM_Instr4_1~q ) ) )

	.dataa(!\currentState.RAM_Instr1_1~q ),
	.datab(!\currentState.RAM_Instr2_1~q ),
	.datac(!\datapathUnit|regFile|rd2[1]~1_combout ),
	.datad(!\currentState.RAM_Instr4_1~q ),
	.datae(!\WideOr73~0_combout ),
	.dataf(!\currentState.RAM_Instr3_1~q ),
	.datag(!\datapathUnit|pcregUnit|q [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "on";
defparam \Selector9~0 .lut_mask = 64'h04FF04FFFFFFFFFF;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y2_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~2_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y7_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~2_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y10_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~2_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~2_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N36
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout )) ) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (\RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout  & \RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout )) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 .lut_mask = 64'h03F3050503F3F5F5;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N27
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\switches[1]~input_o  & \currentState.RaBITS~q )

	.dataa(!\switches[1]~input_o ),
	.datab(gnd),
	.datac(!\currentState.RaBITS~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h0505050505050505;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N39
cyclonev_lcell_comb \Ra[1] (
// Equation(s):
// Ra[1] = ( Ra[1] & ( (!\WideOr42~0_combout ) # (\Selector5~0_combout ) ) ) # ( !Ra[1] & ( (\Selector5~0_combout  & \WideOr42~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector5~0_combout ),
	.datac(gnd),
	.datad(!\WideOr42~0_combout ),
	.datae(gnd),
	.dataf(!Ra[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Ra[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ra[1] .extended_lut = "off";
defparam \Ra[1] .lut_mask = 64'h00330033FF33FF33;
defparam \Ra[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N51
cyclonev_lcell_comb \datapathUnit|updateReg|y[9]~10 (
// Equation(s):
// \datapathUnit|updateReg|y[9]~10_combout  = ( \currentState.SUM1~q  & ( Ra[1] ) ) # ( !\currentState.SUM1~q  & ( Ra[1] & ( ((\currentState.STORE1~q ) # (\currentState.LOAD3~q )) # (\currentState.LOAD1~q ) ) ) )

	.dataa(!\currentState.LOAD1~q ),
	.datab(!\currentState.LOAD3~q ),
	.datac(gnd),
	.datad(!\currentState.STORE1~q ),
	.datae(!\currentState.SUM1~q ),
	.dataf(!Ra[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[9]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[9]~10 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[9]~10 .lut_mask = 64'h0000000077FFFFFF;
defparam \datapathUnit|updateReg|y[9]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N21
cyclonev_lcell_comb \datapathUnit|updateReg|y[9]~11 (
// Equation(s):
// \datapathUnit|updateReg|y[9]~11_combout  = ( \datapathUnit|resultReg|q [9] & ( \datapathUnit|updateReg|y[9]~10_combout  ) ) # ( !\datapathUnit|resultReg|q [9] & ( \datapathUnit|updateReg|y[9]~10_combout  & ( !\currentState.SUM3~q  ) ) ) # ( 
// \datapathUnit|resultReg|q [9] & ( !\datapathUnit|updateReg|y[9]~10_combout  & ( ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ))) # (\currentState.SUM3~q ) ) ) ) # ( !\datapathUnit|resultReg|q [9] & ( 
// !\datapathUnit|updateReg|y[9]~10_combout  & ( (!\currentState.SUM3~q  & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\currentState.SUM3~q ),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datad(!\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ),
	.datae(!\datapathUnit|resultReg|q [9]),
	.dataf(!\datapathUnit|updateReg|y[9]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[9]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[9]~11 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[9]~11 .lut_mask = 64'h048C37BFCCCCFFFF;
defparam \datapathUnit|updateReg|y[9]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N3
cyclonev_lcell_comb \datapathUnit|src2mux|y[7]~7 (
// Equation(s):
// \datapathUnit|src2mux|y[7]~7_combout  = ( \datapathUnit|regFile|rd2[0]~14_combout  & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a7  & ( (!\currentState.SUM2~q  & (((\datapathUnit|instrReg|q [7])))) # (\currentState.SUM2~q  & 
// (((\datapathUnit|regFile|rd2[7]~13_combout )) # (\datapathUnit|regFile|RAM_rtl_1_bypass [24]))) ) ) ) # ( !\datapathUnit|regFile|rd2[0]~14_combout  & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a7  & ( (!\currentState.SUM2~q  & 
// ((\datapathUnit|instrReg|q [7]))) # (\currentState.SUM2~q  & (\datapathUnit|regFile|rd2[7]~13_combout )) ) ) ) # ( \datapathUnit|regFile|rd2[0]~14_combout  & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a7  & ( (!\currentState.SUM2~q  & 
// ((\datapathUnit|instrReg|q [7]))) # (\currentState.SUM2~q  & (\datapathUnit|regFile|rd2[7]~13_combout )) ) ) ) # ( !\datapathUnit|regFile|rd2[0]~14_combout  & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a7  & ( (!\currentState.SUM2~q  & 
// ((\datapathUnit|instrReg|q [7]))) # (\currentState.SUM2~q  & (\datapathUnit|regFile|rd2[7]~13_combout )) ) ) )

	.dataa(!\currentState.SUM2~q ),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass [24]),
	.datac(!\datapathUnit|regFile|rd2[7]~13_combout ),
	.datad(!\datapathUnit|instrReg|q [7]),
	.datae(!\datapathUnit|regFile|rd2[0]~14_combout ),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a7 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src2mux|y[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src2mux|y[7]~7 .extended_lut = "off";
defparam \datapathUnit|src2mux|y[7]~7 .lut_mask = 64'h05AF05AF05AF15BF;
defparam \datapathUnit|src2mux|y[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N23
dffeas \datapathUnit|resultReg|q[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[7] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N54
cyclonev_lcell_comb \data_a[7]~10 (
// Equation(s):
// \data_a[7]~10_combout  = ( \datapathUnit|regFile|RAM~21_combout  & ( (!\WideOr18~0_combout  & ((!\currentState.STORE2~q  & ((\datapathUnit|resultReg|q [7]))) # (\currentState.STORE2~q  & (\datapathUnit|regFile|WideOr0~combout )))) ) ) # ( 
// !\datapathUnit|regFile|RAM~21_combout  & ( (!\currentState.STORE2~q  & (!\WideOr18~0_combout  & \datapathUnit|resultReg|q [7])) ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(!\datapathUnit|regFile|WideOr0~combout ),
	.datac(!\WideOr18~0_combout ),
	.datad(!\datapathUnit|resultReg|q [7]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[7]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[7]~10 .extended_lut = "off";
defparam \data_a[7]~10 .lut_mask = 64'h00A000A010B010B0;
defparam \data_a[7]~10 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~10_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~10_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~10_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y12_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~10_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y12_N39
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout ) ) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout  & ( (\RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout  & \RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .lut_mask = 64'h0505303FF5F5303F;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~10_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~10_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~10_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y6_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[7]~10_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N27
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout  & 
// ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout  & ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .lut_mask = 64'h0350035FF350F35F;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N48
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout  & ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout  & ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~1_combout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N0
cyclonev_lcell_comb \memdata~2 (
// Equation(s):
// \memdata~2_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  ) # ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  & ( 
// \RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w7_n0_mux_dataout~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memdata~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memdata~2 .extended_lut = "off";
defparam \memdata~2 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \memdata~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y11_N1
dffeas \datapathUnit|instrReg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\memdata~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|instrReg|q[7]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[6] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N30
cyclonev_lcell_comb \datapathUnit|src2mux|y[6]~6 (
// Equation(s):
// \datapathUnit|src2mux|y[6]~6_combout  = ( \datapathUnit|regFile|rd2[6]~11_combout  & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a6  & ( (\datapathUnit|instrReg|q [6]) # (\currentState.SUM2~q ) ) ) ) # ( 
// !\datapathUnit|regFile|rd2[6]~11_combout  & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a6  & ( (!\currentState.SUM2~q  & (((\datapathUnit|instrReg|q [6])))) # (\currentState.SUM2~q  & (\datapathUnit|regFile|rd2[0]~14_combout  & 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [22]))) ) ) ) # ( \datapathUnit|regFile|rd2[6]~11_combout  & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a6  & ( (\datapathUnit|instrReg|q [6]) # (\currentState.SUM2~q ) ) ) ) # ( 
// !\datapathUnit|regFile|rd2[6]~11_combout  & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a6  & ( (!\currentState.SUM2~q  & \datapathUnit|instrReg|q [6]) ) ) )

	.dataa(!\currentState.SUM2~q ),
	.datab(!\datapathUnit|regFile|rd2[0]~14_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [22]),
	.datad(!\datapathUnit|instrReg|q [6]),
	.datae(!\datapathUnit|regFile|rd2[6]~11_combout ),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a6 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src2mux|y[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src2mux|y[6]~6 .extended_lut = "off";
defparam \datapathUnit|src2mux|y[6]~6 .lut_mask = 64'h00AA55FF01AB55FF;
defparam \datapathUnit|src2mux|y[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N20
dffeas \datapathUnit|resultReg|q[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[6] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N0
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \datapathUnit|resultReg|q [6] & ( \datapathUnit|regFile|RAM~20_combout  & ( ((\Selector3~0_combout  & ((!\currentState.STORE2~q ) # (\datapathUnit|regFile|WideOr0~combout )))) # (\currentState.RAM_Instr4_1~q ) ) ) ) # ( 
// !\datapathUnit|resultReg|q [6] & ( \datapathUnit|regFile|RAM~20_combout  & ( ((\currentState.STORE2~q  & (\Selector3~0_combout  & \datapathUnit|regFile|WideOr0~combout ))) # (\currentState.RAM_Instr4_1~q ) ) ) ) # ( \datapathUnit|resultReg|q [6] & ( 
// !\datapathUnit|regFile|RAM~20_combout  & ( ((!\currentState.STORE2~q  & \Selector3~0_combout )) # (\currentState.RAM_Instr4_1~q ) ) ) ) # ( !\datapathUnit|resultReg|q [6] & ( !\datapathUnit|regFile|RAM~20_combout  & ( \currentState.RAM_Instr4_1~q  ) ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(!\Selector3~0_combout ),
	.datac(!\currentState.RAM_Instr4_1~q ),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(!\datapathUnit|resultReg|q [6]),
	.dataf(!\datapathUnit|regFile|RAM~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h0F0F2F2F0F1F2F3F;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector3~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y8_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector3~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y4_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector3~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y4_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector3~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N30
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout  & 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout  & (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y11_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector3~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y12_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector3~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector3~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y6_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector3~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N24
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (\RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout  & \RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout ))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .lut_mask = 64'h303F0505303FF5F5;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y11_N18
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  & ( 
// \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  ) ) # ( 
// \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout  & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .lut_mask = 64'h00003333FFFF3333;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N57
cyclonev_lcell_comb \datapathUnit|updateReg|y[5]~5 (
// Equation(s):
// \datapathUnit|updateReg|y[5]~5_combout  = ( \datapathUnit|resultReg|q [5] & ( (((!\WideOr73~0_combout  & \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )) # 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout )) # (\currentState.SUM3~q ) ) ) # ( !\datapathUnit|resultReg|q [5] & ( (!\currentState.SUM3~q  & (((!\WideOr73~0_combout  & 
// \RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout )) # (\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ))) ) )

	.dataa(!\WideOr73~0_combout ),
	.datab(!\currentState.SUM3~q ),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w6_n0_mux_dataout~2_combout ),
	.datad(!\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datae(!\datapathUnit|resultReg|q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[5]~5 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[5]~5 .lut_mask = 64'h08CC3BFF08CC3BFF;
defparam \datapathUnit|updateReg|y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N8
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[5]~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [19]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N6
cyclonev_lcell_comb \datapathUnit|regFile|RAM~18 (
// Equation(s):
// \datapathUnit|regFile|RAM~18_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a5  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass [20] & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [19]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a5  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [19] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [20]) # ((\datapathUnit|regFile|RAM~1_combout  
// & \datapathUnit|regFile|RAM~0_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~1_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass [20]),
	.datac(!\datapathUnit|regFile|RAM~0_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [19]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a5 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~18 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~18 .lut_mask = 64'h00CD00CD32FF32FF;
defparam \datapathUnit|regFile|RAM~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N17
dffeas \datapathUnit|pcregUnit|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[5] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N45
cyclonev_lcell_comb \datapathUnit|src1Mux|y[5]~5 (
// Equation(s):
// \datapathUnit|src1Mux|y[5]~5_combout  = ( \datapathUnit|regFile|RAM~18_combout  & ( \currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [5] ) ) ) # ( !\datapathUnit|regFile|RAM~18_combout  & ( \currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [5] ) ) 
// ) # ( \datapathUnit|regFile|RAM~18_combout  & ( !\currentState.LOAD2~q  & ( (!\currentState.SUM3~DUPLICATE_q  & ((!\currentState.LOAD4~q  & ((\datapathUnit|regFile|WideOr0~combout ))) # (\currentState.LOAD4~q  & (\datapathUnit|pcregUnit|q [5])))) # 
// (\currentState.SUM3~DUPLICATE_q  & (((\datapathUnit|pcregUnit|q [5])))) ) ) ) # ( !\datapathUnit|regFile|RAM~18_combout  & ( !\currentState.LOAD2~q  & ( (\datapathUnit|pcregUnit|q [5] & ((\currentState.LOAD4~q ) # (\currentState.SUM3~DUPLICATE_q ))) ) ) )

	.dataa(!\currentState.SUM3~DUPLICATE_q ),
	.datab(!\currentState.LOAD4~q ),
	.datac(!\datapathUnit|pcregUnit|q [5]),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(!\datapathUnit|regFile|RAM~18_combout ),
	.dataf(!\currentState.LOAD2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[5]~5 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[5]~5 .lut_mask = 64'h0707078F0F0F0F0F;
defparam \datapathUnit|src1Mux|y[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N17
dffeas \datapathUnit|resultReg|q[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[5] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y12_N15
cyclonev_lcell_comb \data_a[5]~8 (
// Equation(s):
// \data_a[5]~8_combout  = ( \datapathUnit|resultReg|q [5] & ( \datapathUnit|regFile|RAM~18_combout  & ( (!\WideOr18~0_combout  & ((!\currentState.STORE2~q ) # (\datapathUnit|regFile|WideOr0~combout ))) ) ) ) # ( !\datapathUnit|resultReg|q [5] & ( 
// \datapathUnit|regFile|RAM~18_combout  & ( (!\WideOr18~0_combout  & (\currentState.STORE2~q  & \datapathUnit|regFile|WideOr0~combout )) ) ) ) # ( \datapathUnit|resultReg|q [5] & ( !\datapathUnit|regFile|RAM~18_combout  & ( (!\WideOr18~0_combout  & 
// !\currentState.STORE2~q ) ) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\currentState.STORE2~q ),
	.datac(gnd),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(!\datapathUnit|resultReg|q [5]),
	.dataf(!\datapathUnit|regFile|RAM~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[5]~8 .extended_lut = "off";
defparam \data_a[5]~8 .lut_mask = 64'h00008888002288AA;
defparam \data_a[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~8_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~8_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~8_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~8_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y13_N0
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & \RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .lut_mask = 64'h272700AA272755FF;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~8_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~8_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~8_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[5]~8_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y13_N48
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout  & ( (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .lut_mask = 64'h030503F5F305F3F5;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N27
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout  & ( \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .lut_mask = 64'h0F0F00000F0FFFFF;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N3
cyclonev_lcell_comb \datapathUnit|updateReg|y[4]~4 (
// Equation(s):
// \datapathUnit|updateReg|y[4]~4_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [4]) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout  & ( (!\currentState.SUM3~q  & (\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout  & ((!\WideOr73~0_combout )))) # (\currentState.SUM3~q  & 
// (((\datapathUnit|resultReg|q [4])))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|mux4|l3_w5_n0_mux_dataout~2_combout ),
	.datab(!\currentState.SUM3~q ),
	.datac(!\datapathUnit|resultReg|q [4]),
	.datad(!\WideOr73~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w4_n0_mux_dataout~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[4]~4 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[4]~4 .lut_mask = 64'h47034703CFCFCFCF;
defparam \datapathUnit|updateReg|y[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N12
cyclonev_lcell_comb \datapathUnit|regFile|rd2[0]~0 (
// Equation(s):
// \datapathUnit|regFile|rd2[0]~0_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( \datapathUnit|regFile|WideOr1~combout  & ( ((\datapathUnit|regFile|RAM_rtl_1_bypass [10] & ((!\datapathUnit|regFile|RAM~5_combout ) # 
// (!\datapathUnit|regFile|RAM~4_combout )))) # (\datapathUnit|regFile|RAM_rtl_1_bypass [9]) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( \datapathUnit|regFile|WideOr1~combout  & ( 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [9] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [10]) # ((\datapathUnit|regFile|RAM~5_combout  & \datapathUnit|regFile|RAM~4_combout )))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass [9]),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [10]),
	.datad(!\datapathUnit|regFile|RAM~4_combout ),
	.datae(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[0]~0 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[0]~0 .lut_mask = 64'h0000000030313F3B;
defparam \datapathUnit|regFile|rd2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N12
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( !\WideOr73~0_combout  & ( (((\currentState.RAM_Instr1_1~q  & (\datapathUnit|pcregUnit|q [0] & !\currentState.RAM_Instr3_1~q ))) # (\currentState.RAM_Instr4_1~q )) # (\currentState.RAM_Instr2_1~q ) ) ) # ( \WideOr73~0_combout  & 
// ( (((\currentState.RAM_Instr1_1~q  & (\datapathUnit|regFile|rd2[0]~0_combout  & !\currentState.RAM_Instr3_1~q ))) # (\currentState.RAM_Instr4_1~q )) # (\currentState.RAM_Instr2_1~q ) ) )

	.dataa(!\currentState.RAM_Instr1_1~q ),
	.datab(!\currentState.RAM_Instr2_1~q ),
	.datac(!\datapathUnit|regFile|rd2[0]~0_combout ),
	.datad(!\currentState.RAM_Instr3_1~q ),
	.datae(!\WideOr73~0_combout ),
	.dataf(!\currentState.RAM_Instr4_1~q ),
	.datag(!\datapathUnit|pcregUnit|q [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "on";
defparam \Selector10~0 .lut_mask = 64'h37333733FFFFFFFF;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y4_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~5_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~5_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y2_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~5_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y4_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~5_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N48
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout  & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout )))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h470047CC473347FF;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y10_N48
cyclonev_lcell_comb \datapathUnit|instrReg|q~8 (
// Equation(s):
// \datapathUnit|instrReg|q~8_combout  = ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\reset~input_o  & ((!\WideOr73~0_combout  & (((\Selector37~1_combout )) # (\Selector37~0_combout ))) # (\WideOr73~0_combout  & 
// (((\datapathUnit|instrReg|q [1])))))) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\reset~input_o  & ((!\WideOr73~0_combout  & (((\Selector37~1_combout )) # 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ))) # (\WideOr73~0_combout  & (((\datapathUnit|instrReg|q [1])))))) ) )

	.dataa(!\WideOr73~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datad(!\datapathUnit|instrReg|q [1]),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\Selector37~1_combout ),
	.datag(!\Selector37~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~8 .extended_lut = "on";
defparam \datapathUnit|instrReg|q~8 .lut_mask = 64'h0213021322332233;
defparam \datapathUnit|instrReg|q~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N24
cyclonev_lcell_comb \datapathUnit|src2mux|y[2]~2 (
// Equation(s):
// \datapathUnit|src2mux|y[2]~2_combout  = ( \datapathUnit|regFile|RAM_rtl_1_bypass [14] & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a2  & ( (!\currentState.SUM2~q  & (\datapathUnit|instrReg|q [2])) # (\currentState.SUM2~q  & 
// (((\datapathUnit|regFile|rd2[2]~3_combout ) # (\datapathUnit|regFile|rd2[0]~14_combout )))) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1_bypass [14] & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a2  & ( (!\currentState.SUM2~q  & 
// (\datapathUnit|instrReg|q [2])) # (\currentState.SUM2~q  & ((\datapathUnit|regFile|rd2[2]~3_combout ))) ) ) ) # ( \datapathUnit|regFile|RAM_rtl_1_bypass [14] & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a2  & ( (!\currentState.SUM2~q  & 
// (\datapathUnit|instrReg|q [2])) # (\currentState.SUM2~q  & ((\datapathUnit|regFile|rd2[2]~3_combout ))) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1_bypass [14] & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a2  & ( (!\currentState.SUM2~q  & 
// (\datapathUnit|instrReg|q [2])) # (\currentState.SUM2~q  & ((\datapathUnit|regFile|rd2[2]~3_combout ))) ) ) )

	.dataa(!\datapathUnit|instrReg|q [2]),
	.datab(!\currentState.SUM2~q ),
	.datac(!\datapathUnit|regFile|rd2[0]~14_combout ),
	.datad(!\datapathUnit|regFile|rd2[2]~3_combout ),
	.datae(!\datapathUnit|regFile|RAM_rtl_1_bypass [14]),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a2 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src2mux|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src2mux|y[2]~2 .extended_lut = "off";
defparam \datapathUnit|src2mux|y[2]~2 .lut_mask = 64'h4477447744774777;
defparam \datapathUnit|src2mux|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N8
dffeas \datapathUnit|resultReg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[2] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N24
cyclonev_lcell_comb \data_a[2]~6 (
// Equation(s):
// \data_a[2]~6_combout  = ( \currentState.STORE2~q  & ( \WideOr18~0_combout  ) ) # ( !\currentState.STORE2~q  & ( \WideOr18~0_combout  ) ) # ( \currentState.STORE2~q  & ( !\WideOr18~0_combout  & ( (\datapathUnit|regFile|WideOr0~combout  & 
// \datapathUnit|regFile|RAM~16_combout ) ) ) ) # ( !\currentState.STORE2~q  & ( !\WideOr18~0_combout  & ( \datapathUnit|resultReg|q [2] ) ) )

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(gnd),
	.datac(!\datapathUnit|resultReg|q [2]),
	.datad(!\datapathUnit|regFile|RAM~16_combout ),
	.datae(!\currentState.STORE2~q ),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[2]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[2]~6 .extended_lut = "off";
defparam \data_a[2]~6 .lut_mask = 64'h0F0F0055FFFFFFFF;
defparam \data_a[2]~6 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~6_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y3_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~6_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y1_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~6_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~6_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N54
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout  & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout ))))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h270027AA275527FF;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N57
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \switches[2]~input_o  & ( \currentState.RbBits~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\switches[2]~input_o ),
	.dataf(!\currentState.RbBits~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h000000000000FFFF;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N57
cyclonev_lcell_comb \Rb[2] (
// Equation(s):
// Rb[2] = ( \Selector11~0_combout  & ( (Rb[2]) # (\WideOr43~0_combout ) ) ) # ( !\Selector11~0_combout  & ( (!\WideOr43~0_combout  & Rb[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr43~0_combout ),
	.datad(!Rb[2]),
	.datae(gnd),
	.dataf(!\Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rb[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rb[2] .extended_lut = "off";
defparam \Rb[2] .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Rb[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N48
cyclonev_lcell_comb \Selector36~1 (
// Equation(s):
// \Selector36~1_combout  = ( Rb[2] & ( (((\currentState.LOAD3~q ) # (\currentState.SUM1~q )) # (\currentState.LOAD1~q )) # (\currentState.STORE1~q ) ) ) # ( !Rb[2] & ( (!\currentState.SUM1~q  & (((\currentState.LOAD3~q ) # (\currentState.LOAD1~q )) # 
// (\currentState.STORE1~q ))) ) )

	.dataa(!\currentState.STORE1~q ),
	.datab(!\currentState.LOAD1~q ),
	.datac(!\currentState.SUM1~q ),
	.datad(!\currentState.LOAD3~q ),
	.datae(gnd),
	.dataf(!Rb[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~1 .extended_lut = "off";
defparam \Selector36~1 .lut_mask = 64'h70F070F07FFF7FFF;
defparam \Selector36~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N21
cyclonev_lcell_comb \datapathUnit|updateReg|y[2]~2 (
// Equation(s):
// \datapathUnit|updateReg|y[2]~2_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( \Selector36~1_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [2]) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( \Selector36~1_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [2]) ) ) ) # ( \RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout 
//  & ( !\Selector36~1_combout  & ( (!\currentState.SUM3~q  & (((\Selector36~0_combout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\currentState.SUM3~q  & (((\datapathUnit|resultReg|q [2])))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  & ( !\Selector36~1_combout  & ( (!\currentState.SUM3~q  & (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (\Selector36~0_combout ))) # (\currentState.SUM3~q  
// & (((\datapathUnit|resultReg|q [2])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\currentState.SUM3~q ),
	.datac(!\Selector36~0_combout ),
	.datad(!\datapathUnit|resultReg|q [2]),
	.datae(!\RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.dataf(!\Selector36~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[2]~2 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[2]~2 .lut_mask = 64'h083B4C7FCCFFCCFF;
defparam \datapathUnit|updateReg|y[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N6
cyclonev_lcell_comb \datapathUnit|regFile|RAM~15 (
// Equation(s):
// \datapathUnit|regFile|RAM~15_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass [11] & ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a1  ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass [11] & ( 
// \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a1  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass[12]~DUPLICATE_q  & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout ))) ) ) ) # ( 
// \datapathUnit|regFile|RAM_rtl_0_bypass [11] & ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a1  & ( (!\datapathUnit|regFile|RAM_rtl_0_bypass[12]~DUPLICATE_q ) # ((\datapathUnit|regFile|RAM~1_combout  & \datapathUnit|regFile|RAM~0_combout )) 
// ) ) )

	.dataa(!\datapathUnit|regFile|RAM~1_combout ),
	.datab(!\datapathUnit|regFile|RAM~0_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\datapathUnit|regFile|RAM_rtl_0_bypass [11]),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~15 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~15 .lut_mask = 64'h0000F1F10E0EFFFF;
defparam \datapathUnit|regFile|RAM~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N5
dffeas \datapathUnit|pcregUnit|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[1] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N0
cyclonev_lcell_comb \datapathUnit|src1Mux|y[1]~1 (
// Equation(s):
// \datapathUnit|src1Mux|y[1]~1_combout  = ( \currentState.SUM3~DUPLICATE_q  & ( \datapathUnit|regFile|RAM~15_combout  & ( \datapathUnit|pcregUnit|q [1] ) ) ) # ( !\currentState.SUM3~DUPLICATE_q  & ( \datapathUnit|regFile|RAM~15_combout  & ( 
// (!\currentState.LOAD2~q  & ((!\currentState.LOAD4~q  & (\datapathUnit|regFile|WideOr0~combout )) # (\currentState.LOAD4~q  & ((\datapathUnit|pcregUnit|q [1]))))) # (\currentState.LOAD2~q  & (((\datapathUnit|pcregUnit|q [1])))) ) ) ) # ( 
// \currentState.SUM3~DUPLICATE_q  & ( !\datapathUnit|regFile|RAM~15_combout  & ( \datapathUnit|pcregUnit|q [1] ) ) ) # ( !\currentState.SUM3~DUPLICATE_q  & ( !\datapathUnit|regFile|RAM~15_combout  & ( (\datapathUnit|pcregUnit|q [1] & ((\currentState.LOAD4~q 
// ) # (\currentState.LOAD2~q ))) ) ) )

	.dataa(!\currentState.LOAD2~q ),
	.datab(!\currentState.LOAD4~q ),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(!\datapathUnit|pcregUnit|q [1]),
	.datae(!\currentState.SUM3~DUPLICATE_q ),
	.dataf(!\datapathUnit|regFile|RAM~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[1]~1 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[1]~1 .lut_mask = 64'h007700FF087F00FF;
defparam \datapathUnit|src1Mux|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N5
dffeas \datapathUnit|resultReg|q[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[1] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N12
cyclonev_lcell_comb \data_a[1]~5 (
// Equation(s):
// \data_a[1]~5_combout  = ( \WideOr18~0_combout  ) # ( !\WideOr18~0_combout  & ( (!\currentState.STORE2~q  & (((\datapathUnit|resultReg|q [1])))) # (\currentState.STORE2~q  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~15_combout 
// )))) ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(!\datapathUnit|regFile|WideOr0~combout ),
	.datac(!\datapathUnit|resultReg|q [1]),
	.datad(!\datapathUnit|regFile|RAM~15_combout ),
	.datae(gnd),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[1]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[1]~5 .extended_lut = "off";
defparam \data_a[1]~5 .lut_mask = 64'h0A1B0A1BFFFFFFFF;
defparam \data_a[1]~5 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~5_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~5_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~5_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y8_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[1]~5_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N45
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout  & 
// ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout  & ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .lut_mask = 64'h03440377CF44CF77;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N27
cyclonev_lcell_comb \datapathUnit|updateReg|y[1]~1 (
// Equation(s):
// \datapathUnit|updateReg|y[1]~1_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \Selector37~1_combout  & ( (!\currentState.SUM3~DUPLICATE_q ) # (\datapathUnit|resultReg|q [1]) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( \Selector37~1_combout  & ( (!\currentState.SUM3~DUPLICATE_q ) # (\datapathUnit|resultReg|q [1]) ) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( 
// !\Selector37~1_combout  & ( (!\currentState.SUM3~DUPLICATE_q  & (\RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout )) # (\currentState.SUM3~DUPLICATE_q  & ((\datapathUnit|resultReg|q [1]))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( !\Selector37~1_combout  & ( (!\currentState.SUM3~DUPLICATE_q  & (\Selector37~0_combout )) # (\currentState.SUM3~DUPLICATE_q  & ((\datapathUnit|resultReg|q [1]))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|mux4|l3_w1_n0_mux_dataout~0_combout ),
	.datab(!\currentState.SUM3~DUPLICATE_q ),
	.datac(!\Selector37~0_combout ),
	.datad(!\datapathUnit|resultReg|q [1]),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\Selector37~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[1]~1 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[1]~1 .lut_mask = 64'h0C3F4477CCFFCCFF;
defparam \datapathUnit|updateReg|y[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N45
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[10]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[10]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[10]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[10]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N47
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N12
cyclonev_lcell_comb \datapathUnit|regFile|RAM~3 (
// Equation(s):
// \datapathUnit|regFile|RAM~3_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass [9] & ( \datapathUnit|regFile|RAM~1_combout  & ( ((!\datapathUnit|regFile|RAM_rtl_0_bypass [10]) # (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout )) 
// # (\datapathUnit|regFile|RAM~0_combout ) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass [9] & ( \datapathUnit|regFile|RAM~1_combout  & ( (!\datapathUnit|regFile|RAM~0_combout  & (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  
// & \datapathUnit|regFile|RAM_rtl_0_bypass [10])) ) ) ) # ( \datapathUnit|regFile|RAM_rtl_0_bypass [9] & ( !\datapathUnit|regFile|RAM~1_combout  & ( (!\datapathUnit|regFile|RAM_rtl_0_bypass [10]) # 
// (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass [9] & ( !\datapathUnit|regFile|RAM~1_combout  & ( (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout  & 
// \datapathUnit|regFile|RAM_rtl_0_bypass [10]) ) ) )

	.dataa(gnd),
	.datab(!\datapathUnit|regFile|RAM~0_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [10]),
	.datae(!\datapathUnit|regFile|RAM_rtl_0_bypass [9]),
	.dataf(!\datapathUnit|regFile|RAM~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~3 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~3 .lut_mask = 64'h000FFF0F000CFF3F;
defparam \datapathUnit|regFile|RAM~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N36
cyclonev_lcell_comb \data_a[0]~0 (
// Equation(s):
// \data_a[0]~0_combout  = ( \currentState.STORE2~q  & ( ((\datapathUnit|regFile|WideOr0~combout  & \datapathUnit|regFile|RAM~3_combout )) # (\WideOr18~0_combout ) ) ) # ( !\currentState.STORE2~q  & ( (\datapathUnit|resultReg|q [0]) # (\WideOr18~0_combout ) 
// ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\datapathUnit|regFile|WideOr0~combout ),
	.datac(!\datapathUnit|resultReg|q [0]),
	.datad(!\datapathUnit|regFile|RAM~3_combout ),
	.datae(gnd),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[0]~0 .extended_lut = "off";
defparam \data_a[0]~0 .lut_mask = 64'h5F5F5F5F55775577;
defparam \data_a[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y3_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~0_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~0_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~0_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y5_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~0_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N36
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout  & ( (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N26
dffeas \datapathUnit|instrReg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[0] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \switches[0]~input (
	.i(switches[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[0]~input_o ));
// synopsys translate_off
defparam \switches[0]~input .bus_hold = "false";
defparam \switches[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N42
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = (\currentState.RbBits~q  & \switches[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentState.RbBits~q ),
	.datad(!\switches[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h000F000F000F000F;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N51
cyclonev_lcell_comb \Rb[0] (
// Equation(s):
// Rb[0] = ( Rb[0] & ( (!\WideOr43~0_combout ) # (\Selector20~0_combout ) ) ) # ( !Rb[0] & ( (\Selector20~0_combout  & \WideOr43~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Selector20~0_combout ),
	.datad(!\WideOr43~0_combout ),
	.datae(gnd),
	.dataf(!Rb[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rb[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rb[0] .extended_lut = "off";
defparam \Rb[0] .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Rb[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N3
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( \currentState.LOAD3~q  & ( Rb[0] ) ) # ( !\currentState.LOAD3~q  & ( Rb[0] & ( ((\currentState.SUM1~q ) # (\currentState.STORE1~q )) # (\currentState.LOAD1~q ) ) ) ) # ( \currentState.LOAD3~q  & ( !Rb[0] & ( 
// !\currentState.SUM1~q  ) ) ) # ( !\currentState.LOAD3~q  & ( !Rb[0] & ( (!\currentState.SUM1~q  & ((\currentState.STORE1~q ) # (\currentState.LOAD1~q ))) ) ) )

	.dataa(gnd),
	.datab(!\currentState.LOAD1~q ),
	.datac(!\currentState.STORE1~q ),
	.datad(!\currentState.SUM1~q ),
	.datae(!\currentState.LOAD3~q ),
	.dataf(!Rb[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h3F00FF003FFFFFFF;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y2_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~0_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y1_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~0_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y5_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~0_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X5_Y4_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[0]~0_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N54
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout  & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout ))))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h270027AA275527FF;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N24
cyclonev_lcell_comb \datapathUnit|instrReg|q~12 (
// Equation(s):
// \datapathUnit|instrReg|q~12_combout  = ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\reset~input_o  & ((!\WideOr73~0_combout  & (((\Selector38~1_combout )) # (\Selector38~0_combout ))) # (\WideOr73~0_combout  & 
// (((\datapathUnit|instrReg|q [0])))))) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\reset~input_o  & ((!\WideOr73~0_combout  & (((\Selector38~1_combout )) # 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ))) # (\WideOr73~0_combout  & (((\datapathUnit|instrReg|q [0])))))) ) )

	.dataa(!\WideOr73~0_combout ),
	.datab(!\reset~input_o ),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datad(!\datapathUnit|instrReg|q [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\Selector38~1_combout ),
	.datag(!\Selector38~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~12 .extended_lut = "on";
defparam \datapathUnit|instrReg|q~12 .lut_mask = 64'h0213021322332233;
defparam \datapathUnit|instrReg|q~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N15
cyclonev_lcell_comb \datapathUnit|regFile|RAM~28 (
// Equation(s):
// \datapathUnit|regFile|RAM~28_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a14  & ( ((\datapathUnit|regFile|RAM_rtl_1_bypass [38] & ((!\datapathUnit|regFile|RAM~5_combout ) # (!\datapathUnit|regFile|RAM~4_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [37]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a14  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [37] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [38]) # ((\datapathUnit|regFile|RAM~5_combout 
//  & \datapathUnit|regFile|RAM~4_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~5_combout ),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [38]),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [37]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~28 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~28 .lut_mask = 64'h00F100F10EFF0EFF;
defparam \datapathUnit|regFile|RAM~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N9
cyclonev_lcell_comb \datapathUnit|src1Mux|y[14]~14 (
// Equation(s):
// \datapathUnit|src1Mux|y[14]~14_combout  = ( \currentState.LOAD4~q  & ( \currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [14] ) ) ) # ( !\currentState.LOAD4~q  & ( \currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [14] ) ) ) # ( 
// \currentState.LOAD4~q  & ( !\currentState.LOAD2~q  & ( \datapathUnit|pcregUnit|q [14] ) ) ) # ( !\currentState.LOAD4~q  & ( !\currentState.LOAD2~q  & ( (!\currentState.SUM3~DUPLICATE_q  & (\datapathUnit|regFile|RAM~24_combout  & 
// (\datapathUnit|regFile|WideOr0~combout ))) # (\currentState.SUM3~DUPLICATE_q  & (((\datapathUnit|pcregUnit|q [14])))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM~24_combout ),
	.datab(!\currentState.SUM3~DUPLICATE_q ),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(!\datapathUnit|pcregUnit|q [14]),
	.datae(!\currentState.LOAD4~q ),
	.dataf(!\currentState.LOAD2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[14]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[14]~14 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[14]~14 .lut_mask = 64'h043700FF00FF00FF;
defparam \datapathUnit|src1Mux|y[14]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N42
cyclonev_lcell_comb \datapathUnit|alu_unit|_~57 (
// Equation(s):
// \datapathUnit|alu_unit|_~57_sumout  = SUM(( !\datapathUnit|src1Mux|y[14]~14_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~28_combout )))) ) + ( \datapathUnit|alu_unit|_~55  ) + ( 
// \datapathUnit|alu_unit|_~54  ))
// \datapathUnit|alu_unit|_~58  = CARRY(( !\datapathUnit|src1Mux|y[14]~14_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~28_combout )))) ) + ( \datapathUnit|alu_unit|_~55  ) + ( 
// \datapathUnit|alu_unit|_~54  ))
// \datapathUnit|alu_unit|_~59  = SHARE((\datapathUnit|regFile|WideOr1~combout  & (\currentState.SUM2~q  & (\datapathUnit|regFile|RAM~28_combout  & \datapathUnit|src1Mux|y[14]~14_combout ))))

	.dataa(!\datapathUnit|regFile|WideOr1~combout ),
	.datab(!\currentState.SUM2~q ),
	.datac(!\datapathUnit|regFile|RAM~28_combout ),
	.datad(!\datapathUnit|src1Mux|y[14]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~54 ),
	.sharein(\datapathUnit|alu_unit|_~55 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~57_sumout ),
	.cout(\datapathUnit|alu_unit|_~58 ),
	.shareout(\datapathUnit|alu_unit|_~59 ));
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~57 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~57 .lut_mask = 64'h00000001000001FE;
defparam \datapathUnit|alu_unit|_~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y7_N44
dffeas \datapathUnit|resultReg|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[14] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y8_N48
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \currentState.RAM_Instr1_1~q  & ( (!\currentState.RAM_Instr2_1~q  & !\currentState.RAM_Instr4_1~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentState.RAM_Instr2_1~q ),
	.datad(!\currentState.RAM_Instr4_1~q ),
	.datae(gnd),
	.dataf(!\currentState.RAM_Instr1_1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h00000000F000F000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N24
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( \datapathUnit|regFile|RAM~24_combout  & ( \Selector0~0_combout  & ( (!\currentState.RAM_Instr3_1~q  & ((!\currentState.STORE2~q  & ((\datapathUnit|resultReg|q [14]))) # (\currentState.STORE2~q  & 
// (\datapathUnit|regFile|WideOr0~combout )))) ) ) ) # ( !\datapathUnit|regFile|RAM~24_combout  & ( \Selector0~0_combout  & ( (!\currentState.STORE2~q  & (!\currentState.RAM_Instr3_1~q  & \datapathUnit|resultReg|q [14])) ) ) ) # ( 
// \datapathUnit|regFile|RAM~24_combout  & ( !\Selector0~0_combout  ) ) # ( !\datapathUnit|regFile|RAM~24_combout  & ( !\Selector0~0_combout  ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(!\currentState.RAM_Instr3_1~q ),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(!\datapathUnit|resultReg|q [14]),
	.datae(!\datapathUnit|regFile|RAM~24_combout ),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'hFFFFFFFF0088048C;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y5_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector0~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector0~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector0~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector0~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N18
cyclonev_lcell_comb \datapathUnit|updateReg|y[14]~22 (
// Equation(s):
// \datapathUnit|updateReg|y[14]~22_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a 
// [1]) # ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout  & ( (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[14]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[14]~22 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[14]~22 .lut_mask = 64'h0123456789ABCDEF;
defparam \datapathUnit|updateReg|y[14]~22 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y4_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector0~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector0~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector0~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\Selector0~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N27
cyclonev_lcell_comb \datapathUnit|updateReg|y[14]~23 (
// Equation(s):
// \datapathUnit|updateReg|y[14]~23_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout  & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout  & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & \RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[14]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[14]~23 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[14]~23 .lut_mask = 64'h02520757A2F2A7F7;
defparam \datapathUnit|updateReg|y[14]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y9_N54
cyclonev_lcell_comb \datapathUnit|updateReg|y[14]~24 (
// Equation(s):
// \datapathUnit|updateReg|y[14]~24_combout  = ( \datapathUnit|updateReg|y[14]~23_combout  & ( \datapathUnit|resultReg|q [14] & ( ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]) # (\currentState.SUM3~DUPLICATE_q )) # 
// (\datapathUnit|updateReg|y[14]~22_combout ) ) ) ) # ( !\datapathUnit|updateReg|y[14]~23_combout  & ( \datapathUnit|resultReg|q [14] & ( ((\datapathUnit|updateReg|y[14]~22_combout  & \RAM|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\currentState.SUM3~DUPLICATE_q ) ) ) ) # ( \datapathUnit|updateReg|y[14]~23_combout  & ( !\datapathUnit|resultReg|q [14] & ( (!\currentState.SUM3~DUPLICATE_q  & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\datapathUnit|updateReg|y[14]~22_combout ))) ) ) ) # ( !\datapathUnit|updateReg|y[14]~23_combout  & ( !\datapathUnit|resultReg|q [14] & ( (\datapathUnit|updateReg|y[14]~22_combout  & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// !\currentState.SUM3~DUPLICATE_q )) ) ) )

	.dataa(!\datapathUnit|updateReg|y[14]~22_combout ),
	.datab(gnd),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\currentState.SUM3~DUPLICATE_q ),
	.datae(!\datapathUnit|updateReg|y[14]~23_combout ),
	.dataf(!\datapathUnit|resultReg|q [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[14]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[14]~24 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[14]~24 .lut_mask = 64'h0500F50005FFF5FF;
defparam \datapathUnit|updateReg|y[14]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N34
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[37] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[14]~24_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [37]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N33
cyclonev_lcell_comb \datapathUnit|regFile|RAM~24 (
// Equation(s):
// \datapathUnit|regFile|RAM~24_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a14  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass [38] & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [37]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a14  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [37] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [38]) # ((\datapathUnit|regFile|RAM~1_combout 
//  & \datapathUnit|regFile|RAM~0_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [38]),
	.datab(!\datapathUnit|regFile|RAM~1_combout ),
	.datac(!\datapathUnit|regFile|RAM~0_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [37]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a14 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~24 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~24 .lut_mask = 64'h00AB00AB54FF54FF;
defparam \datapathUnit|regFile|RAM~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N39
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~57 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~57_sumout  = SUM(( GND ) + ( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [13])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~23_combout )))) ) + ( 
// \datapathUnit|pc_ALU|Add0~50  ))
// \datapathUnit|pc_ALU|Add0~58  = CARRY(( GND ) + ( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [13])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~23_combout )))) ) + ( \datapathUnit|pc_ALU|Add0~50 
//  ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM~23_combout ),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~57_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~57 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~57 .lut_mask = 64'h0000F3E200000000;
defparam \datapathUnit|pc_ALU|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N42
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~61 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~61_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [14])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~24_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~58  ))
// \datapathUnit|pc_ALU|Add0~62  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [14])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~24_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~58 
//  ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [14]),
	.datad(!\datapathUnit|regFile|RAM~24_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~61_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~61 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~61 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N44
dffeas \datapathUnit|pcregUnit|q[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [14]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[14] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N54
cyclonev_lcell_comb \address[14]~13 (
// Equation(s):
// \address[14]~13_combout  = ( \datapathUnit|regFile|RAM~28_combout  & ( !\WideOr18~0_combout  & ( (!\WideOr73~0_combout  & ((\datapathUnit|pcregUnit|q [14]))) # (\WideOr73~0_combout  & (\datapathUnit|regFile|WideOr1~combout )) ) ) ) # ( 
// !\datapathUnit|regFile|RAM~28_combout  & ( !\WideOr18~0_combout  & ( (!\WideOr73~0_combout  & \datapathUnit|pcregUnit|q [14]) ) ) )

	.dataa(gnd),
	.datab(!\WideOr73~0_combout ),
	.datac(!\datapathUnit|regFile|WideOr1~combout ),
	.datad(!\datapathUnit|pcregUnit|q [14]),
	.datae(!\datapathUnit|regFile|RAM~28_combout ),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[14]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[14]~13 .extended_lut = "off";
defparam \address[14]~13 .lut_mask = 64'h00CC03CF00000000;
defparam \address[14]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N55
dffeas \RAM|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address[14]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y9_N44
dffeas \RAM|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \RAM|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~7_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~7_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~7_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y8_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~7_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N36
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]))) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y7_N12
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \switches[3]~input_o  & ( \currentState.RbBits~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\currentState.RbBits~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\switches[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N6
cyclonev_lcell_comb \Rb[3] (
// Equation(s):
// Rb[3] = ( Rb[3] & ( (!\WideOr43~0_combout ) # (\Selector8~0_combout ) ) ) # ( !Rb[3] & ( (\Selector8~0_combout  & \WideOr43~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Selector8~0_combout ),
	.datac(gnd),
	.datad(!\WideOr43~0_combout ),
	.datae(gnd),
	.dataf(!Rb[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Rb[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Rb[3] .extended_lut = "off";
defparam \Rb[3] .lut_mask = 64'h00330033FF33FF33;
defparam \Rb[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N6
cyclonev_lcell_comb \Selector35~1 (
// Equation(s):
// \Selector35~1_combout  = ( \currentState.SUM1~q  & ( Rb[3] ) ) # ( !\currentState.SUM1~q  & ( Rb[3] & ( ((\currentState.LOAD1~q ) # (\currentState.LOAD3~q )) # (\currentState.STORE1~q ) ) ) ) # ( !\currentState.SUM1~q  & ( !Rb[3] & ( 
// ((\currentState.LOAD1~q ) # (\currentState.LOAD3~q )) # (\currentState.STORE1~q ) ) ) )

	.dataa(!\currentState.STORE1~q ),
	.datab(!\currentState.LOAD3~q ),
	.datac(gnd),
	.datad(!\currentState.LOAD1~q ),
	.datae(!\currentState.SUM1~q ),
	.dataf(!Rb[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~1 .extended_lut = "off";
defparam \Selector35~1 .lut_mask = 64'h77FF000077FFFFFF;
defparam \Selector35~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N57
cyclonev_lcell_comb \datapathUnit|updateReg|y[3]~3 (
// Equation(s):
// \datapathUnit|updateReg|y[3]~3_combout  = ( \Selector35~0_combout  & ( \Selector35~1_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [3]) ) ) ) # ( !\Selector35~0_combout  & ( \Selector35~1_combout  & ( (!\currentState.SUM3~q ) # 
// (\datapathUnit|resultReg|q [3]) ) ) ) # ( \Selector35~0_combout  & ( !\Selector35~1_combout  & ( (!\currentState.SUM3~q  & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ))) # (\currentState.SUM3~q  & (((\datapathUnit|resultReg|q [3])))) ) ) ) # ( !\Selector35~0_combout  & ( !\Selector35~1_combout  & ( (!\currentState.SUM3~q  & 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (\currentState.SUM3~q  & (((\datapathUnit|resultReg|q [3])))) ) ) )

	.dataa(!\currentState.SUM3~q ),
	.datab(!\RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\datapathUnit|resultReg|q [3]),
	.datae(!\Selector35~0_combout ),
	.dataf(!\Selector35~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[3]~3 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[3]~3 .lut_mask = 64'h0257A2F7AAFFAAFF;
defparam \datapathUnit|updateReg|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N5
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[3]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[15] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N3
cyclonev_lcell_comb \datapathUnit|regFile|rd2[3]~5 (
// Equation(s):
// \datapathUnit|regFile|rd2[3]~5_combout  = ( \datapathUnit|regFile|RAM~5_combout  & ( (\datapathUnit|regFile|WideOr1~combout  & (\datapathUnit|regFile|RAM_rtl_1_bypass [15] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass[16]~DUPLICATE_q ) # 
// (\datapathUnit|regFile|RAM~4_combout )))) ) ) # ( !\datapathUnit|regFile|RAM~5_combout  & ( (!\datapathUnit|regFile|RAM_rtl_1_bypass[16]~DUPLICATE_q  & (\datapathUnit|regFile|WideOr1~combout  & \datapathUnit|regFile|RAM_rtl_1_bypass [15])) ) )

	.dataa(!\datapathUnit|regFile|RAM~4_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass[16]~DUPLICATE_q ),
	.datac(!\datapathUnit|regFile|WideOr1~combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [15]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[3]~5 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[3]~5 .lut_mask = 64'h000C000C000D000D;
defparam \datapathUnit|regFile|rd2[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N3
cyclonev_lcell_comb \datapathUnit|src2mux|y[3]~3 (
// Equation(s):
// \datapathUnit|src2mux|y[3]~3_combout  = ( \datapathUnit|regFile|rd2[3]~5_combout  & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a3  & ( (\datapathUnit|instrReg|q [3]) # (\currentState.SUM2~q ) ) ) ) # ( 
// !\datapathUnit|regFile|rd2[3]~5_combout  & ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a3  & ( (!\currentState.SUM2~q  & (((\datapathUnit|instrReg|q [3])))) # (\currentState.SUM2~q  & (\datapathUnit|regFile|RAM_rtl_1_bypass [16] & 
// ((\datapathUnit|regFile|rd2[0]~14_combout )))) ) ) ) # ( \datapathUnit|regFile|rd2[3]~5_combout  & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a3  & ( (\datapathUnit|instrReg|q [3]) # (\currentState.SUM2~q ) ) ) ) # ( 
// !\datapathUnit|regFile|rd2[3]~5_combout  & ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a3  & ( (!\currentState.SUM2~q  & \datapathUnit|instrReg|q [3]) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [16]),
	.datab(!\currentState.SUM2~q ),
	.datac(!\datapathUnit|instrReg|q [3]),
	.datad(!\datapathUnit|regFile|rd2[0]~14_combout ),
	.datae(!\datapathUnit|regFile|rd2[3]~5_combout ),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a3 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src2mux|y[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src2mux|y[3]~3 .extended_lut = "off";
defparam \datapathUnit|src2mux|y[3]~3 .lut_mask = 64'h0C0C3F3F0C1D3F3F;
defparam \datapathUnit|src2mux|y[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N11
dffeas \datapathUnit|resultReg|q[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[3] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N18
cyclonev_lcell_comb \data_a[3]~7 (
// Equation(s):
// \data_a[3]~7_combout  = ( \WideOr18~0_combout  ) # ( !\WideOr18~0_combout  & ( (!\currentState.STORE2~q  & (\datapathUnit|resultReg|q [3])) # (\currentState.STORE2~q  & (((\datapathUnit|regFile|RAM~17_combout  & \datapathUnit|regFile|WideOr0~combout )))) 
// ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(!\datapathUnit|resultReg|q [3]),
	.datac(!\datapathUnit|regFile|RAM~17_combout ),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[3]~7 .extended_lut = "off";
defparam \data_a[3]~7 .lut_mask = 64'h22272227FFFFFFFF;
defparam \data_a[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y12_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~7_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y8_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~7_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~7_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[3]~7_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N18
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout  & 
// ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout  & \RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout ))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout  & ( (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N12
cyclonev_lcell_comb \datapathUnit|instrReg|q~20 (
// Equation(s):
// \datapathUnit|instrReg|q~20_combout  = ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\reset~input_o  & ((!\WideOr73~0_combout  & (((\Selector35~1_combout ) # (\Selector35~0_combout )))) # (\WideOr73~0_combout  & 
// (\datapathUnit|instrReg|q [3])))) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\reset~input_o  & ((!\WideOr73~0_combout  & (((\Selector35~1_combout ) # 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout )))) # (\WideOr73~0_combout  & (\datapathUnit|instrReg|q [3])))) ) )

	.dataa(!\datapathUnit|instrReg|q [3]),
	.datab(!\WideOr73~0_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w3_n0_mux_dataout~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\Selector35~1_combout ),
	.datag(!\Selector35~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~20 .extended_lut = "on";
defparam \datapathUnit|instrReg|q~20 .lut_mask = 64'h001D001D00DD00DD;
defparam \datapathUnit|instrReg|q~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N29
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~20_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[8] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N58
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[6] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N27
cyclonev_lcell_comb \datapathUnit|regFile|RAM~5 (
// Equation(s):
// \datapathUnit|regFile|RAM~5_combout  = ( \datapathUnit|regFile|RAM_rtl_1_bypass [6] & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [5] & (!\datapathUnit|regFile|RAM_rtl_1_bypass [7] $ (\datapathUnit|regFile|RAM_rtl_1_bypass [8]))) ) ) # ( 
// !\datapathUnit|regFile|RAM_rtl_1_bypass [6] & ( (!\datapathUnit|regFile|RAM_rtl_1_bypass [5] & (!\datapathUnit|regFile|RAM_rtl_1_bypass [7] $ (\datapathUnit|regFile|RAM_rtl_1_bypass [8]))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [7]),
	.datab(gnd),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [5]),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [8]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1_bypass [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~5 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~5 .lut_mask = 64'hA050A0500A050A05;
defparam \datapathUnit|regFile|RAM~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N20
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[25] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N48
cyclonev_lcell_comb \datapathUnit|regFile|RAM~6 (
// Equation(s):
// \datapathUnit|regFile|RAM~6_combout  = ( \datapathUnit|regFile|RAM_rtl_1_bypass [25] & ( (!\datapathUnit|regFile|RAM_rtl_1_bypass [26]) # (((\datapathUnit|regFile|RAM~4_combout  & \datapathUnit|regFile|RAM~5_combout )) # 
// (\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a8 )) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1_bypass [25] & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [26] & (\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a8  & 
// ((!\datapathUnit|regFile|RAM~4_combout ) # (!\datapathUnit|regFile|RAM~5_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~4_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_1_bypass [26]),
	.datac(!\datapathUnit|regFile|RAM~5_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a8 ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1_bypass [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~6 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~6 .lut_mask = 64'h00320032CDFFCDFF;
defparam \datapathUnit|regFile|RAM~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N26
dffeas \datapathUnit|resultReg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[8] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N0
cyclonev_lcell_comb \data_a[8]~1 (
// Equation(s):
// \data_a[8]~1_combout  = ( \datapathUnit|regFile|RAM~11_combout  & ( (!\WideOr18~0_combout  & ((!\currentState.STORE2~q  & (\datapathUnit|resultReg|q [8])) # (\currentState.STORE2~q  & ((\datapathUnit|regFile|WideOr0~combout ))))) ) ) # ( 
// !\datapathUnit|regFile|RAM~11_combout  & ( (!\WideOr18~0_combout  & (!\currentState.STORE2~q  & \datapathUnit|resultReg|q [8])) ) )

	.dataa(!\WideOr18~0_combout ),
	.datab(!\currentState.STORE2~q ),
	.datac(!\datapathUnit|resultReg|q [8]),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[8]~1 .extended_lut = "off";
defparam \data_a[8]~1 .lut_mask = 64'h08080808082A082A;
defparam \data_a[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N3
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 .lut_mask = 64'h018923AB45CD67EF;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[8]~1_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_first_bit_number = 8;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N45
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout  & ( (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N6
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \currentState.RaBITS~q  & ( \switches[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\switches[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\currentState.RaBITS~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N12
cyclonev_lcell_comb \Ra[0] (
// Equation(s):
// Ra[0] = ( Ra[0] & ( (!\WideOr42~0_combout ) # (\Selector6~0_combout ) ) ) # ( !Ra[0] & ( (\Selector6~0_combout  & \WideOr42~0_combout ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\WideOr42~0_combout ),
	.datae(gnd),
	.dataf(!Ra[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(Ra[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ra[0] .extended_lut = "off";
defparam \Ra[0] .lut_mask = 64'h00550055FF55FF55;
defparam \Ra[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N9
cyclonev_lcell_comb \datapathUnit|updateReg|y[8]~8 (
// Equation(s):
// \datapathUnit|updateReg|y[8]~8_combout  = ( Ra[0] & ( (((\currentState.LOAD3~q ) # (\currentState.SUM1~q )) # (\currentState.LOAD1~q )) # (\currentState.STORE1~q ) ) )

	.dataa(!\currentState.STORE1~q ),
	.datab(!\currentState.LOAD1~q ),
	.datac(!\currentState.SUM1~q ),
	.datad(!\currentState.LOAD3~q ),
	.datae(gnd),
	.dataf(!Ra[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[8]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[8]~8 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[8]~8 .lut_mask = 64'h000000007FFF7FFF;
defparam \datapathUnit|updateReg|y[8]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N0
cyclonev_lcell_comb \datapathUnit|updateReg|y[8]~9 (
// Equation(s):
// \datapathUnit|updateReg|y[8]~9_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( \datapathUnit|updateReg|y[8]~8_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [8]) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( \datapathUnit|updateReg|y[8]~8_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [8]) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( !\datapathUnit|updateReg|y[8]~8_combout  & ( (!\currentState.SUM3~q  & (((\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\currentState.SUM3~q  & (\datapathUnit|resultReg|q [8])) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout  & ( 
// !\datapathUnit|updateReg|y[8]~8_combout  & ( (!\currentState.SUM3~q  & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout )))) # (\currentState.SUM3~q  & 
// (\datapathUnit|resultReg|q [8])) ) ) )

	.dataa(!\datapathUnit|resultReg|q [8]),
	.datab(!\currentState.SUM3~q ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.dataf(!\datapathUnit|updateReg|y[8]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[8]~9 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[8]~9 .lut_mask = 64'h11D11DDDDDDDDDDD;
defparam \datapathUnit|updateReg|y[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N2
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[8]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [25]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N0
cyclonev_lcell_comb \datapathUnit|regFile|RAM~11 (
// Equation(s):
// \datapathUnit|regFile|RAM~11_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a8  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass[26]~DUPLICATE_q  & ((!\datapathUnit|regFile|RAM~0_combout ) # (!\datapathUnit|regFile|RAM~1_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [25]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a8  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [25] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass[26]~DUPLICATE_q ) # 
// ((\datapathUnit|regFile|RAM~0_combout  & \datapathUnit|regFile|RAM~1_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~0_combout ),
	.datab(!\datapathUnit|regFile|RAM~1_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass[26]~DUPLICATE_q ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [25]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~11 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~11 .lut_mask = 64'h00F100F10EFF0EFF;
defparam \datapathUnit|regFile|RAM~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N24
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~33 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~33_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [8])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~11_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~30  ))
// \datapathUnit|pc_ALU|Add0~34  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [8])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~11_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~30  
// ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [8]),
	.datad(!\datapathUnit|regFile|RAM~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~33_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~33 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~33 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N26
dffeas \datapathUnit|pcregUnit|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[8] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N27
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~37 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~37_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [9])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~12_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~34  ))
// \datapathUnit|pc_ALU|Add0~38  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [9])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~12_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~34  
// ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [9]),
	.datad(!\datapathUnit|regFile|RAM~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~37_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~37 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~37 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N29
dffeas \datapathUnit|pcregUnit|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[9] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N30
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~41 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~41_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [10])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~13_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~38  ))
// \datapathUnit|pc_ALU|Add0~42  = CARRY(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [10])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~13_combout )))) ) + ( GND ) + ( \datapathUnit|pc_ALU|Add0~38 
//  ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [10]),
	.datad(!\datapathUnit|regFile|RAM~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~41_sumout ),
	.cout(\datapathUnit|pc_ALU|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~41 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~41 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N35
dffeas \datapathUnit|pcregUnit|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[11] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N57
cyclonev_lcell_comb \datapathUnit|src1Mux|y[11]~11 (
// Equation(s):
// \datapathUnit|src1Mux|y[11]~11_combout  = ( \datapathUnit|regFile|RAM~14_combout  & ( \datapathUnit|pcregUnit|q [11] & ( (((\datapathUnit|regFile|WideOr0~combout ) # (\currentState.LOAD2~q )) # (\currentState.LOAD4~q )) # (\currentState.SUM3~DUPLICATE_q ) 
// ) ) ) # ( !\datapathUnit|regFile|RAM~14_combout  & ( \datapathUnit|pcregUnit|q [11] & ( ((\currentState.LOAD2~q ) # (\currentState.LOAD4~q )) # (\currentState.SUM3~DUPLICATE_q ) ) ) ) # ( \datapathUnit|regFile|RAM~14_combout  & ( 
// !\datapathUnit|pcregUnit|q [11] & ( (!\currentState.SUM3~DUPLICATE_q  & (!\currentState.LOAD4~q  & (!\currentState.LOAD2~q  & \datapathUnit|regFile|WideOr0~combout ))) ) ) )

	.dataa(!\currentState.SUM3~DUPLICATE_q ),
	.datab(!\currentState.LOAD4~q ),
	.datac(!\currentState.LOAD2~q ),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(!\datapathUnit|regFile|RAM~14_combout ),
	.dataf(!\datapathUnit|pcregUnit|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[11]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[11]~11 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[11]~11 .lut_mask = 64'h000000807F7F7FFF;
defparam \datapathUnit|src1Mux|y[11]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N35
dffeas \datapathUnit|resultReg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[11] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~4_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y6_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~4_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y5_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~4_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y3_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~4_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N18
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout )))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout  & 
// ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout  & ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N27
cyclonev_lcell_comb \datapathUnit|updateReg|y[11]~14 (
// Equation(s):
// \datapathUnit|updateReg|y[11]~14_combout  = ( \currentState.LOAD1~q  & ( Ra[3] ) ) # ( !\currentState.LOAD1~q  & ( Ra[3] & ( ((\currentState.STORE1~q ) # (\currentState.LOAD3~q )) # (\currentState.SUM1~q ) ) ) )

	.dataa(!\currentState.SUM1~q ),
	.datab(gnd),
	.datac(!\currentState.LOAD3~q ),
	.datad(!\currentState.STORE1~q ),
	.datae(!\currentState.LOAD1~q ),
	.dataf(!Ra[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[11]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[11]~14 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[11]~14 .lut_mask = 64'h000000005FFFFFFF;
defparam \datapathUnit|updateReg|y[11]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N57
cyclonev_lcell_comb \datapathUnit|updateReg|y[11]~15 (
// Equation(s):
// \datapathUnit|updateReg|y[11]~15_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( \datapathUnit|updateReg|y[11]~14_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [11]) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( \datapathUnit|updateReg|y[11]~14_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [11]) ) ) ) # ( 
// \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( !\datapathUnit|updateReg|y[11]~14_combout  & ( (!\currentState.SUM3~q  & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ))) # (\currentState.SUM3~q  & (((\datapathUnit|resultReg|q [11])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( 
// !\datapathUnit|updateReg|y[11]~14_combout  & ( (!\currentState.SUM3~q  & (\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout  & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\currentState.SUM3~q  & 
// (((\datapathUnit|resultReg|q [11])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ),
	.datab(!\datapathUnit|resultReg|q [11]),
	.datac(!\currentState.SUM3~q ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.dataf(!\datapathUnit|updateReg|y[11]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[11]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[11]~15 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[11]~15 .lut_mask = 64'h530353F3F3F3F3F3;
defparam \datapathUnit|updateReg|y[11]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N53
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[31] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[11]~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [31]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N51
cyclonev_lcell_comb \datapathUnit|regFile|RAM~14 (
// Equation(s):
// \datapathUnit|regFile|RAM~14_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass [31] & ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a11  ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass [31] & ( 
// \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a11  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [32] & ((!\datapathUnit|regFile|RAM~0_combout ) # (!\datapathUnit|regFile|RAM~1_combout ))) ) ) ) # ( \datapathUnit|regFile|RAM_rtl_0_bypass [31] & ( 
// !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a11  & ( (!\datapathUnit|regFile|RAM_rtl_0_bypass [32]) # ((\datapathUnit|regFile|RAM~0_combout  & \datapathUnit|regFile|RAM~1_combout )) ) ) )

	.dataa(!\datapathUnit|regFile|RAM~0_combout ),
	.datab(gnd),
	.datac(!\datapathUnit|regFile|RAM~1_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [32]),
	.datae(!\datapathUnit|regFile|RAM_rtl_0_bypass [31]),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a11 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~14 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~14 .lut_mask = 64'h0000FF0500FAFFFF;
defparam \datapathUnit|regFile|RAM~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N27
cyclonev_lcell_comb \data_a[11]~4 (
// Equation(s):
// \data_a[11]~4_combout  = ( \datapathUnit|resultReg|q [11] & ( !\WideOr18~0_combout  & ( (!\currentState.STORE2~q ) # ((\datapathUnit|regFile|RAM~14_combout  & \datapathUnit|regFile|WideOr0~combout )) ) ) ) # ( !\datapathUnit|resultReg|q [11] & ( 
// !\WideOr18~0_combout  & ( (\currentState.STORE2~q  & (\datapathUnit|regFile|RAM~14_combout  & \datapathUnit|regFile|WideOr0~combout )) ) ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(gnd),
	.datac(!\datapathUnit|regFile|RAM~14_combout ),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(!\datapathUnit|resultReg|q [11]),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[11]~4 .extended_lut = "off";
defparam \data_a[11]~4 .lut_mask = 64'h0005AAAF00000000;
defparam \data_a[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~4_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~4_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y7_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~4_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[11]~4_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 11;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N15
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( \RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout )) ) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (\RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout  & \RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout )) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 .lut_mask = 64'h03F3050503F3F5F5;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N12
cyclonev_lcell_comb \datapathUnit|instrReg|q~5 (
// Equation(s):
// \datapathUnit|instrReg|q~5_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (!Ra[3] & 
// !\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout )) ) ) # ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout  & ( (!Ra[3] & 
// ((!\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]))) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!Ra[3]),
	.datac(gnd),
	.datad(!\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~1_combout ),
	.datae(!\RAM|altsyncram_component|auto_generated|mux4|l3_w11_n0_mux_dataout~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~5 .extended_lut = "off";
defparam \datapathUnit|instrReg|q~5 .lut_mask = 64'hCC448800CC448800;
defparam \datapathUnit|instrReg|q~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N21
cyclonev_lcell_comb \datapathUnit|instrReg|q~6 (
// Equation(s):
// \datapathUnit|instrReg|q~6_combout  = ( \datapathUnit|instrReg|q [11] & ( (\reset~input_o  & ((!\datapathUnit|instrReg|q~5_combout ) # (\WideOr73~0_combout ))) ) ) # ( !\datapathUnit|instrReg|q [11] & ( (\reset~input_o  & (!\WideOr73~0_combout  & 
// !\datapathUnit|instrReg|q~5_combout )) ) )

	.dataa(!\reset~input_o ),
	.datab(!\WideOr73~0_combout ),
	.datac(!\datapathUnit|instrReg|q~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapathUnit|instrReg|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~6 .extended_lut = "off";
defparam \datapathUnit|instrReg|q~6 .lut_mask = 64'h4040404051515151;
defparam \datapathUnit|instrReg|q~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N50
dffeas \datapathUnit|instrReg|q[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [11]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[11] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N5
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [7]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N53
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|instrReg|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [6]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N2
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N26
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [5]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N48
cyclonev_lcell_comb \datapathUnit|regFile|RAM~1 (
// Equation(s):
// \datapathUnit|regFile|RAM~1_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass [5] & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [6] & (!\datapathUnit|regFile|RAM_rtl_0_bypass [7] $ (\datapathUnit|regFile|RAM_rtl_0_bypass [8]))) ) ) # ( 
// !\datapathUnit|regFile|RAM_rtl_0_bypass [5] & ( (!\datapathUnit|regFile|RAM_rtl_0_bypass [6] & (!\datapathUnit|regFile|RAM_rtl_0_bypass [7] $ (\datapathUnit|regFile|RAM_rtl_0_bypass [8]))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [7]),
	.datab(gnd),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass [6]),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [8]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0_bypass [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~1 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~1 .lut_mask = 64'hA050A0500A050A05;
defparam \datapathUnit|regFile|RAM~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N33
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[28]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[28]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[28]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N35
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[28]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[28]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y9_N31
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[9]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [27]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N30
cyclonev_lcell_comb \datapathUnit|regFile|RAM~12 (
// Equation(s):
// \datapathUnit|regFile|RAM~12_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a9  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass[28]~DUPLICATE_q  & ((!\datapathUnit|regFile|RAM~0_combout ) # (!\datapathUnit|regFile|RAM~1_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [27]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a9  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [27] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass[28]~DUPLICATE_q ) # 
// ((\datapathUnit|regFile|RAM~0_combout  & \datapathUnit|regFile|RAM~1_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~0_combout ),
	.datab(!\datapathUnit|regFile|RAM~1_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass[28]~DUPLICATE_q ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [27]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a9 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~12 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~12 .lut_mask = 64'h00F100F10EFF0EFF;
defparam \datapathUnit|regFile|RAM~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N30
cyclonev_lcell_comb \datapathUnit|src1Mux|y[9]~9 (
// Equation(s):
// \datapathUnit|src1Mux|y[9]~9_combout  = ( \datapathUnit|pcregUnit|q [9] & ( \datapathUnit|regFile|WideOr0~combout  & ( (((\datapathUnit|regFile|RAM~12_combout ) # (\currentState.SUM3~DUPLICATE_q )) # (\currentState.LOAD2~q )) # (\currentState.LOAD4~q ) ) 
// ) ) # ( !\datapathUnit|pcregUnit|q [9] & ( \datapathUnit|regFile|WideOr0~combout  & ( (!\currentState.LOAD4~q  & (!\currentState.LOAD2~q  & (!\currentState.SUM3~DUPLICATE_q  & \datapathUnit|regFile|RAM~12_combout ))) ) ) ) # ( \datapathUnit|pcregUnit|q 
// [9] & ( !\datapathUnit|regFile|WideOr0~combout  & ( ((\currentState.SUM3~DUPLICATE_q ) # (\currentState.LOAD2~q )) # (\currentState.LOAD4~q ) ) ) )

	.dataa(!\currentState.LOAD4~q ),
	.datab(!\currentState.LOAD2~q ),
	.datac(!\currentState.SUM3~DUPLICATE_q ),
	.datad(!\datapathUnit|regFile|RAM~12_combout ),
	.datae(!\datapathUnit|pcregUnit|q [9]),
	.dataf(!\datapathUnit|regFile|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[9]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[9]~9 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[9]~9 .lut_mask = 64'h00007F7F00807FFF;
defparam \datapathUnit|src1Mux|y[9]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N29
dffeas \datapathUnit|resultReg|q[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[9] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N33
cyclonev_lcell_comb \data_a[9]~2 (
// Equation(s):
// \data_a[9]~2_combout  = ( \currentState.STORE2~q  & ( \datapathUnit|regFile|RAM~12_combout  & ( (\datapathUnit|regFile|WideOr0~combout  & !\WideOr18~0_combout ) ) ) ) # ( !\currentState.STORE2~q  & ( \datapathUnit|regFile|RAM~12_combout  & ( 
// (!\WideOr18~0_combout  & \datapathUnit|resultReg|q [9]) ) ) ) # ( !\currentState.STORE2~q  & ( !\datapathUnit|regFile|RAM~12_combout  & ( (!\WideOr18~0_combout  & \datapathUnit|resultReg|q [9]) ) ) )

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr18~0_combout ),
	.datac(!\datapathUnit|resultReg|q [9]),
	.datad(gnd),
	.datae(!\currentState.STORE2~q ),
	.dataf(!\datapathUnit|regFile|RAM~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[9]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[9]~2 .extended_lut = "off";
defparam \data_a[9]~2 .lut_mask = 64'h0C0C00000C0C4444;
defparam \data_a[9]~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~2_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~2_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y5_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~2_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X69_Y6_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[9]~2_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_first_bit_number = 9;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N30
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( 
// ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout )))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .lut_mask = 64'h0A225F220A775F77;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N6
cyclonev_lcell_comb \datapathUnit|instrReg|q~1 (
// Equation(s):
// \datapathUnit|instrReg|q~1_combout  = ( !Ra[1] & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout )) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(!\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~0_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w9_n0_mux_dataout~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Ra[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~1 .extended_lut = "off";
defparam \datapathUnit|instrReg|q~1 .lut_mask = 64'hE4E4E4E400000000;
defparam \datapathUnit|instrReg|q~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N36
cyclonev_lcell_comb \datapathUnit|instrReg|q~2 (
// Equation(s):
// \datapathUnit|instrReg|q~2_combout  = ( \datapathUnit|instrReg|q~1_combout  & ( (\datapathUnit|instrReg|q [9] & (\WideOr73~0_combout  & \reset~input_o )) ) ) # ( !\datapathUnit|instrReg|q~1_combout  & ( (\reset~input_o  & ((!\WideOr73~0_combout ) # 
// (\datapathUnit|instrReg|q [9]))) ) )

	.dataa(!\datapathUnit|instrReg|q [9]),
	.datab(gnd),
	.datac(!\WideOr73~0_combout ),
	.datad(!\reset~input_o ),
	.datae(gnd),
	.dataf(!\datapathUnit|instrReg|q~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~2 .extended_lut = "off";
defparam \datapathUnit|instrReg|q~2 .lut_mask = 64'h00F500F500050005;
defparam \datapathUnit|instrReg|q~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N17
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N29
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N41
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y9_N20
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N36
cyclonev_lcell_comb \datapathUnit|regFile|RAM~0 (
// Equation(s):
// \datapathUnit|regFile|RAM~0_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass [1] & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [0] & (\datapathUnit|regFile|RAM_rtl_0_bypass [2] & (!\datapathUnit|regFile|RAM_rtl_0_bypass [4] $ 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [3])))) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass [1] & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [0] & (!\datapathUnit|regFile|RAM_rtl_0_bypass [2] & (!\datapathUnit|regFile|RAM_rtl_0_bypass [4] $ 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [3])))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [0]),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass [4]),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass [3]),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [2]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0_bypass [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~0 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~0 .lut_mask = 64'h4100410000410041;
defparam \datapathUnit|regFile|RAM~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N43
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[29] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[10]~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [29]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N42
cyclonev_lcell_comb \datapathUnit|regFile|RAM~13 (
// Equation(s):
// \datapathUnit|regFile|RAM~13_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a10  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass [30] & ((!\datapathUnit|regFile|RAM~0_combout ) # (!\datapathUnit|regFile|RAM~1_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [29]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a10  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [29] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [30]) # ((\datapathUnit|regFile|RAM~0_combout 
//  & \datapathUnit|regFile|RAM~1_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [30]),
	.datab(!\datapathUnit|regFile|RAM~0_combout ),
	.datac(!\datapathUnit|regFile|RAM~1_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [29]),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a10 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~13 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~13 .lut_mask = 64'h00AB00AB54FF54FF;
defparam \datapathUnit|regFile|RAM~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N32
dffeas \datapathUnit|pcregUnit|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[10] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N18
cyclonev_lcell_comb \datapathUnit|src1Mux|y[10]~10 (
// Equation(s):
// \datapathUnit|src1Mux|y[10]~10_combout  = ( \datapathUnit|regFile|RAM~13_combout  & ( \datapathUnit|regFile|WideOr0~combout  & ( ((!\currentState.LOAD4~q  & (!\currentState.LOAD2~q  & !\currentState.SUM3~DUPLICATE_q ))) # (\datapathUnit|pcregUnit|q [10]) 
// ) ) ) # ( !\datapathUnit|regFile|RAM~13_combout  & ( \datapathUnit|regFile|WideOr0~combout  & ( (\datapathUnit|pcregUnit|q [10] & (((\currentState.SUM3~DUPLICATE_q ) # (\currentState.LOAD2~q )) # (\currentState.LOAD4~q ))) ) ) ) # ( 
// \datapathUnit|regFile|RAM~13_combout  & ( !\datapathUnit|regFile|WideOr0~combout  & ( (\datapathUnit|pcregUnit|q [10] & (((\currentState.SUM3~DUPLICATE_q ) # (\currentState.LOAD2~q )) # (\currentState.LOAD4~q ))) ) ) ) # ( 
// !\datapathUnit|regFile|RAM~13_combout  & ( !\datapathUnit|regFile|WideOr0~combout  & ( (\datapathUnit|pcregUnit|q [10] & (((\currentState.SUM3~DUPLICATE_q ) # (\currentState.LOAD2~q )) # (\currentState.LOAD4~q ))) ) ) )

	.dataa(!\currentState.LOAD4~q ),
	.datab(!\currentState.LOAD2~q ),
	.datac(!\currentState.SUM3~DUPLICATE_q ),
	.datad(!\datapathUnit|pcregUnit|q [10]),
	.datae(!\datapathUnit|regFile|RAM~13_combout ),
	.dataf(!\datapathUnit|regFile|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[10]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[10]~10 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[10]~10 .lut_mask = 64'h007F007F007F80FF;
defparam \datapathUnit|src1Mux|y[10]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N32
dffeas \datapathUnit|resultReg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[10] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N57
cyclonev_lcell_comb \data_a[10]~3 (
// Equation(s):
// \data_a[10]~3_combout  = ( \datapathUnit|regFile|WideOr0~combout  & ( \datapathUnit|regFile|RAM~13_combout  & ( (!\WideOr18~0_combout  & ((\datapathUnit|resultReg|q [10]) # (\currentState.STORE2~q ))) ) ) ) # ( !\datapathUnit|regFile|WideOr0~combout  & ( 
// \datapathUnit|regFile|RAM~13_combout  & ( (!\currentState.STORE2~q  & (\datapathUnit|resultReg|q [10] & !\WideOr18~0_combout )) ) ) ) # ( \datapathUnit|regFile|WideOr0~combout  & ( !\datapathUnit|regFile|RAM~13_combout  & ( (!\currentState.STORE2~q  & 
// (\datapathUnit|resultReg|q [10] & !\WideOr18~0_combout )) ) ) ) # ( !\datapathUnit|regFile|WideOr0~combout  & ( !\datapathUnit|regFile|RAM~13_combout  & ( (!\currentState.STORE2~q  & (\datapathUnit|resultReg|q [10] & !\WideOr18~0_combout )) ) ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(gnd),
	.datac(!\datapathUnit|resultReg|q [10]),
	.datad(!\WideOr18~0_combout ),
	.datae(!\datapathUnit|regFile|WideOr0~combout ),
	.dataf(!\datapathUnit|regFile|RAM~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[10]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[10]~3 .extended_lut = "off";
defparam \data_a[10]~3 .lut_mask = 64'h0A000A000A005F00;
defparam \data_a[10]~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y5_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~3_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~3_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y2_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~3_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[10]~3_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_first_bit_number = 10;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N54
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # (\RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # (\RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout  & 
// !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (\RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout  & ((\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout  & !\RAM|altsyncram_component|auto_generated|out_address_reg_a [0])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .lut_mask = 64'h0350F350035FF35F;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N51
cyclonev_lcell_comb \datapathUnit|instrReg|q~3 (
// Equation(s):
// \datapathUnit|instrReg|q~3_combout  = ( !Ra[2] & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ((!\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & (!\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout )) ) )

	.dataa(gnd),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~0_combout ),
	.datad(!\RAM|altsyncram_component|auto_generated|mux4|l3_w10_n0_mux_dataout~1_combout ),
	.datae(gnd),
	.dataf(!Ra[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~3 .extended_lut = "off";
defparam \datapathUnit|instrReg|q~3 .lut_mask = 64'hFC30FC3000000000;
defparam \datapathUnit|instrReg|q~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N54
cyclonev_lcell_comb \datapathUnit|instrReg|q~4 (
// Equation(s):
// \datapathUnit|instrReg|q~4_combout  = ( \WideOr73~0_combout  & ( (\reset~input_o  & \datapathUnit|instrReg|q [10]) ) ) # ( !\WideOr73~0_combout  & ( (\reset~input_o  & !\datapathUnit|instrReg|q~3_combout ) ) )

	.dataa(!\reset~input_o ),
	.datab(!\datapathUnit|instrReg|q~3_combout ),
	.datac(!\datapathUnit|instrReg|q [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr73~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~4 .extended_lut = "off";
defparam \datapathUnit|instrReg|q~4 .lut_mask = 64'h4444444405050505;
defparam \datapathUnit|instrReg|q~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N51
cyclonev_lcell_comb \datapathUnit|instrReg|q[10]~feeder (
// Equation(s):
// \datapathUnit|instrReg|q[10]~feeder_combout  = \datapathUnit|instrReg|q~4_combout 

	.dataa(gnd),
	.datab(!\datapathUnit|instrReg|q~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q[10]~feeder .extended_lut = "off";
defparam \datapathUnit|instrReg|q[10]~feeder .lut_mask = 64'h3333333333333333;
defparam \datapathUnit|instrReg|q[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N52
dffeas \datapathUnit|instrReg|q[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|instrReg|q[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [10]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[10] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N0
cyclonev_lcell_comb \datapathUnit|regFile|WideOr0 (
// Equation(s):
// \datapathUnit|regFile|WideOr0~combout  = ( \datapathUnit|instrReg|q [11] ) # ( !\datapathUnit|instrReg|q [11] & ( ((\datapathUnit|instrReg|q [9]) # (\datapathUnit|instrReg|q [8])) # (\datapathUnit|instrReg|q [10]) ) )

	.dataa(!\datapathUnit|instrReg|q [10]),
	.datab(gnd),
	.datac(!\datapathUnit|instrReg|q [8]),
	.datad(!\datapathUnit|instrReg|q [9]),
	.datae(gnd),
	.dataf(!\datapathUnit|instrReg|q [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|WideOr0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|WideOr0 .extended_lut = "off";
defparam \datapathUnit|regFile|WideOr0 .lut_mask = 64'h5FFF5FFFFFFFFFFF;
defparam \datapathUnit|regFile|WideOr0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N41
dffeas \datapathUnit|pcregUnit|q[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [13]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[13] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N30
cyclonev_lcell_comb \address[13]~12 (
// Equation(s):
// \address[13]~12_combout  = ( !\WideOr18~0_combout  & ( (!\WideOr73~0_combout  & (((\datapathUnit|pcregUnit|q [13])))) # (\WideOr73~0_combout  & (\datapathUnit|regFile|WideOr1~combout  & ((\datapathUnit|regFile|RAM~27_combout )))) ) )

	.dataa(!\datapathUnit|regFile|WideOr1~combout ),
	.datab(!\WideOr73~0_combout ),
	.datac(!\datapathUnit|pcregUnit|q [13]),
	.datad(!\datapathUnit|regFile|RAM~27_combout ),
	.datae(gnd),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[13]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[13]~12 .extended_lut = "off";
defparam \address[13]~12 .lut_mask = 64'h0C1D0C1D00000000;
defparam \address[13]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N31
dffeas \RAM|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address[13]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y9_N53
dffeas \RAM|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \RAM|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~6_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y4_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~6_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~6_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y5_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[2]~6_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y9_N57
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout )) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// \RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout  & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout  & ( (\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout )) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(!\RAM|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N54
cyclonev_lcell_comb \datapathUnit|instrReg|q~16 (
// Equation(s):
// \datapathUnit|instrReg|q~16_combout  = ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\reset~input_o  & ((!\WideOr73~0_combout  & (((\Selector36~1_combout ) # (\Selector36~0_combout )))) # (\WideOr73~0_combout  & 
// (\datapathUnit|instrReg|q [2])))) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & ( (\reset~input_o  & ((!\WideOr73~0_combout  & (((\Selector36~1_combout ) # 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout )))) # (\WideOr73~0_combout  & (\datapathUnit|instrReg|q [2])))) ) )

	.dataa(!\datapathUnit|instrReg|q [2]),
	.datab(!\WideOr73~0_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w2_n0_mux_dataout~0_combout ),
	.datad(!\reset~input_o ),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.dataf(!\Selector36~1_combout ),
	.datag(!\Selector36~0_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~16 .extended_lut = "on";
defparam \datapathUnit|instrReg|q~16 .lut_mask = 64'h001D001D00DD00DD;
defparam \datapathUnit|instrReg|q~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N41
dffeas \datapathUnit|instrReg|q[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~16_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[2] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N24
cyclonev_lcell_comb \datapathUnit|regFile|WideOr1 (
// Equation(s):
// \datapathUnit|regFile|WideOr1~combout  = ( \datapathUnit|instrReg|q [1] ) # ( !\datapathUnit|instrReg|q [1] & ( ((\datapathUnit|instrReg|q [0]) # (\datapathUnit|instrReg|q [3])) # (\datapathUnit|instrReg|q [2]) ) )

	.dataa(gnd),
	.datab(!\datapathUnit|instrReg|q [2]),
	.datac(!\datapathUnit|instrReg|q [3]),
	.datad(!\datapathUnit|instrReg|q [0]),
	.datae(gnd),
	.dataf(!\datapathUnit|instrReg|q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|WideOr1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|WideOr1 .extended_lut = "off";
defparam \datapathUnit|regFile|WideOr1 .lut_mask = 64'h3FFF3FFFFFFFFFFF;
defparam \datapathUnit|regFile|WideOr1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N47
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[15]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N21
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_0_bypass[40]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N23
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[40]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass[40]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[40]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[40]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y9_N36
cyclonev_lcell_comb \datapathUnit|regFile|RAM~25 (
// Equation(s):
// \datapathUnit|regFile|RAM~25_combout  = ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a15  & ( ((\datapathUnit|regFile|RAM_rtl_0_bypass[40]~DUPLICATE_q  & ((!\datapathUnit|regFile|RAM~1_combout ) # (!\datapathUnit|regFile|RAM~0_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [39]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a15  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [39] & ((!\datapathUnit|regFile|RAM_rtl_0_bypass[40]~DUPLICATE_q ) # 
// ((\datapathUnit|regFile|RAM~1_combout  & \datapathUnit|regFile|RAM~0_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [39]),
	.datab(!\datapathUnit|regFile|RAM~1_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass[40]~DUPLICATE_q ),
	.datad(!\datapathUnit|regFile|RAM~0_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~25 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~25 .lut_mask = 64'h505150515F5D5F5D;
defparam \datapathUnit|regFile|RAM~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N45
cyclonev_lcell_comb \datapathUnit|pc_ALU|Add0~53 (
// Equation(s):
// \datapathUnit|pc_ALU|Add0~53_sumout  = SUM(( (!\WideOr75~combout  & (((\datapathUnit|pcregUnit|q [15])))) # (\WideOr75~combout  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~25_combout )))) ) + ( GND ) + ( 
// \datapathUnit|pc_ALU|Add0~62  ))

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\WideOr75~combout ),
	.datac(!\datapathUnit|pcregUnit|q [15]),
	.datad(!\datapathUnit|regFile|RAM~25_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|pc_ALU|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\datapathUnit|pc_ALU|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|pc_ALU|Add0~53 .extended_lut = "off";
defparam \datapathUnit|pc_ALU|Add0~53 .lut_mask = 64'h0000FFFF00000C1D;
defparam \datapathUnit|pc_ALU|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N47
dffeas \datapathUnit|pcregUnit|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|pc_ALU|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|pcregUnit|q[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|pcregUnit|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|pcregUnit|q[15] .is_wysiwyg = "true";
defparam \datapathUnit|pcregUnit|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y7_N54
cyclonev_lcell_comb \datapathUnit|src1Mux|y[15]~15 (
// Equation(s):
// \datapathUnit|src1Mux|y[15]~15_combout  = ( \datapathUnit|regFile|RAM~25_combout  & ( \datapathUnit|pcregUnit|q [15] & ( (((\currentState.LOAD2~q ) # (\datapathUnit|regFile|WideOr0~combout )) # (\currentState.LOAD4~q )) # (\currentState.SUM3~DUPLICATE_q ) 
// ) ) ) # ( !\datapathUnit|regFile|RAM~25_combout  & ( \datapathUnit|pcregUnit|q [15] & ( ((\currentState.LOAD2~q ) # (\currentState.LOAD4~q )) # (\currentState.SUM3~DUPLICATE_q ) ) ) ) # ( \datapathUnit|regFile|RAM~25_combout  & ( 
// !\datapathUnit|pcregUnit|q [15] & ( (!\currentState.SUM3~DUPLICATE_q  & (!\currentState.LOAD4~q  & (\datapathUnit|regFile|WideOr0~combout  & !\currentState.LOAD2~q ))) ) ) )

	.dataa(!\currentState.SUM3~DUPLICATE_q ),
	.datab(!\currentState.LOAD4~q ),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(!\currentState.LOAD2~q ),
	.datae(!\datapathUnit|regFile|RAM~25_combout ),
	.dataf(!\datapathUnit|pcregUnit|q [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src1Mux|y[15]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src1Mux|y[15]~15 .extended_lut = "off";
defparam \datapathUnit|src1Mux|y[15]~15 .lut_mask = 64'h0000080077FF7FFF;
defparam \datapathUnit|src1Mux|y[15]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y7_N45
cyclonev_lcell_comb \datapathUnit|alu_unit|_~61 (
// Equation(s):
// \datapathUnit|alu_unit|_~61_sumout  = SUM(( !\datapathUnit|src1Mux|y[15]~15_combout  $ (((!\datapathUnit|regFile|WideOr1~combout ) # ((!\currentState.SUM2~q ) # (!\datapathUnit|regFile|RAM~26_combout )))) ) + ( \datapathUnit|alu_unit|_~59  ) + ( 
// \datapathUnit|alu_unit|_~58  ))

	.dataa(!\datapathUnit|regFile|WideOr1~combout ),
	.datab(!\currentState.SUM2~q ),
	.datac(!\datapathUnit|src1Mux|y[15]~15_combout ),
	.datad(!\datapathUnit|regFile|RAM~26_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\datapathUnit|alu_unit|_~58 ),
	.sharein(\datapathUnit|alu_unit|_~59 ),
	.combout(),
	.sumout(\datapathUnit|alu_unit|_~61_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|alu_unit|_~61 .extended_lut = "off";
defparam \datapathUnit|alu_unit|_~61 .lut_mask = 64'h0000000000000F1E;
defparam \datapathUnit|alu_unit|_~61 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y7_N47
dffeas \datapathUnit|resultReg|q[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [15]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[15] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N18
cyclonev_lcell_comb \data_a[15]~13 (
// Equation(s):
// \data_a[15]~13_combout  = ( \datapathUnit|regFile|RAM~25_combout  & ( (!\WideOr18~0_combout  & ((!\currentState.STORE2~q  & (\datapathUnit|resultReg|q [15])) # (\currentState.STORE2~q  & ((\datapathUnit|regFile|WideOr0~combout ))))) ) ) # ( 
// !\datapathUnit|regFile|RAM~25_combout  & ( (!\currentState.STORE2~q  & (!\WideOr18~0_combout  & \datapathUnit|resultReg|q [15])) ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(!\WideOr18~0_combout ),
	.datac(!\datapathUnit|resultReg|q [15]),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_a[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_a[15]~13 .extended_lut = "off";
defparam \data_a[15]~13 .lut_mask = 64'h08080808084C084C;
defparam \data_a[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\WideOr18~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~13_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~13_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y9_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~13_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y9_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~13_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y11_N36
cyclonev_lcell_comb \datapathUnit|updateReg|y[15]~26 (
// Equation(s):
// \datapathUnit|updateReg|y[15]~26_combout  = ( \RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( \RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a 
// [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # (\RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( 
// \RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout  & 
// \RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) ) # ( \RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout )))) ) ) ) # ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout  & ( !\RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout  & ((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout  & \RAM|altsyncram_component|auto_generated|out_address_reg_a [1])))) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datae(!\RAM|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[15]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[15]~26 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[15]~26 .lut_mask = 64'h2205770522AF77AF;
defparam \datapathUnit|updateReg|y[15]~26 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~13_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y1_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~13_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~13_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \RAM|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\data_a[15]~13_combout }),
	.portaaddr({\address[12]~10_combout ,\address[11]~9_combout ,\address[10]~8_combout ,\address[9]~7_combout ,\address[8]~6_combout ,\address[7]~5_combout ,\address[6]~4_combout ,\address[5]~3_combout ,\address[4]~2_combout ,\address[3]~1_combout ,\address[2]~0_combout ,
\Selector9~0_combout ,\Selector10~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain({\~GND~combout }),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RAM|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .init_file = "RAM.mif";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "EXRAM:RAM|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .mixed_port_feed_through_mode = "old";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "bidir_dual_port";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_in_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clear = "none";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_out_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_address = 0;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_first_bit_number = 15;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_last_address = 8191;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_depth = 65536;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_logical_ram_width = 16;
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_read_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .port_b_write_enable_clock = "clock0";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M20K";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \RAM|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X42_Y13_N39
cyclonev_lcell_comb \datapathUnit|updateReg|y[15]~25 (
// Equation(s):
// \datapathUnit|updateReg|y[15]~25_combout  = ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) # 
// (\RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout ) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( \RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( 
// (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout )) ) ) ) # ( \RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( !\RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( 
// (\RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout  & \RAM|altsyncram_component|auto_generated|out_address_reg_a [0]) ) ) ) # ( !\RAM|altsyncram_component|auto_generated|out_address_reg_a [1] & ( 
// !\RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # 
// (\RAM|altsyncram_component|auto_generated|out_address_reg_a [0] & (\RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout )) ) ) )

	.dataa(!\RAM|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datab(!\RAM|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.datac(!\RAM|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datae(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.dataf(!\RAM|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[15]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[15]~25 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[15]~25 .lut_mask = 64'h3355000F3355FF0F;
defparam \datapathUnit|updateReg|y[15]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y11_N6
cyclonev_lcell_comb \datapathUnit|updateReg|y[15]~27 (
// Equation(s):
// \datapathUnit|updateReg|y[15]~27_combout  = ( \datapathUnit|updateReg|y[15]~26_combout  & ( \datapathUnit|updateReg|y[15]~25_combout  & ( (!\currentState.SUM3~DUPLICATE_q ) # (\datapathUnit|resultReg|q [15]) ) ) ) # ( 
// !\datapathUnit|updateReg|y[15]~26_combout  & ( \datapathUnit|updateReg|y[15]~25_combout  & ( (!\currentState.SUM3~DUPLICATE_q  & (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2])) # (\currentState.SUM3~DUPLICATE_q  & 
// ((\datapathUnit|resultReg|q [15]))) ) ) ) # ( \datapathUnit|updateReg|y[15]~26_combout  & ( !\datapathUnit|updateReg|y[15]~25_combout  & ( (!\currentState.SUM3~DUPLICATE_q  & (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2])) # 
// (\currentState.SUM3~DUPLICATE_q  & ((\datapathUnit|resultReg|q [15]))) ) ) ) # ( !\datapathUnit|updateReg|y[15]~26_combout  & ( !\datapathUnit|updateReg|y[15]~25_combout  & ( (\currentState.SUM3~DUPLICATE_q  & \datapathUnit|resultReg|q [15]) ) ) )

	.dataa(!\currentState.SUM3~DUPLICATE_q ),
	.datab(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(!\datapathUnit|resultReg|q [15]),
	.datad(gnd),
	.datae(!\datapathUnit|updateReg|y[15]~26_combout ),
	.dataf(!\datapathUnit|updateReg|y[15]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[15]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[15]~27 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[15]~27 .lut_mask = 64'h05058D8D2727AFAF;
defparam \datapathUnit|updateReg|y[15]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y10_N53
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[39] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[15]~27_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [39]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[39] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N51
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[40]~feeder (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[40]~feeder .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y10_N52
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[40] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N18
cyclonev_lcell_comb \datapathUnit|regFile|RAM~26 (
// Equation(s):
// \datapathUnit|regFile|RAM~26_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a15  & ( ((\datapathUnit|regFile|RAM_rtl_1_bypass [40] & ((!\datapathUnit|regFile|RAM~4_combout ) # (!\datapathUnit|regFile|RAM~5_combout )))) # 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [39]) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a15  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [39] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [40]) # ((\datapathUnit|regFile|RAM~4_combout 
//  & \datapathUnit|regFile|RAM~5_combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [39]),
	.datab(!\datapathUnit|regFile|RAM~4_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [40]),
	.datad(!\datapathUnit|regFile|RAM~5_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~26 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~26 .lut_mask = 64'h505150515F5D5F5D;
defparam \datapathUnit|regFile|RAM~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N51
cyclonev_lcell_comb \address[15]~11 (
// Equation(s):
// \address[15]~11_combout  = ( !\WideOr18~0_combout  & ( (!\WideOr73~0_combout  & (((\datapathUnit|pcregUnit|q [15])))) # (\WideOr73~0_combout  & (\datapathUnit|regFile|RAM~26_combout  & ((\datapathUnit|regFile|WideOr1~combout )))) ) )

	.dataa(!\datapathUnit|regFile|RAM~26_combout ),
	.datab(!\WideOr73~0_combout ),
	.datac(!\datapathUnit|pcregUnit|q [15]),
	.datad(!\datapathUnit|regFile|WideOr1~combout ),
	.datae(gnd),
	.dataf(!\WideOr18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[15]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[15]~11 .extended_lut = "off";
defparam \address[15]~11 .lut_mask = 64'h0C1D0C1D00000000;
defparam \address[15]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N52
dffeas \RAM|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\address[15]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \RAM|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y8_N17
dffeas \RAM|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\RAM|altsyncram_component|auto_generated|address_reg_a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \RAM|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y9_N30
cyclonev_lcell_comb \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2 (
// Equation(s):
// \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout  = ( \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout  & ( (!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ) ) ) # ( !\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout  & ( (\RAM|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(!\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~0_combout ),
	.datae(gnd),
	.dataf(!\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2 .extended_lut = "off";
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y9_N18
cyclonev_lcell_comb \datapathUnit|instrReg|q~0 (
// Equation(s):
// \datapathUnit|instrReg|q~0_combout  = ( Ra[0] & ( (\reset~input_o  & ((!\WideOr73~0_combout ) # (\datapathUnit|instrReg|q [8]))) ) ) # ( !Ra[0] & ( (\reset~input_o  & ((!\WideOr73~0_combout  & 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout )) # (\WideOr73~0_combout  & ((\datapathUnit|instrReg|q [8]))))) ) )

	.dataa(!\reset~input_o ),
	.datab(!\WideOr73~0_combout ),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w8_n0_mux_dataout~2_combout ),
	.datad(!\datapathUnit|instrReg|q [8]),
	.datae(gnd),
	.dataf(!Ra[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|instrReg|q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|instrReg|q~0 .extended_lut = "off";
defparam \datapathUnit|instrReg|q~0 .lut_mask = 64'h0415041544554455;
defparam \datapathUnit|instrReg|q~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N11
dffeas \datapathUnit|instrReg|q[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|instrReg|q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|instrReg|q[8] .is_wysiwyg = "true";
defparam \datapathUnit|instrReg|q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N52
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [1]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[1] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N38
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [2]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[2] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N17
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [4]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[4] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N3
cyclonev_lcell_comb \datapathUnit|regFile|RAM_rtl_1_bypass[0]~0 (
// Equation(s):
// \datapathUnit|regFile|RAM_rtl_1_bypass[0]~0_combout  = !\WideOr75~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr75~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM_rtl_1_bypass[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[0]~0 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[0]~0 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y10_N5
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_1_bypass[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[0] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y10_N14
dffeas \datapathUnit|regFile|RAM_rtl_1_bypass[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|instrReg|q [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_1_bypass [3]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[3] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_1_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y10_N54
cyclonev_lcell_comb \datapathUnit|regFile|RAM~4 (
// Equation(s):
// \datapathUnit|regFile|RAM~4_combout  = ( \datapathUnit|regFile|RAM_rtl_1_bypass [0] & ( \datapathUnit|regFile|RAM_rtl_1_bypass [3] & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [4] & (!\datapathUnit|regFile|RAM_rtl_1_bypass [1] $ 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [2]))) ) ) ) # ( \datapathUnit|regFile|RAM_rtl_1_bypass [0] & ( !\datapathUnit|regFile|RAM_rtl_1_bypass [3] & ( (!\datapathUnit|regFile|RAM_rtl_1_bypass [4] & (!\datapathUnit|regFile|RAM_rtl_1_bypass [1] $ 
// (\datapathUnit|regFile|RAM_rtl_1_bypass [2]))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [1]),
	.datab(gnd),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [2]),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [4]),
	.datae(!\datapathUnit|regFile|RAM_rtl_1_bypass [0]),
	.dataf(!\datapathUnit|regFile|RAM_rtl_1_bypass [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~4 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~4 .lut_mask = 64'h0000A500000000A5;
defparam \datapathUnit|regFile|RAM~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N9
cyclonev_lcell_comb \datapathUnit|regFile|rd2[0]~14 (
// Equation(s):
// \datapathUnit|regFile|rd2[0]~14_combout  = ( \datapathUnit|regFile|WideOr1~combout  & ( (!\datapathUnit|regFile|RAM~4_combout ) # (!\datapathUnit|regFile|RAM~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\datapathUnit|regFile|RAM~4_combout ),
	.datad(!\datapathUnit|regFile|RAM~5_combout ),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[0]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[0]~14 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[0]~14 .lut_mask = 64'h00000000FFF0FFF0;
defparam \datapathUnit|regFile|rd2[0]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y10_N51
cyclonev_lcell_comb \datapathUnit|regFile|rd2[0]~15 (
// Equation(s):
// \datapathUnit|regFile|rd2[0]~15_combout  = ( \datapathUnit|regFile|RAM~5_combout  & ( \datapathUnit|regFile|WideOr1~combout  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [9] & ((!\datapathUnit|regFile|RAM_rtl_1_bypass [10]) # 
// (\datapathUnit|regFile|RAM~4_combout ))) ) ) ) # ( !\datapathUnit|regFile|RAM~5_combout  & ( \datapathUnit|regFile|WideOr1~combout  & ( (\datapathUnit|regFile|RAM_rtl_1_bypass [9] & !\datapathUnit|regFile|RAM_rtl_1_bypass [10]) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_1_bypass [9]),
	.datab(gnd),
	.datac(!\datapathUnit|regFile|RAM~4_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_1_bypass [10]),
	.datae(!\datapathUnit|regFile|RAM~5_combout ),
	.dataf(!\datapathUnit|regFile|WideOr1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|rd2[0]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|rd2[0]~15 .extended_lut = "off";
defparam \datapathUnit|regFile|rd2[0]~15 .lut_mask = 64'h0000000055005505;
defparam \datapathUnit|regFile|rd2[0]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y10_N54
cyclonev_lcell_comb \datapathUnit|src2mux|y[0]~0 (
// Equation(s):
// \datapathUnit|src2mux|y[0]~0_combout  = ( \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( \currentState.SUM2~q  & ( ((\datapathUnit|regFile|rd2[0]~14_combout  & \datapathUnit|regFile|RAM_rtl_1_bypass [10])) # 
// (\datapathUnit|regFile|rd2[0]~15_combout ) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( \currentState.SUM2~q  & ( \datapathUnit|regFile|rd2[0]~15_combout  ) ) ) # ( 
// \datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( !\currentState.SUM2~q  & ( \datapathUnit|instrReg|q [0] ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout  & ( !\currentState.SUM2~q  & ( 
// \datapathUnit|instrReg|q [0] ) ) )

	.dataa(!\datapathUnit|regFile|rd2[0]~14_combout ),
	.datab(!\datapathUnit|instrReg|q [0]),
	.datac(!\datapathUnit|regFile|RAM_rtl_1_bypass [10]),
	.datad(!\datapathUnit|regFile|rd2[0]~15_combout ),
	.datae(!\datapathUnit|regFile|RAM_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.dataf(!\currentState.SUM2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|src2mux|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|src2mux|y[0]~0 .extended_lut = "off";
defparam \datapathUnit|src2mux|y[0]~0 .lut_mask = 64'h3333333300FF05FF;
defparam \datapathUnit|src2mux|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y7_N2
dffeas \datapathUnit|resultReg|q[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|alu_unit|_~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset~input_o ),
	.sload(gnd),
	.ena(\datapathUnit|resultReg|q[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|resultReg|q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|resultReg|q[0] .is_wysiwyg = "true";
defparam \datapathUnit|resultReg|q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y8_N42
cyclonev_lcell_comb \datapathUnit|updateReg|y[0]~0 (
// Equation(s):
// \datapathUnit|updateReg|y[0]~0_combout  = ( \Selector38~0_combout  & ( \Selector38~1_combout  & ( (!\currentState.SUM3~q ) # (\datapathUnit|resultReg|q [0]) ) ) ) # ( !\Selector38~0_combout  & ( \Selector38~1_combout  & ( (!\currentState.SUM3~q ) # 
// (\datapathUnit|resultReg|q [0]) ) ) ) # ( \Selector38~0_combout  & ( !\Selector38~1_combout  & ( (!\currentState.SUM3~q  & (((!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]) # 
// (\RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout )))) # (\currentState.SUM3~q  & (\datapathUnit|resultReg|q [0])) ) ) ) # ( !\Selector38~0_combout  & ( !\Selector38~1_combout  & ( (!\currentState.SUM3~q  & 
// (((\RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout  & \RAM|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (\currentState.SUM3~q  & (\datapathUnit|resultReg|q [0])) ) ) )

	.dataa(!\currentState.SUM3~q ),
	.datab(!\datapathUnit|resultReg|q [0]),
	.datac(!\RAM|altsyncram_component|auto_generated|mux4|l3_w0_n0_mux_dataout~0_combout ),
	.datad(!\RAM|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datae(!\Selector38~0_combout ),
	.dataf(!\Selector38~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|updateReg|y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|updateReg|y[0]~0 .extended_lut = "off";
defparam \datapathUnit|updateReg|y[0]~0 .lut_mask = 64'h111BBB1BBBBBBBBB;
defparam \datapathUnit|updateReg|y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y9_N13
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\datapathUnit|updateReg|y[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [9]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N27
cyclonev_lcell_comb \datapathUnit|regFile|RAM~2 (
// Equation(s):
// \datapathUnit|regFile|RAM~2_combout  = ( \datapathUnit|regFile|RAM~0_combout  & ( \datapathUnit|regFile|RAM~1_combout  ) )

	.dataa(!\datapathUnit|regFile|RAM~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\datapathUnit|regFile|RAM~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\datapathUnit|regFile|RAM~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \datapathUnit|regFile|RAM~2 .extended_lut = "off";
defparam \datapathUnit|regFile|RAM~2 .lut_mask = 64'h0000000055555555;
defparam \datapathUnit|regFile|RAM~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N48
cyclonev_lcell_comb \sevSeg1[0]~0 (
// Equation(s):
// \sevSeg1[0]~0_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass [10] & ( \datapathUnit|regFile|RAM~2_combout  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [9] & (\datapathUnit|regFile|WideOr0~combout  & \currentState.STORE2~q )) ) ) ) # ( 
// !\datapathUnit|regFile|RAM_rtl_0_bypass [10] & ( \datapathUnit|regFile|RAM~2_combout  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [9] & (\datapathUnit|regFile|WideOr0~combout  & \currentState.STORE2~q )) ) ) ) # ( \datapathUnit|regFile|RAM_rtl_0_bypass 
// [10] & ( !\datapathUnit|regFile|RAM~2_combout  & ( (\datapathUnit|regFile|WideOr0~combout  & (\currentState.STORE2~q  & \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout )) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass [10] & ( 
// !\datapathUnit|regFile|RAM~2_combout  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [9] & (\datapathUnit|regFile|WideOr0~combout  & \currentState.STORE2~q )) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [9]),
	.datab(!\datapathUnit|regFile|WideOr0~combout ),
	.datac(!\currentState.STORE2~q ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datae(!\datapathUnit|regFile|RAM_rtl_0_bypass [10]),
	.dataf(!\datapathUnit|regFile|RAM~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg1[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg1[0]~0 .extended_lut = "off";
defparam \sevSeg1[0]~0 .lut_mask = 64'h0101000301010101;
defparam \sevSeg1[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N28
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [16]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N45
cyclonev_lcell_comb \sevSeg1[3]~3 (
// Equation(s):
// \sevSeg1[3]~3_combout  = ( \datapathUnit|regFile|WideOr0~combout  & ( \currentState.STORE2~q  & ( (!\datapathUnit|regFile|RAM_rtl_0_bypass [16] & (\datapathUnit|regFile|RAM_rtl_0_bypass [15])) # (\datapathUnit|regFile|RAM_rtl_0_bypass [16] & 
// ((!\datapathUnit|regFile|RAM~2_combout  & ((\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a3 ))) # (\datapathUnit|regFile|RAM~2_combout  & (\datapathUnit|regFile|RAM_rtl_0_bypass [15])))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [15]),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass [16]),
	.datac(!\datapathUnit|regFile|RAM~2_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a3 ),
	.datae(!\datapathUnit|regFile|WideOr0~combout ),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg1[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg1[3]~3 .extended_lut = "off";
defparam \sevSeg1[3]~3 .lut_mask = 64'h0000000000004575;
defparam \sevSeg1[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N8
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [12]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N48
cyclonev_lcell_comb \sevSeg1[1]~1 (
// Equation(s):
// \sevSeg1[1]~1_combout  = ( \datapathUnit|regFile|WideOr0~combout  & ( \currentState.STORE2~q  & ( (!\datapathUnit|regFile|RAM_rtl_0_bypass [12] & (\datapathUnit|regFile|RAM_rtl_0_bypass [11])) # (\datapathUnit|regFile|RAM_rtl_0_bypass [12] & 
// ((!\datapathUnit|regFile|RAM~2_combout  & ((\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a1 ))) # (\datapathUnit|regFile|RAM~2_combout  & (\datapathUnit|regFile|RAM_rtl_0_bypass [11])))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [12]),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass [11]),
	.datac(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\datapathUnit|regFile|RAM~2_combout ),
	.datae(!\datapathUnit|regFile|WideOr0~combout ),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg1[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg1[1]~1 .extended_lut = "off";
defparam \sevSeg1[1]~1 .lut_mask = 64'h0000000000002733;
defparam \sevSeg1[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y11_N52
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[14]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[14]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y11_N57
cyclonev_lcell_comb \sevSeg1[2]~2 (
// Equation(s):
// \sevSeg1[2]~2_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass[14]~DUPLICATE_q  & ( \datapathUnit|regFile|RAM_rtl_0_bypass [13] & ( (\currentState.STORE2~q  & (\datapathUnit|regFile|WideOr0~combout  & ((\datapathUnit|regFile|RAM~2_combout ) # 
// (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a2 )))) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass[14]~DUPLICATE_q  & ( \datapathUnit|regFile|RAM_rtl_0_bypass [13] & ( (\currentState.STORE2~q  & \datapathUnit|regFile|WideOr0~combout ) ) ) 
// ) # ( \datapathUnit|regFile|RAM_rtl_0_bypass[14]~DUPLICATE_q  & ( !\datapathUnit|regFile|RAM_rtl_0_bypass [13] & ( (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a2  & (!\datapathUnit|regFile|RAM~2_combout  & (\currentState.STORE2~q  & 
// \datapathUnit|regFile|WideOr0~combout ))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\datapathUnit|regFile|RAM~2_combout ),
	.datac(!\currentState.STORE2~q ),
	.datad(!\datapathUnit|regFile|WideOr0~combout ),
	.datae(!\datapathUnit|regFile|RAM_rtl_0_bypass[14]~DUPLICATE_q ),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0_bypass [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg1[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg1[2]~2 .extended_lut = "off";
defparam \sevSeg1[2]~2 .lut_mask = 64'h00000004000F0007;
defparam \sevSeg1[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N45
cyclonev_lcell_comb \sevSegUnit1|WideOr6~0 (
// Equation(s):
// \sevSegUnit1|WideOr6~0_combout  = ( !\sevSeg1[1]~1_combout  & ( \sevSeg1[2]~2_combout  & ( (!\sevSeg1[0]~0_combout ) # (\sevSeg1[3]~3_combout ) ) ) ) # ( \sevSeg1[1]~1_combout  & ( !\sevSeg1[2]~2_combout  & ( (\sevSeg1[0]~0_combout  & 
// \sevSeg1[3]~3_combout ) ) ) ) # ( !\sevSeg1[1]~1_combout  & ( !\sevSeg1[2]~2_combout  & ( (\sevSeg1[0]~0_combout  & !\sevSeg1[3]~3_combout ) ) ) )

	.dataa(!\sevSeg1[0]~0_combout ),
	.datab(gnd),
	.datac(!\sevSeg1[3]~3_combout ),
	.datad(gnd),
	.datae(!\sevSeg1[1]~1_combout ),
	.dataf(!\sevSeg1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit1|WideOr6~0 .extended_lut = "off";
defparam \sevSegUnit1|WideOr6~0 .lut_mask = 64'h50500505AFAF0000;
defparam \sevSegUnit1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N15
cyclonev_lcell_comb \sevSegUnit1|WideOr5~0 (
// Equation(s):
// \sevSegUnit1|WideOr5~0_combout  = ( \sevSeg1[1]~1_combout  & ( \sevSeg1[2]~2_combout  & ( (!\sevSeg1[0]~0_combout ) # (\sevSeg1[3]~3_combout ) ) ) ) # ( !\sevSeg1[1]~1_combout  & ( \sevSeg1[2]~2_combout  & ( !\sevSeg1[0]~0_combout  $ 
// (!\sevSeg1[3]~3_combout ) ) ) ) # ( \sevSeg1[1]~1_combout  & ( !\sevSeg1[2]~2_combout  & ( (\sevSeg1[0]~0_combout  & \sevSeg1[3]~3_combout ) ) ) )

	.dataa(!\sevSeg1[0]~0_combout ),
	.datab(gnd),
	.datac(!\sevSeg1[3]~3_combout ),
	.datad(gnd),
	.datae(!\sevSeg1[1]~1_combout ),
	.dataf(!\sevSeg1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit1|WideOr5~0 .extended_lut = "off";
defparam \sevSegUnit1|WideOr5~0 .lut_mask = 64'h000005055A5AAFAF;
defparam \sevSegUnit1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N54
cyclonev_lcell_comb \sevSegUnit1|WideOr4~0 (
// Equation(s):
// \sevSegUnit1|WideOr4~0_combout  = ( \sevSeg1[1]~1_combout  & ( \sevSeg1[0]~0_combout  & ( (\sevSeg1[3]~3_combout  & \sevSeg1[2]~2_combout ) ) ) ) # ( \sevSeg1[1]~1_combout  & ( !\sevSeg1[0]~0_combout  & ( !\sevSeg1[3]~3_combout  $ (\sevSeg1[2]~2_combout ) 
// ) ) ) # ( !\sevSeg1[1]~1_combout  & ( !\sevSeg1[0]~0_combout  & ( (\sevSeg1[3]~3_combout  & \sevSeg1[2]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\sevSeg1[3]~3_combout ),
	.datac(!\sevSeg1[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg1[1]~1_combout ),
	.dataf(!\sevSeg1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit1|WideOr4~0 .extended_lut = "off";
defparam \sevSegUnit1|WideOr4~0 .lut_mask = 64'h0303C3C300000303;
defparam \sevSegUnit1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N27
cyclonev_lcell_comb \sevSegUnit1|WideOr3~0 (
// Equation(s):
// \sevSegUnit1|WideOr3~0_combout  = ( \sevSeg1[1]~1_combout  & ( \sevSeg1[2]~2_combout  & ( \sevSeg1[0]~0_combout  ) ) ) # ( !\sevSeg1[1]~1_combout  & ( \sevSeg1[2]~2_combout  & ( (!\sevSeg1[0]~0_combout  & !\sevSeg1[3]~3_combout ) ) ) ) # ( 
// \sevSeg1[1]~1_combout  & ( !\sevSeg1[2]~2_combout  & ( (!\sevSeg1[0]~0_combout  & \sevSeg1[3]~3_combout ) ) ) ) # ( !\sevSeg1[1]~1_combout  & ( !\sevSeg1[2]~2_combout  & ( \sevSeg1[0]~0_combout  ) ) )

	.dataa(!\sevSeg1[0]~0_combout ),
	.datab(gnd),
	.datac(!\sevSeg1[3]~3_combout ),
	.datad(gnd),
	.datae(!\sevSeg1[1]~1_combout ),
	.dataf(!\sevSeg1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit1|WideOr3~0 .extended_lut = "off";
defparam \sevSegUnit1|WideOr3~0 .lut_mask = 64'h55550A0AA0A05555;
defparam \sevSegUnit1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N33
cyclonev_lcell_comb \sevSegUnit1|WideOr2~0 (
// Equation(s):
// \sevSegUnit1|WideOr2~0_combout  = ( \sevSeg1[1]~1_combout  & ( \sevSeg1[2]~2_combout  & ( (\sevSeg1[0]~0_combout  & !\sevSeg1[3]~3_combout ) ) ) ) # ( !\sevSeg1[1]~1_combout  & ( \sevSeg1[2]~2_combout  & ( !\sevSeg1[3]~3_combout  ) ) ) # ( 
// \sevSeg1[1]~1_combout  & ( !\sevSeg1[2]~2_combout  & ( (\sevSeg1[0]~0_combout  & !\sevSeg1[3]~3_combout ) ) ) ) # ( !\sevSeg1[1]~1_combout  & ( !\sevSeg1[2]~2_combout  & ( \sevSeg1[0]~0_combout  ) ) )

	.dataa(!\sevSeg1[0]~0_combout ),
	.datab(gnd),
	.datac(!\sevSeg1[3]~3_combout ),
	.datad(gnd),
	.datae(!\sevSeg1[1]~1_combout ),
	.dataf(!\sevSeg1[2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit1|WideOr2~0 .extended_lut = "off";
defparam \sevSegUnit1|WideOr2~0 .lut_mask = 64'h55555050F0F05050;
defparam \sevSegUnit1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N36
cyclonev_lcell_comb \sevSegUnit1|WideOr1~0 (
// Equation(s):
// \sevSegUnit1|WideOr1~0_combout  = ( \sevSeg1[1]~1_combout  & ( \sevSeg1[0]~0_combout  & ( !\sevSeg1[3]~3_combout  ) ) ) # ( !\sevSeg1[1]~1_combout  & ( \sevSeg1[0]~0_combout  & ( !\sevSeg1[3]~3_combout  $ (\sevSeg1[2]~2_combout ) ) ) ) # ( 
// \sevSeg1[1]~1_combout  & ( !\sevSeg1[0]~0_combout  & ( (!\sevSeg1[3]~3_combout  & !\sevSeg1[2]~2_combout ) ) ) ) # ( !\sevSeg1[1]~1_combout  & ( !\sevSeg1[0]~0_combout  & ( (\sevSeg1[3]~3_combout  & \sevSeg1[2]~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\sevSeg1[3]~3_combout ),
	.datac(!\sevSeg1[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg1[1]~1_combout ),
	.dataf(!\sevSeg1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit1|WideOr1~0 .extended_lut = "off";
defparam \sevSegUnit1|WideOr1~0 .lut_mask = 64'h0303C0C0C3C3CCCC;
defparam \sevSegUnit1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y9_N18
cyclonev_lcell_comb \sevSegUnit1|WideOr0~0 (
// Equation(s):
// \sevSegUnit1|WideOr0~0_combout  = ( \sevSeg1[1]~1_combout  & ( \sevSeg1[0]~0_combout  & ( (!\sevSeg1[2]~2_combout ) # (\sevSeg1[3]~3_combout ) ) ) ) # ( !\sevSeg1[1]~1_combout  & ( \sevSeg1[0]~0_combout  & ( (\sevSeg1[2]~2_combout ) # 
// (\sevSeg1[3]~3_combout ) ) ) ) # ( \sevSeg1[1]~1_combout  & ( !\sevSeg1[0]~0_combout  ) ) # ( !\sevSeg1[1]~1_combout  & ( !\sevSeg1[0]~0_combout  & ( (\sevSeg1[2]~2_combout ) # (\sevSeg1[3]~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\sevSeg1[3]~3_combout ),
	.datac(!\sevSeg1[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg1[1]~1_combout ),
	.dataf(!\sevSeg1[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit1|WideOr0~0 .extended_lut = "off";
defparam \sevSegUnit1|WideOr0~0 .lut_mask = 64'h3F3FFFFF3F3FF3F3;
defparam \sevSegUnit1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N34
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[22]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[22]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N24
cyclonev_lcell_comb \sevSeg2[2]~2 (
// Equation(s):
// \sevSeg2[2]~2_combout  = ( \datapathUnit|regFile|WideOr0~combout  & ( \currentState.STORE2~q  & ( (!\datapathUnit|regFile|RAM_rtl_0_bypass[22]~DUPLICATE_q  & (\datapathUnit|regFile|RAM_rtl_0_bypass [21])) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass[22]~DUPLICATE_q  & ((!\datapathUnit|regFile|RAM~2_combout  & ((\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a6 ))) # (\datapathUnit|regFile|RAM~2_combout  & (\datapathUnit|regFile|RAM_rtl_0_bypass 
// [21])))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [21]),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass[22]~DUPLICATE_q ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\datapathUnit|regFile|RAM~2_combout ),
	.datae(!\datapathUnit|regFile|WideOr0~combout ),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg2[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg2[2]~2 .extended_lut = "off";
defparam \sevSeg2[2]~2 .lut_mask = 64'h0000000000004755;
defparam \sevSeg2[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y10_N48
cyclonev_lcell_comb \sevSeg2[1]~1 (
// Equation(s):
// \sevSeg2[1]~1_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass [19] & ( \datapathUnit|regFile|WideOr0~combout  & ( (\currentState.STORE2~q  & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [20]) # 
// ((\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a5 ) # (\datapathUnit|regFile|RAM~2_combout )))) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass [19] & ( \datapathUnit|regFile|WideOr0~combout  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [20] 
// & (\currentState.STORE2~q  & (!\datapathUnit|regFile|RAM~2_combout  & \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a5 ))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [20]),
	.datab(!\currentState.STORE2~q ),
	.datac(!\datapathUnit|regFile|RAM~2_combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a5 ),
	.datae(!\datapathUnit|regFile|RAM_rtl_0_bypass [19]),
	.dataf(!\datapathUnit|regFile|WideOr0~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg2[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg2[1]~1 .extended_lut = "off";
defparam \sevSeg2[1]~1 .lut_mask = 64'h0000000000102333;
defparam \sevSeg2[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N36
cyclonev_lcell_comb \sevSeg2[0]~0 (
// Equation(s):
// \sevSeg2[0]~0_combout  = ( \datapathUnit|regFile|RAM~2_combout  & ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\datapathUnit|regFile|WideOr0~combout  & (\datapathUnit|regFile|RAM_rtl_0_bypass [17] & \currentState.STORE2~q )) ) ) ) # 
// ( !\datapathUnit|regFile|RAM~2_combout  & ( \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\datapathUnit|regFile|WideOr0~combout  & (\currentState.STORE2~q  & ((\datapathUnit|regFile|RAM_rtl_0_bypass [18]) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [17])))) ) ) ) # ( \datapathUnit|regFile|RAM~2_combout  & ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\datapathUnit|regFile|WideOr0~combout  & (\datapathUnit|regFile|RAM_rtl_0_bypass [17] & 
// \currentState.STORE2~q )) ) ) ) # ( !\datapathUnit|regFile|RAM~2_combout  & ( !\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a4  & ( (\datapathUnit|regFile|WideOr0~combout  & (\datapathUnit|regFile|RAM_rtl_0_bypass [17] & 
// (\currentState.STORE2~q  & !\datapathUnit|regFile|RAM_rtl_0_bypass [18]))) ) ) )

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass [17]),
	.datac(!\currentState.STORE2~q ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [18]),
	.datae(!\datapathUnit|regFile|RAM~2_combout ),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg2[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg2[0]~0 .extended_lut = "off";
defparam \sevSeg2[0]~0 .lut_mask = 64'h0100010101050101;
defparam \sevSeg2[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N40
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [24]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N30
cyclonev_lcell_comb \sevSeg2[3]~3 (
// Equation(s):
// \sevSeg2[3]~3_combout  = ( \datapathUnit|regFile|RAM~2_combout  & ( \datapathUnit|regFile|RAM_rtl_0_bypass [24] & ( (\datapathUnit|regFile|WideOr0~combout  & (\currentState.STORE2~q  & \datapathUnit|regFile|RAM_rtl_0_bypass [23])) ) ) ) # ( 
// !\datapathUnit|regFile|RAM~2_combout  & ( \datapathUnit|regFile|RAM_rtl_0_bypass [24] & ( (\datapathUnit|regFile|WideOr0~combout  & (\currentState.STORE2~q  & \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a7 )) ) ) ) # ( 
// \datapathUnit|regFile|RAM~2_combout  & ( !\datapathUnit|regFile|RAM_rtl_0_bypass [24] & ( (\datapathUnit|regFile|WideOr0~combout  & (\currentState.STORE2~q  & \datapathUnit|regFile|RAM_rtl_0_bypass [23])) ) ) ) # ( !\datapathUnit|regFile|RAM~2_combout  & 
// ( !\datapathUnit|regFile|RAM_rtl_0_bypass [24] & ( (\datapathUnit|regFile|WideOr0~combout  & (\currentState.STORE2~q  & \datapathUnit|regFile|RAM_rtl_0_bypass [23])) ) ) )

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\currentState.STORE2~q ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [23]),
	.datae(!\datapathUnit|regFile|RAM~2_combout ),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0_bypass [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg2[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg2[3]~3 .extended_lut = "off";
defparam \sevSeg2[3]~3 .lut_mask = 64'h0011001101010011;
defparam \sevSeg2[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N57
cyclonev_lcell_comb \sevSegUnit2|WideOr6~0 (
// Equation(s):
// \sevSegUnit2|WideOr6~0_combout  = ( \sevSeg2[0]~0_combout  & ( \sevSeg2[3]~3_combout  & ( !\sevSeg2[2]~2_combout  $ (!\sevSeg2[1]~1_combout ) ) ) ) # ( !\sevSeg2[0]~0_combout  & ( \sevSeg2[3]~3_combout  & ( (\sevSeg2[2]~2_combout  & !\sevSeg2[1]~1_combout 
// ) ) ) ) # ( \sevSeg2[0]~0_combout  & ( !\sevSeg2[3]~3_combout  & ( (!\sevSeg2[2]~2_combout  & !\sevSeg2[1]~1_combout ) ) ) ) # ( !\sevSeg2[0]~0_combout  & ( !\sevSeg2[3]~3_combout  & ( (\sevSeg2[2]~2_combout  & !\sevSeg2[1]~1_combout ) ) ) )

	.dataa(!\sevSeg2[2]~2_combout ),
	.datab(gnd),
	.datac(!\sevSeg2[1]~1_combout ),
	.datad(gnd),
	.datae(!\sevSeg2[0]~0_combout ),
	.dataf(!\sevSeg2[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit2|WideOr6~0 .extended_lut = "off";
defparam \sevSegUnit2|WideOr6~0 .lut_mask = 64'h5050A0A050505A5A;
defparam \sevSegUnit2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N24
cyclonev_lcell_comb \sevSegUnit2|WideOr5~0 (
// Equation(s):
// \sevSegUnit2|WideOr5~0_combout  = ( \sevSeg2[0]~0_combout  & ( \sevSeg2[1]~1_combout  & ( \sevSeg2[3]~3_combout  ) ) ) # ( !\sevSeg2[0]~0_combout  & ( \sevSeg2[1]~1_combout  & ( \sevSeg2[2]~2_combout  ) ) ) # ( \sevSeg2[0]~0_combout  & ( 
// !\sevSeg2[1]~1_combout  & ( (!\sevSeg2[3]~3_combout  & \sevSeg2[2]~2_combout ) ) ) ) # ( !\sevSeg2[0]~0_combout  & ( !\sevSeg2[1]~1_combout  & ( (\sevSeg2[3]~3_combout  & \sevSeg2[2]~2_combout ) ) ) )

	.dataa(!\sevSeg2[3]~3_combout ),
	.datab(gnd),
	.datac(!\sevSeg2[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg2[0]~0_combout ),
	.dataf(!\sevSeg2[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit2|WideOr5~0 .extended_lut = "off";
defparam \sevSegUnit2|WideOr5~0 .lut_mask = 64'h05050A0A0F0F5555;
defparam \sevSegUnit2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N33
cyclonev_lcell_comb \sevSegUnit2|WideOr4~0 (
// Equation(s):
// \sevSegUnit2|WideOr4~0_combout  = ( \sevSeg2[0]~0_combout  & ( \sevSeg2[3]~3_combout  & ( (\sevSeg2[2]~2_combout  & \sevSeg2[1]~1_combout ) ) ) ) # ( !\sevSeg2[0]~0_combout  & ( \sevSeg2[3]~3_combout  & ( \sevSeg2[2]~2_combout  ) ) ) # ( 
// !\sevSeg2[0]~0_combout  & ( !\sevSeg2[3]~3_combout  & ( (!\sevSeg2[2]~2_combout  & \sevSeg2[1]~1_combout ) ) ) )

	.dataa(!\sevSeg2[2]~2_combout ),
	.datab(gnd),
	.datac(!\sevSeg2[1]~1_combout ),
	.datad(gnd),
	.datae(!\sevSeg2[0]~0_combout ),
	.dataf(!\sevSeg2[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit2|WideOr4~0 .extended_lut = "off";
defparam \sevSegUnit2|WideOr4~0 .lut_mask = 64'h0A0A000055550505;
defparam \sevSegUnit2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N48
cyclonev_lcell_comb \sevSegUnit2|WideOr3~0 (
// Equation(s):
// \sevSegUnit2|WideOr3~0_combout  = ( \sevSeg2[0]~0_combout  & ( \sevSeg2[1]~1_combout  & ( \sevSeg2[2]~2_combout  ) ) ) # ( !\sevSeg2[0]~0_combout  & ( \sevSeg2[1]~1_combout  & ( (\sevSeg2[3]~3_combout  & !\sevSeg2[2]~2_combout ) ) ) ) # ( 
// \sevSeg2[0]~0_combout  & ( !\sevSeg2[1]~1_combout  & ( !\sevSeg2[2]~2_combout  ) ) ) # ( !\sevSeg2[0]~0_combout  & ( !\sevSeg2[1]~1_combout  & ( (!\sevSeg2[3]~3_combout  & \sevSeg2[2]~2_combout ) ) ) )

	.dataa(!\sevSeg2[3]~3_combout ),
	.datab(gnd),
	.datac(!\sevSeg2[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg2[0]~0_combout ),
	.dataf(!\sevSeg2[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit2|WideOr3~0 .extended_lut = "off";
defparam \sevSegUnit2|WideOr3~0 .lut_mask = 64'h0A0AF0F050500F0F;
defparam \sevSegUnit2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N42
cyclonev_lcell_comb \sevSegUnit2|WideOr2~0 (
// Equation(s):
// \sevSegUnit2|WideOr2~0_combout  = ( \sevSeg2[0]~0_combout  & ( \sevSeg2[1]~1_combout  & ( !\sevSeg2[3]~3_combout  ) ) ) # ( \sevSeg2[0]~0_combout  & ( !\sevSeg2[1]~1_combout  & ( (!\sevSeg2[3]~3_combout ) # (!\sevSeg2[2]~2_combout ) ) ) ) # ( 
// !\sevSeg2[0]~0_combout  & ( !\sevSeg2[1]~1_combout  & ( (!\sevSeg2[3]~3_combout  & \sevSeg2[2]~2_combout ) ) ) )

	.dataa(!\sevSeg2[3]~3_combout ),
	.datab(gnd),
	.datac(!\sevSeg2[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg2[0]~0_combout ),
	.dataf(!\sevSeg2[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit2|WideOr2~0 .extended_lut = "off";
defparam \sevSegUnit2|WideOr2~0 .lut_mask = 64'h0A0AFAFA0000AAAA;
defparam \sevSegUnit2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N15
cyclonev_lcell_comb \sevSegUnit2|WideOr1~0 (
// Equation(s):
// \sevSegUnit2|WideOr1~0_combout  = ( \sevSeg2[0]~0_combout  & ( \sevSeg2[3]~3_combout  & ( (\sevSeg2[2]~2_combout  & !\sevSeg2[1]~1_combout ) ) ) ) # ( !\sevSeg2[0]~0_combout  & ( \sevSeg2[3]~3_combout  & ( (\sevSeg2[2]~2_combout  & !\sevSeg2[1]~1_combout 
// ) ) ) ) # ( \sevSeg2[0]~0_combout  & ( !\sevSeg2[3]~3_combout  & ( (!\sevSeg2[2]~2_combout ) # (\sevSeg2[1]~1_combout ) ) ) ) # ( !\sevSeg2[0]~0_combout  & ( !\sevSeg2[3]~3_combout  & ( (!\sevSeg2[2]~2_combout  & \sevSeg2[1]~1_combout ) ) ) )

	.dataa(!\sevSeg2[2]~2_combout ),
	.datab(gnd),
	.datac(!\sevSeg2[1]~1_combout ),
	.datad(gnd),
	.datae(!\sevSeg2[0]~0_combout ),
	.dataf(!\sevSeg2[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit2|WideOr1~0 .extended_lut = "off";
defparam \sevSegUnit2|WideOr1~0 .lut_mask = 64'h0A0AAFAF50505050;
defparam \sevSegUnit2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N6
cyclonev_lcell_comb \sevSegUnit2|WideOr0~0 (
// Equation(s):
// \sevSegUnit2|WideOr0~0_combout  = ( \sevSeg2[0]~0_combout  & ( \sevSeg2[1]~1_combout  & ( (!\sevSeg2[2]~2_combout ) # (\sevSeg2[3]~3_combout ) ) ) ) # ( !\sevSeg2[0]~0_combout  & ( \sevSeg2[1]~1_combout  ) ) # ( \sevSeg2[0]~0_combout  & ( 
// !\sevSeg2[1]~1_combout  & ( (\sevSeg2[2]~2_combout ) # (\sevSeg2[3]~3_combout ) ) ) ) # ( !\sevSeg2[0]~0_combout  & ( !\sevSeg2[1]~1_combout  & ( (\sevSeg2[2]~2_combout ) # (\sevSeg2[3]~3_combout ) ) ) )

	.dataa(!\sevSeg2[3]~3_combout ),
	.datab(gnd),
	.datac(!\sevSeg2[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg2[0]~0_combout ),
	.dataf(!\sevSeg2[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit2|WideOr0~0 .extended_lut = "off";
defparam \sevSegUnit2|WideOr0~0 .lut_mask = 64'h5F5F5F5FFFFFF5F5;
defparam \sevSegUnit2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N4
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[26]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [26]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N48
cyclonev_lcell_comb \sevSeg3[0]~0 (
// Equation(s):
// \sevSeg3[0]~0_combout  = ( \datapathUnit|regFile|RAM~2_combout  & ( \currentState.STORE2~q  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [25] & \datapathUnit|regFile|WideOr0~combout ) ) ) ) # ( !\datapathUnit|regFile|RAM~2_combout  & ( 
// \currentState.STORE2~q  & ( (\datapathUnit|regFile|WideOr0~combout  & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [26] & (\datapathUnit|regFile|RAM_rtl_0_bypass [25])) # (\datapathUnit|regFile|RAM_rtl_0_bypass [26] & 
// ((\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a8 ))))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [25]),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass [26]),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a8 ),
	.datae(!\datapathUnit|regFile|RAM~2_combout ),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg3[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg3[0]~0 .extended_lut = "off";
defparam \sevSeg3[0]~0 .lut_mask = 64'h0000000004070505;
defparam \sevSeg3[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N0
cyclonev_lcell_comb \sevSeg3[2]~2 (
// Equation(s):
// \sevSeg3[2]~2_combout  = ( \datapathUnit|regFile|RAM~2_combout  & ( \datapathUnit|regFile|RAM_rtl_0_bypass [29] & ( (\datapathUnit|regFile|WideOr0~combout  & \currentState.STORE2~q ) ) ) ) # ( !\datapathUnit|regFile|RAM~2_combout  & ( 
// \datapathUnit|regFile|RAM_rtl_0_bypass [29] & ( (\datapathUnit|regFile|WideOr0~combout  & (\currentState.STORE2~q  & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [30]) # (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a10 )))) ) ) ) # ( 
// !\datapathUnit|regFile|RAM~2_combout  & ( !\datapathUnit|regFile|RAM_rtl_0_bypass [29] & ( (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a10  & (\datapathUnit|regFile|RAM_rtl_0_bypass [30] & (\datapathUnit|regFile|WideOr0~combout  & 
// \currentState.STORE2~q ))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a10 ),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass [30]),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(!\currentState.STORE2~q ),
	.datae(!\datapathUnit|regFile|RAM~2_combout ),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0_bypass [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg3[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg3[2]~2 .extended_lut = "off";
defparam \sevSeg3[2]~2 .lut_mask = 64'h00010000000D000F;
defparam \sevSeg3[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N5
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[32]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass[32]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[32]~DUPLICATE .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[32]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N36
cyclonev_lcell_comb \sevSeg3[3]~3 (
// Equation(s):
// \sevSeg3[3]~3_combout  = ( \datapathUnit|regFile|WideOr0~combout  & ( \currentState.STORE2~q  & ( (!\datapathUnit|regFile|RAM~2_combout  & ((!\datapathUnit|regFile|RAM_rtl_0_bypass[32]~DUPLICATE_q  & ((\datapathUnit|regFile|RAM_rtl_0_bypass [31]))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass[32]~DUPLICATE_q  & (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a11 )))) # (\datapathUnit|regFile|RAM~2_combout  & (((\datapathUnit|regFile|RAM_rtl_0_bypass [31])))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM~2_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a11 ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass[32]~DUPLICATE_q ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [31]),
	.datae(!\datapathUnit|regFile|WideOr0~combout ),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg3[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg3[3]~3 .extended_lut = "off";
defparam \sevSeg3[3]~3 .lut_mask = 64'h00000000000002F7;
defparam \sevSeg3[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N34
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[28] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [28]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N12
cyclonev_lcell_comb \sevSeg3[1]~1 (
// Equation(s):
// \sevSeg3[1]~1_combout  = ( \datapathUnit|regFile|RAM~2_combout  & ( \currentState.STORE2~q  & ( (\datapathUnit|regFile|RAM_rtl_0_bypass [27] & \datapathUnit|regFile|WideOr0~combout ) ) ) ) # ( !\datapathUnit|regFile|RAM~2_combout  & ( 
// \currentState.STORE2~q  & ( (\datapathUnit|regFile|WideOr0~combout  & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [28] & (\datapathUnit|regFile|RAM_rtl_0_bypass [27])) # (\datapathUnit|regFile|RAM_rtl_0_bypass [28] & 
// ((\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a9 ))))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM_rtl_0_bypass [27]),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass [28]),
	.datac(!\datapathUnit|regFile|WideOr0~combout ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a9 ),
	.datae(!\datapathUnit|regFile|RAM~2_combout ),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg3[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg3[1]~1 .extended_lut = "off";
defparam \sevSeg3[1]~1 .lut_mask = 64'h0000000004070505;
defparam \sevSeg3[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N54
cyclonev_lcell_comb \sevSegUnit3|WideOr6~0 (
// Equation(s):
// \sevSegUnit3|WideOr6~0_combout  = ( \sevSeg3[3]~3_combout  & ( \sevSeg3[1]~1_combout  & ( (\sevSeg3[0]~0_combout  & !\sevSeg3[2]~2_combout ) ) ) ) # ( \sevSeg3[3]~3_combout  & ( !\sevSeg3[1]~1_combout  & ( \sevSeg3[2]~2_combout  ) ) ) # ( 
// !\sevSeg3[3]~3_combout  & ( !\sevSeg3[1]~1_combout  & ( !\sevSeg3[0]~0_combout  $ (!\sevSeg3[2]~2_combout ) ) ) )

	.dataa(!\sevSeg3[0]~0_combout ),
	.datab(gnd),
	.datac(!\sevSeg3[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg3[3]~3_combout ),
	.dataf(!\sevSeg3[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit3|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit3|WideOr6~0 .extended_lut = "off";
defparam \sevSegUnit3|WideOr6~0 .lut_mask = 64'h5A5A0F0F00005050;
defparam \sevSegUnit3|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N39
cyclonev_lcell_comb \sevSegUnit3|WideOr5~0 (
// Equation(s):
// \sevSegUnit3|WideOr5~0_combout  = ( \sevSeg3[3]~3_combout  & ( \sevSeg3[0]~0_combout  & ( \sevSeg3[1]~1_combout  ) ) ) # ( !\sevSeg3[3]~3_combout  & ( \sevSeg3[0]~0_combout  & ( (\sevSeg3[2]~2_combout  & !\sevSeg3[1]~1_combout ) ) ) ) # ( 
// \sevSeg3[3]~3_combout  & ( !\sevSeg3[0]~0_combout  & ( \sevSeg3[2]~2_combout  ) ) ) # ( !\sevSeg3[3]~3_combout  & ( !\sevSeg3[0]~0_combout  & ( (\sevSeg3[2]~2_combout  & \sevSeg3[1]~1_combout ) ) ) )

	.dataa(!\sevSeg3[2]~2_combout ),
	.datab(gnd),
	.datac(!\sevSeg3[1]~1_combout ),
	.datad(gnd),
	.datae(!\sevSeg3[3]~3_combout ),
	.dataf(!\sevSeg3[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit3|WideOr5~0 .extended_lut = "off";
defparam \sevSegUnit3|WideOr5~0 .lut_mask = 64'h0505555550500F0F;
defparam \sevSegUnit3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N42
cyclonev_lcell_comb \sevSegUnit3|WideOr4~0 (
// Equation(s):
// \sevSegUnit3|WideOr4~0_combout  = ( \sevSeg3[1]~1_combout  & ( (!\sevSeg3[2]~2_combout  & (!\sevSeg3[0]~0_combout  & !\sevSeg3[3]~3_combout )) # (\sevSeg3[2]~2_combout  & ((\sevSeg3[3]~3_combout ))) ) ) # ( !\sevSeg3[1]~1_combout  & ( 
// (\sevSeg3[2]~2_combout  & (!\sevSeg3[0]~0_combout  & \sevSeg3[3]~3_combout )) ) )

	.dataa(!\sevSeg3[2]~2_combout ),
	.datab(gnd),
	.datac(!\sevSeg3[0]~0_combout ),
	.datad(!\sevSeg3[3]~3_combout ),
	.datae(gnd),
	.dataf(!\sevSeg3[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit3|WideOr4~0 .extended_lut = "off";
defparam \sevSegUnit3|WideOr4~0 .lut_mask = 64'h00500050A055A055;
defparam \sevSegUnit3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N45
cyclonev_lcell_comb \sevSegUnit3|WideOr3~0 (
// Equation(s):
// \sevSegUnit3|WideOr3~0_combout  = ( \sevSeg3[0]~0_combout  & ( !\sevSeg3[2]~2_combout  $ (\sevSeg3[1]~1_combout ) ) ) # ( !\sevSeg3[0]~0_combout  & ( (!\sevSeg3[2]~2_combout  & (\sevSeg3[1]~1_combout  & \sevSeg3[3]~3_combout )) # (\sevSeg3[2]~2_combout  & 
// (!\sevSeg3[1]~1_combout  & !\sevSeg3[3]~3_combout )) ) )

	.dataa(!\sevSeg3[2]~2_combout ),
	.datab(gnd),
	.datac(!\sevSeg3[1]~1_combout ),
	.datad(!\sevSeg3[3]~3_combout ),
	.datae(gnd),
	.dataf(!\sevSeg3[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit3|WideOr3~0 .extended_lut = "off";
defparam \sevSegUnit3|WideOr3~0 .lut_mask = 64'h500A500AA5A5A5A5;
defparam \sevSegUnit3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N24
cyclonev_lcell_comb \sevSegUnit3|WideOr2~0 (
// Equation(s):
// \sevSegUnit3|WideOr2~0_combout  = ( \sevSeg3[0]~0_combout  & ( (!\sevSeg3[3]~3_combout ) # ((!\sevSeg3[1]~1_combout  & !\sevSeg3[2]~2_combout )) ) ) # ( !\sevSeg3[0]~0_combout  & ( (!\sevSeg3[1]~1_combout  & (\sevSeg3[2]~2_combout  & 
// !\sevSeg3[3]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\sevSeg3[1]~1_combout ),
	.datac(!\sevSeg3[2]~2_combout ),
	.datad(!\sevSeg3[3]~3_combout ),
	.datae(gnd),
	.dataf(!\sevSeg3[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit3|WideOr2~0 .extended_lut = "off";
defparam \sevSegUnit3|WideOr2~0 .lut_mask = 64'h0C000C00FFC0FFC0;
defparam \sevSegUnit3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N27
cyclonev_lcell_comb \sevSegUnit3|WideOr1~0 (
// Equation(s):
// \sevSegUnit3|WideOr1~0_combout  = ( \sevSeg3[0]~0_combout  & ( !\sevSeg3[3]~3_combout  $ (((\sevSeg3[2]~2_combout  & !\sevSeg3[1]~1_combout ))) ) ) # ( !\sevSeg3[0]~0_combout  & ( (!\sevSeg3[2]~2_combout  & (\sevSeg3[1]~1_combout  & !\sevSeg3[3]~3_combout 
// )) # (\sevSeg3[2]~2_combout  & (!\sevSeg3[1]~1_combout  & \sevSeg3[3]~3_combout )) ) )

	.dataa(!\sevSeg3[2]~2_combout ),
	.datab(!\sevSeg3[1]~1_combout ),
	.datac(!\sevSeg3[3]~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\sevSeg3[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit3|WideOr1~0 .extended_lut = "off";
defparam \sevSegUnit3|WideOr1~0 .lut_mask = 64'h24242424B4B4B4B4;
defparam \sevSegUnit3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y9_N12
cyclonev_lcell_comb \sevSegUnit3|WideOr0~0 (
// Equation(s):
// \sevSegUnit3|WideOr0~0_combout  = ( \sevSeg3[1]~1_combout  & ( (!\sevSeg3[0]~0_combout ) # ((!\sevSeg3[2]~2_combout ) # (\sevSeg3[3]~3_combout )) ) ) # ( !\sevSeg3[1]~1_combout  & ( (\sevSeg3[3]~3_combout ) # (\sevSeg3[2]~2_combout ) ) )

	.dataa(!\sevSeg3[0]~0_combout ),
	.datab(gnd),
	.datac(!\sevSeg3[2]~2_combout ),
	.datad(!\sevSeg3[3]~3_combout ),
	.datae(gnd),
	.dataf(!\sevSeg3[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit3|WideOr0~0 .extended_lut = "off";
defparam \sevSegUnit3|WideOr0~0 .lut_mask = 64'h0FFF0FFFFAFFFAFF;
defparam \sevSegUnit3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y8_N39
cyclonev_lcell_comb \sevSeg4[2]~2 (
// Equation(s):
// \sevSeg4[2]~2_combout  = ( \datapathUnit|regFile|WideOr0~combout  & ( \datapathUnit|regFile|RAM_rtl_0_bypass [37] & ( (\currentState.STORE2~q  & (((!\datapathUnit|regFile|RAM_rtl_0_bypass [38]) # 
// (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a14 )) # (\datapathUnit|regFile|RAM~2_combout ))) ) ) ) # ( \datapathUnit|regFile|WideOr0~combout  & ( !\datapathUnit|regFile|RAM_rtl_0_bypass [37] & ( (!\datapathUnit|regFile|RAM~2_combout  & 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [38] & (\currentState.STORE2~q  & \datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a14 ))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM~2_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass [38]),
	.datac(!\currentState.STORE2~q ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a14 ),
	.datae(!\datapathUnit|regFile|WideOr0~combout ),
	.dataf(!\datapathUnit|regFile|RAM_rtl_0_bypass [37]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg4[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg4[2]~2 .extended_lut = "off";
defparam \sevSeg4[2]~2 .lut_mask = 64'h0000000200000D0F;
defparam \sevSeg4[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y9_N22
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[40] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [40]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y9_N45
cyclonev_lcell_comb \sevSeg4[3]~3 (
// Equation(s):
// \sevSeg4[3]~3_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass [39] & ( \currentState.STORE2~q  & ( (\datapathUnit|regFile|WideOr0~combout  & (((!\datapathUnit|regFile|RAM_rtl_0_bypass [40]) # (\datapathUnit|regFile|RAM~2_combout )) # 
// (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a15 ))) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass [39] & ( \currentState.STORE2~q  & ( (\datapathUnit|regFile|WideOr0~combout  & 
// (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a15  & (\datapathUnit|regFile|RAM_rtl_0_bypass [40] & !\datapathUnit|regFile|RAM~2_combout ))) ) ) )

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a15 ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0_bypass [40]),
	.datad(!\datapathUnit|regFile|RAM~2_combout ),
	.datae(!\datapathUnit|regFile|RAM_rtl_0_bypass [39]),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg4[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg4[3]~3 .extended_lut = "off";
defparam \sevSeg4[3]~3 .lut_mask = 64'h0000000001005155;
defparam \sevSeg4[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y9_N0
cyclonev_lcell_comb \sevSeg4[0]~0 (
// Equation(s):
// \sevSeg4[0]~0_combout  = ( \datapathUnit|regFile|WideOr0~combout  & ( \currentState.STORE2~q  & ( (!\datapathUnit|regFile|RAM~2_combout  & ((!\datapathUnit|regFile|RAM_rtl_0_bypass [34] & ((\datapathUnit|regFile|RAM_rtl_0_bypass [33]))) # 
// (\datapathUnit|regFile|RAM_rtl_0_bypass [34] & (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a12 )))) # (\datapathUnit|regFile|RAM~2_combout  & (((\datapathUnit|regFile|RAM_rtl_0_bypass [33])))) ) ) )

	.dataa(!\datapathUnit|regFile|RAM~2_combout ),
	.datab(!\datapathUnit|regFile|RAM_rtl_0_bypass [34]),
	.datac(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a12 ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [33]),
	.datae(!\datapathUnit|regFile|WideOr0~combout ),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg4[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg4[0]~0 .extended_lut = "off";
defparam \sevSeg4[0]~0 .lut_mask = 64'h00000000000002DF;
defparam \sevSeg4[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y9_N13
dffeas \datapathUnit|regFile|RAM_rtl_0_bypass[36] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\datapathUnit|regFile|RAM_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\datapathUnit|regFile|RAM_rtl_0_bypass [36]),
	.prn(vcc));
// synopsys translate_off
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \datapathUnit|regFile|RAM_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y9_N33
cyclonev_lcell_comb \sevSeg4[1]~1 (
// Equation(s):
// \sevSeg4[1]~1_combout  = ( \datapathUnit|regFile|RAM_rtl_0_bypass [36] & ( \currentState.STORE2~q  & ( (\datapathUnit|regFile|WideOr0~combout  & ((!\datapathUnit|regFile|RAM~2_combout  & (\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a13 )) # 
// (\datapathUnit|regFile|RAM~2_combout  & ((\datapathUnit|regFile|RAM_rtl_0_bypass [35]))))) ) ) ) # ( !\datapathUnit|regFile|RAM_rtl_0_bypass [36] & ( \currentState.STORE2~q  & ( (\datapathUnit|regFile|WideOr0~combout  & 
// \datapathUnit|regFile|RAM_rtl_0_bypass [35]) ) ) )

	.dataa(!\datapathUnit|regFile|WideOr0~combout ),
	.datab(!\datapathUnit|regFile|RAM~2_combout ),
	.datac(!\datapathUnit|regFile|RAM_rtl_0|auto_generated|ram_block1a13 ),
	.datad(!\datapathUnit|regFile|RAM_rtl_0_bypass [35]),
	.datae(!\datapathUnit|regFile|RAM_rtl_0_bypass [36]),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSeg4[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSeg4[1]~1 .extended_lut = "off";
defparam \sevSeg4[1]~1 .lut_mask = 64'h0000000000550415;
defparam \sevSeg4[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N15
cyclonev_lcell_comb \sevSegUnit4|WideOr6~0 (
// Equation(s):
// \sevSegUnit4|WideOr6~0_combout  = ( \sevSeg4[0]~0_combout  & ( \sevSeg4[1]~1_combout  & ( (!\sevSeg4[2]~2_combout  & \sevSeg4[3]~3_combout ) ) ) ) # ( \sevSeg4[0]~0_combout  & ( !\sevSeg4[1]~1_combout  & ( !\sevSeg4[2]~2_combout  $ (\sevSeg4[3]~3_combout 
// ) ) ) ) # ( !\sevSeg4[0]~0_combout  & ( !\sevSeg4[1]~1_combout  & ( \sevSeg4[2]~2_combout  ) ) )

	.dataa(!\sevSeg4[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sevSeg4[3]~3_combout ),
	.datae(!\sevSeg4[0]~0_combout ),
	.dataf(!\sevSeg4[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit4|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit4|WideOr6~0 .extended_lut = "off";
defparam \sevSegUnit4|WideOr6~0 .lut_mask = 64'h5555AA55000000AA;
defparam \sevSegUnit4|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N6
cyclonev_lcell_comb \sevSegUnit4|WideOr5~0 (
// Equation(s):
// \sevSegUnit4|WideOr5~0_combout  = ( \sevSeg4[0]~0_combout  & ( \sevSeg4[3]~3_combout  & ( \sevSeg4[1]~1_combout  ) ) ) # ( !\sevSeg4[0]~0_combout  & ( \sevSeg4[3]~3_combout  & ( \sevSeg4[2]~2_combout  ) ) ) # ( \sevSeg4[0]~0_combout  & ( 
// !\sevSeg4[3]~3_combout  & ( (!\sevSeg4[1]~1_combout  & \sevSeg4[2]~2_combout ) ) ) ) # ( !\sevSeg4[0]~0_combout  & ( !\sevSeg4[3]~3_combout  & ( (\sevSeg4[1]~1_combout  & \sevSeg4[2]~2_combout ) ) ) )

	.dataa(!\sevSeg4[1]~1_combout ),
	.datab(gnd),
	.datac(!\sevSeg4[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg4[0]~0_combout ),
	.dataf(!\sevSeg4[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit4|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit4|WideOr5~0 .extended_lut = "off";
defparam \sevSegUnit4|WideOr5~0 .lut_mask = 64'h05050A0A0F0F5555;
defparam \sevSegUnit4|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N0
cyclonev_lcell_comb \sevSegUnit4|WideOr4~0 (
// Equation(s):
// \sevSegUnit4|WideOr4~0_combout  = ( \sevSeg4[0]~0_combout  & ( \sevSeg4[3]~3_combout  & ( (\sevSeg4[1]~1_combout  & \sevSeg4[2]~2_combout ) ) ) ) # ( !\sevSeg4[0]~0_combout  & ( \sevSeg4[3]~3_combout  & ( \sevSeg4[2]~2_combout  ) ) ) # ( 
// !\sevSeg4[0]~0_combout  & ( !\sevSeg4[3]~3_combout  & ( (\sevSeg4[1]~1_combout  & !\sevSeg4[2]~2_combout ) ) ) )

	.dataa(!\sevSeg4[1]~1_combout ),
	.datab(gnd),
	.datac(!\sevSeg4[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg4[0]~0_combout ),
	.dataf(!\sevSeg4[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit4|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit4|WideOr4~0 .extended_lut = "off";
defparam \sevSegUnit4|WideOr4~0 .lut_mask = 64'h505000000F0F0505;
defparam \sevSegUnit4|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N54
cyclonev_lcell_comb \sevSegUnit4|WideOr3~0 (
// Equation(s):
// \sevSegUnit4|WideOr3~0_combout  = ( \sevSeg4[0]~0_combout  & ( \sevSeg4[3]~3_combout  & ( !\sevSeg4[1]~1_combout  $ (\sevSeg4[2]~2_combout ) ) ) ) # ( !\sevSeg4[0]~0_combout  & ( \sevSeg4[3]~3_combout  & ( (\sevSeg4[1]~1_combout  & !\sevSeg4[2]~2_combout 
// ) ) ) ) # ( \sevSeg4[0]~0_combout  & ( !\sevSeg4[3]~3_combout  & ( !\sevSeg4[1]~1_combout  $ (\sevSeg4[2]~2_combout ) ) ) ) # ( !\sevSeg4[0]~0_combout  & ( !\sevSeg4[3]~3_combout  & ( (!\sevSeg4[1]~1_combout  & \sevSeg4[2]~2_combout ) ) ) )

	.dataa(!\sevSeg4[1]~1_combout ),
	.datab(gnd),
	.datac(!\sevSeg4[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg4[0]~0_combout ),
	.dataf(!\sevSeg4[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit4|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit4|WideOr3~0 .extended_lut = "off";
defparam \sevSegUnit4|WideOr3~0 .lut_mask = 64'h0A0AA5A55050A5A5;
defparam \sevSegUnit4|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N36
cyclonev_lcell_comb \sevSegUnit4|WideOr2~0 (
// Equation(s):
// \sevSegUnit4|WideOr2~0_combout  = ( \sevSeg4[0]~0_combout  & ( \sevSeg4[3]~3_combout  & ( (!\sevSeg4[1]~1_combout  & !\sevSeg4[2]~2_combout ) ) ) ) # ( \sevSeg4[0]~0_combout  & ( !\sevSeg4[3]~3_combout  ) ) # ( !\sevSeg4[0]~0_combout  & ( 
// !\sevSeg4[3]~3_combout  & ( (!\sevSeg4[1]~1_combout  & \sevSeg4[2]~2_combout ) ) ) )

	.dataa(!\sevSeg4[1]~1_combout ),
	.datab(gnd),
	.datac(!\sevSeg4[2]~2_combout ),
	.datad(gnd),
	.datae(!\sevSeg4[0]~0_combout ),
	.dataf(!\sevSeg4[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit4|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit4|WideOr2~0 .extended_lut = "off";
defparam \sevSegUnit4|WideOr2~0 .lut_mask = 64'h0A0AFFFF0000A0A0;
defparam \sevSegUnit4|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N45
cyclonev_lcell_comb \sevSegUnit4|WideOr1~0 (
// Equation(s):
// \sevSegUnit4|WideOr1~0_combout  = ( \sevSeg4[0]~0_combout  & ( \sevSeg4[1]~1_combout  & ( !\sevSeg4[3]~3_combout  ) ) ) # ( !\sevSeg4[0]~0_combout  & ( \sevSeg4[1]~1_combout  & ( (!\sevSeg4[2]~2_combout  & !\sevSeg4[3]~3_combout ) ) ) ) # ( 
// \sevSeg4[0]~0_combout  & ( !\sevSeg4[1]~1_combout  & ( !\sevSeg4[2]~2_combout  $ (\sevSeg4[3]~3_combout ) ) ) ) # ( !\sevSeg4[0]~0_combout  & ( !\sevSeg4[1]~1_combout  & ( (\sevSeg4[2]~2_combout  & \sevSeg4[3]~3_combout ) ) ) )

	.dataa(!\sevSeg4[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sevSeg4[3]~3_combout ),
	.datae(!\sevSeg4[0]~0_combout ),
	.dataf(!\sevSeg4[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit4|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit4|WideOr1~0 .extended_lut = "off";
defparam \sevSegUnit4|WideOr1~0 .lut_mask = 64'h0055AA55AA00FF00;
defparam \sevSegUnit4|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y8_N27
cyclonev_lcell_comb \sevSegUnit4|WideOr0~0 (
// Equation(s):
// \sevSegUnit4|WideOr0~0_combout  = ( \sevSeg4[0]~0_combout  & ( \sevSeg4[1]~1_combout  & ( (!\sevSeg4[2]~2_combout ) # (\sevSeg4[3]~3_combout ) ) ) ) # ( !\sevSeg4[0]~0_combout  & ( \sevSeg4[1]~1_combout  ) ) # ( \sevSeg4[0]~0_combout  & ( 
// !\sevSeg4[1]~1_combout  & ( (\sevSeg4[3]~3_combout ) # (\sevSeg4[2]~2_combout ) ) ) ) # ( !\sevSeg4[0]~0_combout  & ( !\sevSeg4[1]~1_combout  & ( (\sevSeg4[3]~3_combout ) # (\sevSeg4[2]~2_combout ) ) ) )

	.dataa(!\sevSeg4[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\sevSeg4[3]~3_combout ),
	.datae(!\sevSeg4[0]~0_combout ),
	.dataf(!\sevSeg4[1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\sevSegUnit4|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \sevSegUnit4|WideOr0~0 .extended_lut = "off";
defparam \sevSegUnit4|WideOr0~0 .lut_mask = 64'h55FF55FFFFFFAAFF;
defparam \sevSegUnit4|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N39
cyclonev_lcell_comb WideOr52(
// Equation(s):
// \WideOr52~combout  = ( \currentState.SUM3~DUPLICATE_q  ) # ( !\currentState.SUM3~DUPLICATE_q  & ( (((\currentState.LOAD1~q ) # (\currentState.LOAD3~q )) # (\currentState.SUM1~q )) # (\currentState.STORE2~q ) ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(!\currentState.SUM1~q ),
	.datac(!\currentState.LOAD3~q ),
	.datad(!\currentState.LOAD1~q ),
	.datae(gnd),
	.dataf(!\currentState.SUM3~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr52~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr52.extended_lut = "off";
defparam WideOr52.lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam WideOr52.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N51
cyclonev_lcell_comb WideOr44(
// Equation(s):
// \WideOr44~combout  = ( \currentState.RAM_Instr2_2~q  & ( \currentState.RbBits~q  ) ) # ( !\currentState.RAM_Instr2_2~q  & ( \currentState.RbBits~q  ) ) # ( \currentState.RAM_Instr2_2~q  & ( !\currentState.RbBits~q  ) ) # ( !\currentState.RAM_Instr2_2~q  & 
// ( !\currentState.RbBits~q  & ( (((\currentState.RAM_Instr1_2~q ) # (\currentState.RAM_Instr4_2~q )) # (\WideOr18~0_combout )) # (\currentState.RAM_Instr3_2~q ) ) ) )

	.dataa(!\currentState.RAM_Instr3_2~q ),
	.datab(!\WideOr18~0_combout ),
	.datac(!\currentState.RAM_Instr4_2~q ),
	.datad(!\currentState.RAM_Instr1_2~q ),
	.datae(!\currentState.RAM_Instr2_2~q ),
	.dataf(!\currentState.RbBits~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr44~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr44.extended_lut = "off";
defparam WideOr44.lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam WideOr44.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N45
cyclonev_lcell_comb \LEDS[0]$latch (
// Equation(s):
// \LEDS[0]$latch~combout  = ( \WideOr44~combout  & ( \LEDS[0]$latch~combout  ) ) # ( !\WideOr44~combout  & ( !\WideOr52~combout  ) )

	.dataa(gnd),
	.datab(!\WideOr52~combout ),
	.datac(gnd),
	.datad(!\LEDS[0]$latch~combout ),
	.datae(gnd),
	.dataf(!\WideOr44~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDS[0]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDS[0]$latch .extended_lut = "off";
defparam \LEDS[0]$latch .lut_mask = 64'hCCCCCCCC00FF00FF;
defparam \LEDS[0]$latch .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N57
cyclonev_lcell_comb WideOr50(
// Equation(s):
// \WideOr50~combout  = ( \currentState.SUM1~q  ) # ( !\currentState.SUM1~q  & ( (((\currentState.LOAD1~q ) # (\currentState.LOAD2~q )) # (\currentState.SUM2~q )) # (\currentState.STORE2~q ) ) )

	.dataa(!\currentState.STORE2~q ),
	.datab(!\currentState.SUM2~q ),
	.datac(!\currentState.LOAD2~q ),
	.datad(!\currentState.LOAD1~q ),
	.datae(gnd),
	.dataf(!\currentState.SUM1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr50~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr50.extended_lut = "off";
defparam WideOr50.lut_mask = 64'h7FFF7FFFFFFFFFFF;
defparam WideOr50.shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y8_N54
cyclonev_lcell_comb \LEDS[1]$latch (
// Equation(s):
// \LEDS[1]$latch~combout  = ( \WideOr44~combout  & ( \LEDS[1]$latch~combout  ) ) # ( !\WideOr44~combout  & ( \WideOr50~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr50~combout ),
	.datad(!\LEDS[1]$latch~combout ),
	.datae(gnd),
	.dataf(!\WideOr44~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDS[1]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDS[1]$latch .extended_lut = "off";
defparam \LEDS[1]$latch .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \LEDS[1]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N42
cyclonev_lcell_comb WideOr48(
// Equation(s):
// \WideOr48~combout  = ( \currentState.LOAD4~q  ) # ( !\currentState.LOAD4~q  & ( ((\currentState.SUM2~q ) # (\currentState.SUM1~q )) # (\currentState.LOAD3~q ) ) )

	.dataa(!\currentState.LOAD3~q ),
	.datab(!\currentState.SUM1~q ),
	.datac(!\currentState.SUM2~q ),
	.datad(gnd),
	.datae(!\currentState.LOAD4~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr48~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr48.extended_lut = "off";
defparam WideOr48.lut_mask = 64'h7F7FFFFF7F7FFFFF;
defparam WideOr48.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y8_N57
cyclonev_lcell_comb \LEDS[2]$latch (
// Equation(s):
// \LEDS[2]$latch~combout  = ( \WideOr48~combout  & ( (!\WideOr44~combout ) # (\LEDS[2]$latch~combout ) ) ) # ( !\WideOr48~combout  & ( (\LEDS[2]$latch~combout  & \WideOr44~combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LEDS[2]$latch~combout ),
	.datad(!\WideOr44~combout ),
	.datae(gnd),
	.dataf(!\WideOr48~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDS[2]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDS[2]$latch .extended_lut = "off";
defparam \LEDS[2]$latch .lut_mask = 64'h000F000FFF0FFF0F;
defparam \LEDS[2]$latch .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N9
cyclonev_lcell_comb WideOr46(
// Equation(s):
// \WideOr46~combout  = ( \currentState.STORE1~q  & ( \currentState.STORE2~q  ) ) # ( !\currentState.STORE1~q  & ( \currentState.STORE2~q  ) ) # ( \currentState.STORE1~q  & ( !\currentState.STORE2~q  ) ) # ( !\currentState.STORE1~q  & ( 
// !\currentState.STORE2~q  & ( \currentState.SUM3~q  ) ) )

	.dataa(gnd),
	.datab(!\currentState.SUM3~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\currentState.STORE1~q ),
	.dataf(!\currentState.STORE2~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr46~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam WideOr46.extended_lut = "off";
defparam WideOr46.lut_mask = 64'h3333FFFFFFFFFFFF;
defparam WideOr46.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y8_N0
cyclonev_lcell_comb \LEDS[3]$latch (
// Equation(s):
// \LEDS[3]$latch~combout  = ( \LEDS[3]$latch~combout  & ( \WideOr46~combout  ) ) # ( !\LEDS[3]$latch~combout  & ( \WideOr46~combout  & ( !\WideOr44~combout  ) ) ) # ( \LEDS[3]$latch~combout  & ( !\WideOr46~combout  & ( \WideOr44~combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\WideOr44~combout ),
	.datad(gnd),
	.datae(!\LEDS[3]$latch~combout ),
	.dataf(!\WideOr46~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LEDS[3]$latch~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LEDS[3]$latch .extended_lut = "off";
defparam \LEDS[3]$latch .lut_mask = 64'h00000F0FF0F0FFFF;
defparam \LEDS[3]$latch .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N41
cyclonev_io_ibuf \switches[4]~input (
	.i(switches[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[4]~input_o ));
// synopsys translate_off
defparam \switches[4]~input .bus_hold = "false";
defparam \switches[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N18
cyclonev_io_ibuf \switches[5]~input (
	.i(switches[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[5]~input_o ));
// synopsys translate_off
defparam \switches[5]~input .bus_hold = "false";
defparam \switches[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N35
cyclonev_io_ibuf \switches[6]~input (
	.i(switches[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[6]~input_o ));
// synopsys translate_off
defparam \switches[6]~input .bus_hold = "false";
defparam \switches[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \switches[7]~input (
	.i(switches[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\switches[7]~input_o ));
// synopsys translate_off
defparam \switches[7]~input .bus_hold = "false";
defparam \switches[7]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
