

================================================================
== Vitis HLS Report for 'MPSQ'
================================================================
* Date:           Sat Jun 27 14:15:34 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initGDarrayDecoded_perLayer   |        ?|        ?|         ?|          -|          -|     5|        no|
        | + initGDarrayDecoded_perPoint  |        ?|        ?|         2|          1|          1|     ?|       yes|
        |- shadowQuilt_loop              |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 8 
4 --> 5 
5 --> 7 6 
6 --> 5 
7 --> 3 
8 --> 9 
9 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%patches_parameters_V = alloca i64 1" [patchMaker.cpp:594]   --->   Operation 10 'alloca' 'patches_parameters_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V = alloca i64 1" [patchMaker.cpp:610]   --->   Operation 11 'alloca' 'GDarrayDecoded_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_1 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln603 = call void @initializeArrays, i64 %patches_superpoints, i32 %patches_parameters_V" [patchMaker.cpp:603]   --->   Operation 12 'call' 'call_ln603' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.38>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18"   --->   Operation 13 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stop"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stop, void @empty_10, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %ppl"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ppl, void @empty_10, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %leftRight"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %leftRight, void @empty_10, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_patches"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_patches, void @empty_10, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %GDarray, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %GDarray"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %GDn_points, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %GDn_points"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints, void @empty_12, i32 0, i32 0, void @empty_11, i32 4294967295, i32 0, void @empty_11, void @empty_11, void @empty_11, i32 0, i32 0, i32 0, i32 0, void @empty_11, void @empty_11"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %patches_superpoints"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ppl_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %ppl"   --->   Operation 28 'read' 'ppl_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln603 = call void @initializeArrays, i64 %patches_superpoints, i32 %patches_parameters_V" [patchMaker.cpp:603]   --->   Operation 29 'call' 'call_ln603' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln618 = br void" [patchMaker.cpp:618]   --->   Operation 30 'br' 'br_ln618' <Predicate = true> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.69>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%a = phi i3 %add_ln618, void %._crit_edge.loopexit, i3 0, void" [patchMaker.cpp:618]   --->   Operation 31 'phi' 'a' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.57ns)   --->   "%add_ln618 = add i3 %a, i3 1" [patchMaker.cpp:618]   --->   Operation 32 'add' 'add_ln618' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.49ns)   --->   "%icmp_ln618 = icmp_eq  i3 %a, i3 5" [patchMaker.cpp:618]   --->   Operation 33 'icmp' 'icmp_ln618' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln618 = br i1 %icmp_ln618, void %.split2, void %.preheader.preheader" [patchMaker.cpp:618]   --->   Operation 35 'br' 'br_ln618' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln618 = zext i3 %a" [patchMaker.cpp:618]   --->   Operation 36 'zext' 'zext_ln618' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%GDn_points_addr = getelementptr i32 %GDn_points, i64 0, i64 %zext_ln618" [patchMaker.cpp:618]   --->   Operation 37 'getelementptr' 'GDn_points_addr' <Predicate = (!icmp_ln618)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:618]   --->   Operation 38 'load' 'GDn_points_load' <Predicate = (!icmp_ln618)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_3 : Operation 39 [1/1] (0.38ns)   --->   "%br_ln601 = br void %.preheader" [patchMaker.cpp:601]   --->   Operation 39 'br' 'br_ln601' <Predicate = (icmp_ln618)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.69>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %a, i8 0" [patchMaker.cpp:629]   --->   Operation 40 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln618_1 = zext i11 %tmp" [patchMaker.cpp:618]   --->   Operation 41 'zext' 'zext_ln618_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln618 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [patchMaker.cpp:618]   --->   Operation 42 'specloopname' 'specloopname_ln618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (0.69ns)   --->   "%GDn_points_load = load i3 %GDn_points_addr" [patchMaker.cpp:618]   --->   Operation 43 'load' 'GDn_points_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i3.i11, i3 %a, i11 0" [patchMaker.cpp:629]   --->   Operation 44 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.38ns)   --->   "%br_ln624 = br void" [patchMaker.cpp:624]   --->   Operation 45 'br' 'br_ln624' <Predicate = true> <Delay = 0.38>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%b = phi i12 %add_ln624, void %.split, i12 0, void %.split2" [patchMaker.cpp:624]   --->   Operation 46 'phi' 'b' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.74ns)   --->   "%add_ln624 = add i12 %b, i12 1" [patchMaker.cpp:624]   --->   Operation 47 'add' 'add_ln624' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%b_cast = zext i12 %b" [patchMaker.cpp:624]   --->   Operation 48 'zext' 'b_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 49 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.85ns)   --->   "%icmp_ln624 = icmp_eq  i32 %b_cast, i32 %GDn_points_load" [patchMaker.cpp:624]   --->   Operation 50 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln624 = br i1 %icmp_ln624, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:624]   --->   Operation 51 'br' 'br_ln624' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln629 = zext i12 %b" [patchMaker.cpp:629]   --->   Operation 52 'zext' 'zext_ln629' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.74ns)   --->   "%add_ln629_1 = add i13 %zext_ln618_1, i13 %zext_ln629" [patchMaker.cpp:629]   --->   Operation 53 'add' 'add_ln629_1' <Predicate = (!icmp_ln624)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln629 = trunc i13 %add_ln629_1" [patchMaker.cpp:629]   --->   Operation 54 'trunc' 'trunc_ln629' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln629_1 = trunc i12 %b" [patchMaker.cpp:629]   --->   Operation 55 'trunc' 'trunc_ln629_1' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln629_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i11.i3, i11 %trunc_ln629_1, i3 0" [patchMaker.cpp:629]   --->   Operation 56 'bitconcatenate' 'shl_ln629_1' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.76ns)   --->   "%add_ln629 = add i14 %shl_ln629_1, i14 %shl_ln" [patchMaker.cpp:629]   --->   Operation 57 'add' 'add_ln629' <Predicate = (!icmp_ln624)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i3 @_ssdm_op_PartSelect.i3.i14.i32.i32, i14 %add_ln629, i32 11, i32 13" [patchMaker.cpp:629]   --->   Operation 58 'partselect' 'lshr_ln' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln629_2 = trunc i12 %b" [patchMaker.cpp:629]   --->   Operation 59 'trunc' 'trunc_ln629_2' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %lshr_ln, i8 %trunc_ln629_2" [patchMaker.cpp:629]   --->   Operation 60 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln629_1 = zext i11 %tmp_s" [patchMaker.cpp:629]   --->   Operation 61 'zext' 'zext_ln629_1' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%GDarray_addr = getelementptr i64 %GDarray, i64 0, i64 %zext_ln629_1" [patchMaker.cpp:629]   --->   Operation 62 'getelementptr' 'GDarray_addr' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_5 : Operation 63 [2/2] (1.64ns)   --->   "%packedCoordinates_V = load i11 %GDarray_addr" [patchMaker.cpp:629]   --->   Operation 63 'load' 'packedCoordinates_V' <Predicate = (!icmp_ln624)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1280> <RAM>

State 6 <SV = 5> <Delay = 3.29>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %add_ln629_1, i1 0" [patchMaker.cpp:629]   --->   Operation 64 'bitconcatenate' 'tmp_68' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln629_2 = zext i14 %tmp_68" [patchMaker.cpp:629]   --->   Operation 65 'zext' 'zext_ln629_2' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_165_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i11.i1, i11 %trunc_ln629, i1 0" [patchMaker.cpp:629]   --->   Operation 66 'bitconcatenate' 'tmp_165_cast' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V_addr = getelementptr i32 %GDarrayDecoded_V, i64 0, i64 %zext_ln629_2" [patchMaker.cpp:629]   --->   Operation 67 'getelementptr' 'GDarrayDecoded_V_addr' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln630 = or i12 %tmp_165_cast, i12 1" [patchMaker.cpp:630]   --->   Operation 68 'or' 'or_ln630' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln630 = zext i12 %or_ln630" [patchMaker.cpp:630]   --->   Operation 69 'zext' 'zext_ln630' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%GDarrayDecoded_V_addr_1 = getelementptr i32 %GDarrayDecoded_V, i64 0, i64 %zext_ln630" [patchMaker.cpp:630]   --->   Operation 70 'getelementptr' 'GDarrayDecoded_V_addr_1' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln624 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [patchMaker.cpp:624]   --->   Operation 71 'specloopname' 'specloopname_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 72 [1/2] (1.64ns)   --->   "%packedCoordinates_V = load i11 %GDarray_addr" [patchMaker.cpp:629]   --->   Operation 72 'load' 'packedCoordinates_V' <Predicate = (!icmp_ln624)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1280> <RAM>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %packedCoordinates_V, i32 32, i32 63"   --->   Operation 73 'partselect' 'trunc_ln' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (1.64ns)   --->   "%store_ln629 = store i32 %trunc_ln, i12 %GDarrayDecoded_V_addr" [patchMaker.cpp:629]   --->   Operation 74 'store' 'store_ln629' <Predicate = (!icmp_ln624)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %packedCoordinates_V"   --->   Operation 75 'trunc' 'trunc_ln69' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.64ns)   --->   "%store_ln630 = store i32 %trunc_ln69, i12 %GDarrayDecoded_V_addr_1" [patchMaker.cpp:630]   --->   Operation 76 'store' 'store_ln630' <Predicate = (!icmp_ln624)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2560> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 77 'br' 'br_ln0' <Predicate = (!icmp_ln624)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 78 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.13>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%apexZ0_V_2 = phi i32 %apexZ0_V, void, i32 22000100, void %.preheader.preheader"   --->   Operation 79 'phi' 'apexZ0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%loopCounter = phi i32 %loopCounter_3, void, i32 0, void %.preheader.preheader"   --->   Operation 80 'phi' 'loopCounter' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %apexZ0_V_2, i32 4272967196"   --->   Operation 81 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.88ns)   --->   "%loopCounter_3 = add i32 %loopCounter, i32 1" [patchMaker.cpp:652]   --->   Operation 82 'add' 'loopCounter_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln641 = br i1 %icmp_ln886, void %.loopexit, void" [patchMaker.cpp:641]   --->   Operation 83 'br' 'br_ln641' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [2/2] (1.27ns)   --->   "%apexZ0_V = call i32 @solveNextColumn, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %apexZ0_V_2, i32 %ppl_read, i32 %GDarrayDecoded_V, i32 %patches_parameters_V, i25 %radii, i26 %trapezoid_edges_V" [patchMaker.cpp:643]   --->   Operation 84 'call' 'apexZ0_V' <Predicate = (icmp_ln886)> <Delay = 1.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 85 [1/1] (0.85ns)   --->   "%icmp_ln647 = icmp_sgt  i32 %loopCounter, i32 25" [patchMaker.cpp:647]   --->   Operation 85 'icmp' 'icmp_ln647' <Predicate = (icmp_ln886)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 4> <Delay = 0.38>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln643 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [patchMaker.cpp:643]   --->   Operation 86 'specloopname' 'specloopname_ln643' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_9 : Operation 87 [1/2] (0.38ns)   --->   "%apexZ0_V = call i32 @solveNextColumn, i8 %n_patches, i32 %GDn_points, i64 %patches_superpoints, i32 %apexZ0_V_2, i32 %ppl_read, i32 %GDarrayDecoded_V, i32 %patches_parameters_V, i25 %radii, i26 %trapezoid_edges_V" [patchMaker.cpp:643]   --->   Operation 87 'call' 'apexZ0_V' <Predicate = (icmp_ln886)> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln647 = br i1 %icmp_ln647, void, void %.loopexit" [patchMaker.cpp:647]   --->   Operation 88 'br' 'br_ln647' <Predicate = (icmp_ln886)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln641 = br void %.preheader" [patchMaker.cpp:641]   --->   Operation 89 'br' 'br_ln641' <Predicate = (icmp_ln886 & !icmp_ln647)> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln655 = ret" [patchMaker.cpp:655]   --->   Operation 90 'ret' 'ret_ln655' <Predicate = (icmp_ln647) | (!icmp_ln886)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('a', patchMaker.cpp:618) with incoming values : ('add_ln618', patchMaker.cpp:618) [33]  (0.387 ns)

 <State 3>: 0.699ns
The critical path consists of the following:
	'phi' operation ('a', patchMaker.cpp:618) with incoming values : ('add_ln618', patchMaker.cpp:618) [33]  (0 ns)
	'getelementptr' operation ('GDn_points_addr', patchMaker.cpp:618) [43]  (0 ns)
	'load' operation ('GDn_points_load', patchMaker.cpp:618) on array 'GDn_points' [44]  (0.699 ns)

 <State 4>: 0.699ns
The critical path consists of the following:
	'load' operation ('GDn_points_load', patchMaker.cpp:618) on array 'GDn_points' [44]  (0.699 ns)

 <State 5>: 2.41ns
The critical path consists of the following:
	'phi' operation ('b', patchMaker.cpp:624) with incoming values : ('add_ln624', patchMaker.cpp:624) [48]  (0 ns)
	'add' operation ('add_ln629', patchMaker.cpp:629) [68]  (0.765 ns)
	'getelementptr' operation ('GDarray_addr', patchMaker.cpp:629) [73]  (0 ns)
	'load' operation ('packedCoordinates.V', patchMaker.cpp:629) on array 'GDarray' [74]  (1.65 ns)

 <State 6>: 3.29ns
The critical path consists of the following:
	'load' operation ('packedCoordinates.V', patchMaker.cpp:629) on array 'GDarray' [74]  (1.65 ns)
	'store' operation ('store_ln629', patchMaker.cpp:629) of variable 'trunc_ln' on array 'GDarrayDecoded.V', patchMaker.cpp:610 [76]  (1.65 ns)

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 2.13ns
The critical path consists of the following:
	'phi' operation ('apexZ0.V') with incoming values : ('apexZ0.V', patchMaker.cpp:643) [85]  (0 ns)
	'call' operation ('apexZ0.V', patchMaker.cpp:643) to 'solveNextColumn' [92]  (1.27 ns)
	blocking operation 0.859 ns on control path)

 <State 9>: 0.387ns
The critical path consists of the following:
	'call' operation ('apexZ0.V', patchMaker.cpp:643) to 'solveNextColumn' [92]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
