{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.198374",
   "Default View_TopLeft":"-3448,-1477",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Clock source for IDELAYE2 blocks",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 9 -x 3330 -y 2030 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 9 -x 3330 -y 2050 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -lvl 9 -x 3330 -y 2070 -defaultsOSRD
preplace port TRIGGER_OUT -pg 1 -lvl 9 -x 3330 -y 820 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT1 -pg 1 -lvl 9 -x 3330 -y 1060 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT2 -pg 1 -lvl 9 -x 3330 -y 1080 -defaultsOSRD
preplace port CSI_SLEEP -pg 1 -lvl 0 -x 0 -y 1480 -defaultsOSRD
preplace port CSI_START_LINES -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace port CSI_START_FRAME -pg 1 -lvl 0 -x 0 -y 1520 -defaultsOSRD
preplace port CSI_STOP -pg 1 -lvl 0 -x 0 -y 1560 -defaultsOSRD
preplace port CSI_END_FRAME -pg 1 -lvl 0 -x 0 -y 1540 -defaultsOSRD
preplace port CSI_CLK_P -pg 1 -lvl 9 -x 3330 -y 1240 -defaultsOSRD
preplace port CSI_CLK_N -pg 1 -lvl 9 -x 3330 -y 1260 -defaultsOSRD
preplace port CSI_D0_P -pg 1 -lvl 9 -x 3330 -y 1280 -defaultsOSRD
preplace port CSI_D0_N -pg 1 -lvl 9 -x 3330 -y 1300 -defaultsOSRD
preplace port CSI_D1_P -pg 1 -lvl 9 -x 3330 -y 1320 -defaultsOSRD
preplace port CSI_D1_N -pg 1 -lvl 9 -x 3330 -y 1340 -defaultsOSRD
preplace port CSI_LPD0_P -pg 1 -lvl 9 -x 3330 -y 1360 -defaultsOSRD
preplace port CSI_LPD0_N -pg 1 -lvl 9 -x 3330 -y 1380 -defaultsOSRD
preplace port CSI_LPD1_P -pg 1 -lvl 9 -x 3330 -y 1400 -defaultsOSRD
preplace port CSI_LPD1_N -pg 1 -lvl 9 -x 3330 -y 1420 -defaultsOSRD
preplace port CSI_LPCLK_P -pg 1 -lvl 9 -x 3330 -y 1440 -defaultsOSRD
preplace port CSI_LPCLK_N -pg 1 -lvl 9 -x 3330 -y 1460 -defaultsOSRD
preplace port CSI_DONE -pg 1 -lvl 9 -x 3330 -y 1480 -defaultsOSRD
preplace port ADC_L1A_P -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port ADC_L1A_N -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port ADC_L1B_P -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port ADC_L1B_N -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port ADC_L2A_P -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace port ADC_L2B_P -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port ADC_L2A_N -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace port ADC_L2B_N -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port ADC_L3A_P -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace port ADC_L3A_N -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace port ADC_L3B_P -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port ADC_L3B_N -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port ADC_L4A_P -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port ADC_L4B_P -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port ADC_L4A_N -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port ADC_L4B_N -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port ADC_LCLK_P -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port ADC_LCLK_N -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace port ADC_FCLK_P -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port ADC_FCLK_N -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -lvl 0 -x 0 -y 1880 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -lvl 9 -x 3330 -y 2010 -defaultsOSRD
preplace portBus GPIO_TEST -pg 1 -lvl 9 -x 3330 -y 990 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 4 -x 780 -y 1270 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 8 -x 3010 -y 2460 -defaultsOSRD
preplace inst adc_dma -pg 1 -lvl 6 -x 1880 -y 460 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 7 -x 2390 -y 740 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 8 -x 3010 -y 1080 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 5 -x 1210 -y 1190 -defaultsOSRD
preplace inst mipi_dma -pg 1 -lvl 6 -x 1880 -y 1310 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 7 -x 2390 -y 1220 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 5 -x 1210 -y 940 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 7 -x 2390 -y 1640 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 8 -x 3010 -y 410 -defaultsOSRD
preplace inst simple_reset_control_0 -pg 1 -lvl 2 -x 290 -y 810 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 820 -defaultsOSRD
preplace inst adc_receiver_core_0 -pg 1 -lvl 4 -x 780 -y 450 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 500 -y 730 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 5 -x 1210 -y 510 -defaultsOSRD
preplace inst csi_gearbox_dma_0 -pg 1 -lvl 8 -x 3010 -y 1530 -defaultsOSRD
preplace inst FabCfg_NextGen_0 -pg 1 -lvl 6 -x 1880 -y 1000 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 7 -x 2390 -y 960 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 8 180 740 400 800 610 1170 960 1000 1580 1170 2240 1090 2680 1910 3310
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 4 4 970 1010 1620 1180 2230 1720 2720
preplace netloc processing_system7_0_FCLK_RESET0_N 1 3 6 600 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 3280
preplace netloc EMIO_I_1 1 0 9 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 NJ 1880 3300
preplace netloc processing_system7_0_GPIO_O 1 8 1 NJ 2010
preplace netloc xlconcat_1_dout 1 7 1 2610 740n
preplace netloc axi_dma_s2mm_introut 1 6 2 2240 810 2700
preplace netloc ADC_DATA_CLK_2 1 4 4 960 140 1410J 270 NJ 270 2710J
preplace netloc ACQ_TRIGGER_IN_1 1 4 4 970 150 1610J 310 NJ 310 2690J
preplace netloc ACQ_TRIG_WORD_1 1 4 4 980 160 1450J 320 NJ 320 2550J
preplace netloc adc_axi_streamer_trigger_out 1 5 4 1570J 700 2200J 650 2730 820 NJ
preplace netloc axi_dma_s_axis_s2mm_tready 1 5 3 1540 610 2100J 550 2590J
preplace netloc adc_axi_streamer_m00_axis_tdata 1 5 3 1620 230 NJ 230 2740J
preplace netloc adc_axi_streamer_m00_axis_tlast 1 5 3 1650 240 NJ 240 2560J
preplace netloc adc_axi_streamer_m00_axis_tvalid 1 5 3 1430 250 NJ 250 2720J
preplace netloc clk_wiz_0_clk_out1 1 7 2 2730 1170 3310
preplace netloc clk_wiz_0_clk_out2 1 7 2 2740 1180 3280
preplace netloc Net 1 6 2 2180 1360 NJ
preplace netloc Net1 1 6 2 2100 1400 NJ
preplace netloc csi_gearbox_dma_0_s00_axis_tready 1 6 2 2110 1420 NJ
preplace netloc mipi_dma_m_axis_mm2s_tlast 1 6 2 2150 1380 NJ
preplace netloc adc_axi_streamer_trigger_pos 1 5 3 1600 810 2150J 830 2660
preplace netloc FabCfg_NextGen_0_R_acq_size_a 1 4 3 1000 860 1630J 820 2120
preplace netloc FabCfg_NextGen_0_R_acq_size_b 1 4 3 1010 870 1640J 830 2100
preplace netloc FabCfg_NextGen_0_R_csi_control_flags 1 6 2 2120 1700 2570J
preplace netloc FabCfg_NextGen_0_R_csi_line_count 1 6 2 2190 1560 2620J
preplace netloc FabCfg_NextGen_0_R_csi_line_byte_count 1 6 2 2170 1570 2570J
preplace netloc FabCfg_NextGen_0_R_csi_data_type 1 6 2 2140 1580 2540J
preplace netloc xlconstant_0_dout 1 5 1 1450J 940n
preplace netloc CSI_START_FRAME_1 1 0 8 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ 1520 NJ
preplace netloc CSI_SLEEP_1 1 0 8 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ 1480 NJ
preplace netloc CSI_START_LINES_1 1 0 8 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ 1500 NJ
preplace netloc CSI_END_FRAME_1 1 0 8 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ 1540 NJ
preplace netloc csi_gearbox_dma_0_csi_clk_p 1 8 1 NJ 1240
preplace netloc csi_gearbox_dma_0_csi_clk_n 1 8 1 NJ 1260
preplace netloc csi_gearbox_dma_0_csi_d0_n 1 8 1 NJ 1300
preplace netloc csi_gearbox_dma_0_csi_d0_p 1 8 1 NJ 1280
preplace netloc csi_gearbox_dma_0_csi_d1_p 1 8 1 NJ 1320
preplace netloc csi_gearbox_dma_0_csi_d1_n 1 8 1 NJ 1340
preplace netloc csi_gearbox_dma_0_csi_lpd0_p 1 8 1 NJ 1360
preplace netloc csi_gearbox_dma_0_csi_lpd0_n 1 8 1 NJ 1380
preplace netloc csi_gearbox_dma_0_csi_lpd1_p 1 8 1 NJ 1400
preplace netloc csi_gearbox_dma_0_csi_lpd1_n 1 8 1 NJ 1420
preplace netloc csi_gearbox_dma_0_csi_lpclk_p 1 8 1 NJ 1440
preplace netloc csi_gearbox_dma_0_csi_lpclk_n 1 8 1 NJ 1460
preplace netloc csi_gearbox_dma_0_csi_done 1 8 1 NJ 1480
preplace netloc xlconstant_1_dout 1 7 1 NJ 1640
preplace netloc FabCfg_NextGen_0_R_gpio_test 1 6 3 2210J 1080 2700J 990 NJ
preplace netloc CSI_STOP_1 1 0 8 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 NJ 1560 2110J 1550 2660J
preplace netloc adc_axi_streamer_dbg_adcstream_state 1 5 3 1420 80 NJ 80 NJ
preplace netloc adc_axi_streamer_dbg_axi_rdy 1 5 3 1440 100 NJ 100 NJ
preplace netloc adc_axi_streamer_dbg_acq_axi_running 1 5 3 1460 120 NJ 120 NJ
preplace netloc adc_axi_streamer_dbg_acq_axi_upcounter 1 5 3 1470 140 NJ 140 NJ
preplace netloc adc_axi_streamer_dbg_acq_axi_downcounter 1 5 3 1480 160 NJ 160 NJ
preplace netloc adc_axi_streamer_dbg_acq_trigger_out_ctr 1 5 3 1490 180 NJ 180 NJ
preplace netloc adc_axi_streamer_dbg_rd_data_count 1 5 3 1510 200 NJ 200 NJ
preplace netloc adc_axi_streamer_dbg_wr_data_count 1 5 3 1520 220 NJ 220 NJ
preplace netloc adc_axi_streamer_dbg_trig_post_fifo 1 5 3 1420 650 2150J 600 2580J
preplace netloc simple_reset_control_0_g_rst_gen 1 2 6 410 810 590 1710 NJ 1710 NJ 1710 NJ 1710 2740J
preplace netloc xlconstant_2_dout 1 1 1 NJ 820
preplace netloc ADC_BUS_1 1 4 4 950 130 1660J 260 NJ 260 2540J
preplace netloc ADC_L1A_P_1 1 0 4 NJ 220 NJ 220 NJ 220 NJ
preplace netloc ADC_L1A_N_1 1 0 4 NJ 240 NJ 240 NJ 240 NJ
preplace netloc ADC_L1B_P_1 1 0 4 NJ 260 NJ 260 NJ 260 NJ
preplace netloc ADC_L1B_N_1 1 0 4 NJ 280 NJ 280 NJ 280 NJ
preplace netloc ADC_L2A_P_1 1 0 4 NJ 300 NJ 300 NJ 300 NJ
preplace netloc ADC_L2A_N_1 1 0 4 NJ 320 NJ 320 NJ 320 NJ
preplace netloc ADC_L2B_P_1 1 0 4 NJ 340 NJ 340 NJ 340 NJ
preplace netloc ADC_L2B_N_1 1 0 4 NJ 360 NJ 360 NJ 360 NJ
preplace netloc ADC_L3A_N_1 1 0 4 NJ 400 NJ 400 NJ 400 NJ
preplace netloc ADC_L3A_P_1 1 0 4 NJ 380 NJ 380 NJ 380 NJ
preplace netloc ADC_L3B_P_1 1 0 4 NJ 420 NJ 420 NJ 420 NJ
preplace netloc ADC_L3B_N_1 1 0 4 NJ 440 NJ 440 NJ 440 NJ
preplace netloc ADC_L4A_N_1 1 0 4 NJ 480 NJ 480 NJ 480 NJ
preplace netloc ADC_L4A_P_1 1 0 4 NJ 460 NJ 460 NJ 460 NJ
preplace netloc ADC_L4B_P_1 1 0 4 NJ 500 NJ 500 NJ 500 NJ
preplace netloc ADC_L4B_N_1 1 0 4 NJ 520 NJ 520 NJ 520 NJ
preplace netloc ADC_LCLK_P_1 1 0 4 NJ 540 NJ 540 NJ 540 NJ
preplace netloc ADC_LCLK_N_1 1 0 4 NJ 560 NJ 560 NJ 560 NJ
preplace netloc ADC_FCLK_P_1 1 0 4 NJ 580 NJ 580 NJ 580 NJ
preplace netloc ADC_FCLK_N_1 1 0 4 NJ 600 NJ 600 NJ 600 NJ
preplace netloc clk_wiz_1_clk_out1 1 3 1 600 680n
preplace netloc adc_axi_streamer_dbg_acq_run 1 5 3 1530 280 NJ 280 2610J
preplace netloc adc_axi_streamer_dbg_acq_axi_run 1 5 3 1550 290 NJ 290 2700J
preplace netloc adc_axi_streamer_dbg_acq_trig_mask 1 5 3 1570 600 2110J 560 2610J
preplace netloc adc_axi_streamer_dbg_acq_trig_rst 1 5 3 1520 620 2120J 570 2630J
preplace netloc adc_axi_streamer_dbg_acq_depth_mux 1 5 3 1490 640 2140J 590 2650J
preplace netloc adc_axi_streamer_dbg_acq_fifo_reset 1 5 3 1470 660 2160J 610 2670J
preplace netloc adc_axi_streamer_dbg_acq_abort 1 5 3 1560 300 NJ 300 2600J
preplace netloc adc_axi_streamer_dbg_acq_eof 1 5 3 1450 670 2170J 620 NJ
preplace netloc adc_axi_streamer_dbg_acq_data_valid 1 5 3 1410 690 2190J 640 NJ
preplace netloc adc_axi_streamer_acq_status_a 1 5 3 1660 710 2220J 670 2570
preplace netloc adc_axi_streamer_acq_status_b 1 5 3 1590 800 2200J 820 2710
preplace netloc FabCfg_NextGen_0_R_acq_ctrl_a 1 4 4 990 880 1650J 840 2160 840 2720
preplace netloc adc_axi_streamer_dbg_acq_have_trig 1 5 3 1520 630 2130J 580 2570J
preplace netloc adc_axi_streamer_dbg_acq_tvalid_mask 1 5 3 1550 680 2180J 630 2620J
preplace netloc adc_axi_streamer_acq_reset_irq_gen 1 5 3 N 760 2210 660 2640
preplace netloc clk_wiz_1_locked 1 3 2 NJ 740 950
preplace netloc axi_interconnect_2_M00_AXI 1 7 1 2580 1220n
preplace netloc adc_axi_streamer_M00_AXIS 1 5 1 1500 220n
preplace netloc axi_interconnect_1_M00_AXI 1 5 3 N 1160 2210J 1100 2710J
preplace netloc axi_dma1_M_AXIS_MM2S 1 6 2 2220 1340 NJ
preplace netloc processing_system7_0_DDR 1 8 1 NJ 2030
preplace netloc processing_system7_0_FIXED_IO 1 8 1 NJ 2050
preplace netloc axi_interconnect_1_M01_AXI 1 5 1 1520 940n
preplace netloc S00_AXI_2 1 6 1 2220 1160n
preplace netloc S00_AXI_3 1 6 1 2230 440n
preplace netloc axi_interconnect_0_M00_AXI 1 7 1 2640 960n
preplace netloc axi_interconnect_1_M02_AXI 1 5 1 1440 1200n
preplace netloc axi_interconnect_1_M03_AXI 1 5 1 1610 380n
preplace netloc S00_AXI_1 1 4 5 1010 1890 NJ 1890 NJ 1890 NJ 1890 3290
preplace cgraphic comment_0 place left -136 102 textcolor 4 linecolor 3 linewidth 2
levelinfo -pg 1 0 100 290 500 780 1210 1880 2390 3010 3330
pagesize -pg 1 -db -bbox -sgen -190 0 3520 3010
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/clk_wiz_1",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}
{
   """""""""""""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""""""""""":"21",
   """""""""""""""""""""""""""""""""da_axi4_s2mm_cnt""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""da_board_cnt""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""""da_bram_cntlr_cnt""""""""""""""""""""""""""""""""":"2",
   """""""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""""":"25",
   """""""""""""""""""""""""""""""""da_ps7_cnt""""""""""""""""""""""""""""""""":"1",
   """""""""""""""""""""""""""""""da_axi4_cnt""""""""""""""""""""""""""""""":"4",
   """""""""""""""""""""""""""""""da_clkrst_cnt""""""""""""""""""""""""""""""":"4",
   """"""""""""""""""""""""""""""da_clkrst_cnt"""""""""""""""""""""""""""""":"1",
   """"""""""""""""""da_axi4_cnt"""""""""""""""""":"1",
   """"""""""""""""""da_clkrst_cnt"""""""""""""""""":"1",
   """"""""""""""""da_axi4_cnt"""""""""""""""":"5",
   """"""""""""""""da_clkrst_cnt"""""""""""""""":"6",
   ""da_clkrst_cnt"":"4",
   "da_axi4_cnt":"1",
   "da_clkrst_cnt":"3"
}
{
   "/clk_wiz_1/comment_0":"comment_0"
}