-- VHDL for IBM SMS ALD page 12.60.04.1
-- Title: BRANCH CONDITIONS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/11/2020 1:16:01 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_12_60_04_1_BRANCH_CONDITIONS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_I_RING_11_TIME:	 in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE:	 in STD_LOGIC;
		PS_CLEAR_OP_CODE:	 in STD_LOGIC;
		PS_BRANCH_TO_A_COND_STAR_1412_19:	 in STD_LOGIC;
		PS_SET_NO_SCAN_CTRL_STAR_1412_19:	 in STD_LOGIC;
		MS_2ND_CND_A_BRANCH_GATED:	 in STD_LOGIC;
		MS_W_TYPE_BRANCH_COND:	 in STD_LOGIC;
		PS_B_CYCLE:	 in STD_LOGIC;
		PS_1ST_SCAN:	 in STD_LOGIC;
		PS_NOT_EVEN_HUNDREDS_ADDR:	 in STD_LOGIC;
		MS_BRANCH_TO_A_AR_LATCH:	 in STD_LOGIC;
		MS_1401_BRANCH_LATCH:	 in STD_LOGIC;
		MS_1401_TAKE_I_TO_B_CYCLE:	 in STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_1412_19:	 in STD_LOGIC;
		PS_EVEN_HUNDREDS_ADDR:	 in STD_LOGIC;
		PS_BRANCH_TO_A_CONDITIONS:	 out STD_LOGIC;
		PS_SET_NO_SCAN_CTRL_STAR_BR_OPS:	 out STD_LOGIC;
		MS_CLEAR_OP_TAKE_1ST_SCAN:	 out STD_LOGIC;
		PS_SET_B_CYCLE_CTRL_STAR_BR_OPS:	 out STD_LOGIC);
end ALD_12_60_04_1_BRANCH_CONDITIONS;

architecture behavioral of ALD_12_60_04_1_BRANCH_CONDITIONS is 

	signal OUT_4B_D: STD_LOGIC;
	signal OUT_2B_D: STD_LOGIC;
	signal OUT_2C_C: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_4E_R: STD_LOGIC;
	signal OUT_4F_G: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_4G_G: STD_LOGIC;
	signal OUT_2G_D: STD_LOGIC;
	signal OUT_4H_B: STD_LOGIC;
	signal OUT_2H_P: STD_LOGIC;
	signal OUT_DOT_1B: STD_LOGIC;
	signal OUT_DOT_3D: STD_LOGIC;
	signal OUT_DOT_2C: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;
	signal OUT_DOT_2G: STD_LOGIC;

begin

	OUT_4B_D <= NOT(PS_CLEAR_OP_CODE AND PS_I_RING_11_TIME AND PS_LAST_INSN_RO_CYCLE );
	OUT_2B_D <= NOT(OUT_4B_D AND MS_2ND_CND_A_BRANCH_GATED AND MS_W_TYPE_BRANCH_COND );
	OUT_2C_C <= NOT(MS_2ND_CND_A_BRANCH_GATED AND MS_W_TYPE_BRANCH_COND AND OUT_DOT_4F );
	OUT_4D_C <= NOT(PS_CLEAR_OP_CODE AND PS_1ST_SCAN AND PS_B_CYCLE );
	OUT_4E_R <= NOT PS_NOT_EVEN_HUNDREDS_ADDR;
	OUT_4F_G <= NOT(PS_CLEAR_OP_CODE AND PS_B_CYCLE );
	OUT_5G_C <= NOT(MS_BRANCH_TO_A_AR_LATCH AND MS_1401_BRANCH_LATCH );
	OUT_4G_G <= NOT(OUT_5G_C AND PS_1ST_SCAN );
	OUT_2G_D <= NOT(MS_W_TYPE_BRANCH_COND AND MS_2ND_CND_A_BRANCH_GATED AND MS_1401_TAKE_I_TO_B_CYCLE );
	OUT_4H_B <= NOT PS_EVEN_HUNDREDS_ADDR;
	OUT_2H_P <= NOT(OUT_DOT_3D AND OUT_DOT_4F );
	OUT_DOT_1B <= OUT_2B_D OR PS_BRANCH_TO_A_COND_STAR_1412_19;
	OUT_DOT_3D <= OUT_4D_C OR OUT_4E_R;
	OUT_DOT_2C <= OUT_2C_C OR PS_SET_NO_SCAN_CTRL_STAR_1412_19;
	OUT_DOT_4F <= OUT_4F_G OR OUT_4G_G OR OUT_4H_B;
	OUT_DOT_2G <= OUT_2G_D OR PS_SET_B_CYCLE_CTRL_STAR_1412_19 OR OUT_2H_P;

	PS_BRANCH_TO_A_CONDITIONS <= OUT_DOT_1B;
	MS_CLEAR_OP_TAKE_1ST_SCAN <= OUT_DOT_3D;
	PS_SET_NO_SCAN_CTRL_STAR_BR_OPS <= OUT_DOT_2C;
	PS_SET_B_CYCLE_CTRL_STAR_BR_OPS <= OUT_DOT_2G;


end;
