/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_scom_iohs_0_unused.H $    */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2020                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_iohs_0_H_UNUSED__
#define __p10_scom_iohs_0_H_UNUSED__


#ifndef __PPE_HCODE__
namespace scomt
{
namespace iohs
{
#endif


//>> [AXON_EPS_FIR_LOCAL_ACTION2]
static const uint64_t AXON_EPS_FIR_LOCAL_ACTION2 = 0x18040109ull;

static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_00 = 0;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_01 = 1;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_02 = 2;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_03 = 3;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_04 = 4;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_05 = 5;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_06 = 6;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_07 = 7;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_08 = 8;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_09 = 9;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_10 = 10;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_11 = 11;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_12 = 12;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_13 = 13;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_14 = 14;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_15 = 15;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_16 = 16;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_17 = 17;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_18 = 18;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_19 = 19;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_20 = 20;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_21 = 21;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_22 = 22;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_23 = 23;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_24 = 24;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_25 = 25;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_26 = 26;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_27 = 27;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_28 = 28;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_29 = 29;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_30 = 30;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_31 = 31;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_32 = 32;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_33 = 33;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_34 = 34;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_35 = 35;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_36 = 36;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_37 = 37;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_38 = 38;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_39 = 39;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_40 = 40;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_41 = 41;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_42 = 42;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_43 = 43;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_44 = 44;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_45 = 45;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_46 = 46;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_47 = 47;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_48 = 48;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_49 = 49;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_50 = 50;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_51 = 51;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_52 = 52;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_53 = 53;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_54 = 54;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_55 = 55;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_56 = 56;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_57 = 57;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_58 = 58;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_59 = 59;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_60 = 60;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_61 = 61;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_62 = 62;
static const uint32_t AXON_EPS_FIR_LOCAL_ACTION2_63 = 63;
//<< [AXON_EPS_FIR_LOCAL_ACTION2]
// iohs/reg00000.H

//>> [AXON_EPS_THERM_WSUB_INJECT_REG]
static const uint64_t AXON_EPS_THERM_WSUB_INJECT_REG = 0x18050011ull;

static const uint32_t AXON_EPS_THERM_WSUB_INJECT_REG_TRIP = 0;
static const uint32_t AXON_EPS_THERM_WSUB_INJECT_REG_TRIP_LEN = 2;
static const uint32_t AXON_EPS_THERM_WSUB_INJECT_REG_MODE = 2;
static const uint32_t AXON_EPS_THERM_WSUB_INJECT_REG_MODE_LEN = 2;
//<< [AXON_EPS_THERM_WSUB_INJECT_REG]
// iohs/reg00000.H

//>> [AXON_RECOV_UNMASKED]
static const uint64_t AXON_RECOV_UNMASKED = 0x18040011ull;

static const uint32_t AXON_RECOV_UNMASKED_RECOV_UNMASKED_IN = 1;
static const uint32_t AXON_RECOV_UNMASKED_RECOV_UNMASKED_IN_LEN = 53;
//<< [AXON_RECOV_UNMASKED]
// iohs/reg00000.H

//>> [AXON_TRA0_TR0_CONFIG_3]
static const uint64_t AXON_TRA0_TR0_CONFIG_3 = 0x18010406ull;

static const uint32_t AXON_TRA0_TR0_CONFIG_3_C = 0;
static const uint32_t AXON_TRA0_TR0_CONFIG_3_C_LEN = 24;
static const uint32_t AXON_TRA0_TR0_CONFIG_3_D = 24;
static const uint32_t AXON_TRA0_TR0_CONFIG_3_D_LEN = 24;
//<< [AXON_TRA0_TR0_CONFIG_3]
// iohs/reg00000.H

//>> [AXON_XSTOP1]
static const uint64_t AXON_XSTOP1 = 0x1803000cull;

static const uint32_t AXON_XSTOP1_ENABLE = 0;
static const uint32_t AXON_XSTOP1_WAIT_SNOPA = 1;
static const uint32_t AXON_XSTOP1_TRIGGER_OPCG_GO = 2;
static const uint32_t AXON_XSTOP1_WAIT_ALWAYS = 3;
static const uint32_t AXON_XSTOP1_REGION_PERV = 4;
static const uint32_t AXON_XSTOP1_REGION_UNIT1 = 5;
static const uint32_t AXON_XSTOP1_REGION_UNIT2 = 6;
static const uint32_t AXON_XSTOP1_REGION_UNIT3 = 7;
static const uint32_t AXON_XSTOP1_REGION_UNIT4 = 8;
static const uint32_t AXON_XSTOP1_REGION_UNIT5 = 9;
static const uint32_t AXON_XSTOP1_REGION_UNIT6 = 10;
static const uint32_t AXON_XSTOP1_REGION_UNIT7 = 11;
static const uint32_t AXON_XSTOP1_REGION_UNIT8 = 12;
static const uint32_t AXON_XSTOP1_REGION_UNIT9 = 13;
static const uint32_t AXON_XSTOP1_REGION_UNIT10 = 14;
static const uint32_t AXON_XSTOP1_REGION_UNIT11 = 15;
static const uint32_t AXON_XSTOP1_REGION_UNIT12 = 16;
static const uint32_t AXON_XSTOP1_REGION_UNIT13 = 17;
static const uint32_t AXON_XSTOP1_REGION_UNIT14 = 18;
static const uint32_t AXON_XSTOP1_WAIT_CYCLES = 48;
static const uint32_t AXON_XSTOP1_WAIT_CYCLES_LEN = 12;
//<< [AXON_XSTOP1]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL15_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL15_PL = 0x8000780110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL15_PL_A_FENCE_EN = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL15_PL_B_FENCE_EN = 49;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL15_PL_MINI_PR_GRAY_ENCODE_DIS = 50;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL15_PL_TINY_PR_GRAY_ENCODE_DIS = 51;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL15_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL = 0x8000400110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT = 48;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT_LEN = 2;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL = 50;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL_LEN = 2;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_OFF_DISABLE_DM_B = 52;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC = 53;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC_LEN = 3;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC_LEN = 2;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_DL_CLK_PHASE_SELECT = 58; // p10:20,
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL_DL_CLK_PHASE_SELECT_LEN = 2;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_CNTL8_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX36_PL = 0x8001200110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX46_PL = 0x8001700110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX56_PL = 0x8001c00110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
static const uint64_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX81_PL = 0x8002880110012c3full;

static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110 = 56;
static const uint32_t IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110_LEN = 8;
//<< [IOO_RX0_0_RD_1_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_BIT_REGS_FIR_MASK_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_BIT_REGS_FIR_MASK_PL = 0x8003100210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK_LEN = 3;
//<< [IOO_RX0_0_RD_2_RX_BIT_REGS_FIR_MASK_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_BIT_REGS_MODE8_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE8_PL = 0x8003580210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH_LEN = 12;
//<< [IOO_RX0_0_RD_2_RX_BIT_REGS_MODE8_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL14_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL14_PL = 0x8000700210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL14_PL_DATA = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL14_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL14_PL_EDGE = 54;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL14_PL_EDGE_LEN = 5;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL14_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL = 0x8000380210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL_EN_DC = 48;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL_PR_POS = 49;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL_PR_POS_LEN = 5;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL_PR_GRAY_ENCODE_DIS = 54;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL = 55;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL_LEN = 3;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC = 58;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC_LEN = 3;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC = 61;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC_LEN = 2;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_CNTL7_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX28_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX28_PL = 0x8000e00210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX28_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX38_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX38_PL = 0x8001300210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX38_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX48_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX48_PL = 0x8001800210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX48_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX58_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX58_PL = 0x8001d00210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_A_CNTLX58_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX24_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX24_PL = 0x8000c00210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX24_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX64_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX64_PL = 0x8002000210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX64_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX74_PL]
static const uint64_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX74_PL = 0x8002500210012c3full;

static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111 = 56;
static const uint32_t IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111_LEN = 8;
//<< [IOO_RX0_0_RD_2_RX_DAC_REGS_LOFF_B_CNTLX74_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_3_RX_BIT_REGS_CNTL2_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_BIT_REGS_CNTL2_PL = 0x8003680310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_CNTL2_PL_ENABLE_A = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_A = 49;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_A = 50;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_CNTL2_PL_ENABLE_B = 51;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_B = 52;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_B = 53;
//<< [IOO_RX0_0_RD_3_RX_BIT_REGS_CNTL2_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_3_RX_BIT_REGS_MODE4_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE4_PL = 0x8003380310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT_LEN = 4;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE4_PL_PHASE_STEP = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_MODE4_PL_PHASE_STEP_LEN = 7;
//<< [IOO_RX0_0_RD_3_RX_BIT_REGS_MODE4_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_3_RX_BIT_REGS_STAT2_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_BIT_REGS_STAT2_PL = 0x8003980310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL_LEN = 15;
//<< [IOO_RX0_0_RD_3_RX_BIT_REGS_STAT2_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL = 0x8000100310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL_NS_DATA = 48;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL_NS_DATA_LEN = 4;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL_EW_DATA = 52;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL_EW_DATA_LEN = 4;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL_NS_EDGE = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL_NS_EDGE_LEN = 4;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL_EW_EDGE = 60;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL_EW_EDGE_LEN = 4;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_CNTL2_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX33_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX33_PL = 0x8001080310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX33_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX43_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX43_PL = 0x8001580310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX43_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX53_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX53_PL = 0x8001a80310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_A_CNTLX53_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX84_PL]
static const uint64_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX84_PL = 0x8002a00310012c3full;

static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001 = 56;
static const uint32_t IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001_LEN = 8;
//<< [IOO_RX0_0_RD_3_RX_DAC_REGS_LOFF_B_CNTLX84_PL]
// iohs/reg00000.H

//>> [P10_20_IOO_RX0_0_RD_4_RX_BIT_REGS_CNTLX9_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_BIT_REGS_CNTLX9_PL = 0x8000600410012c3full; // p10:20,

static const uint32_t P10_20_IOO_RX0_0_RD_4_RX_BIT_REGS_CNTLX9_PL_DONE_BANKA = 48;
static const uint32_t P10_20_IOO_RX0_0_RD_4_RX_BIT_REGS_CNTLX9_PL_DONE_BANKA_LEN = 4;
static const uint32_t P10_20_IOO_RX0_0_RD_4_RX_BIT_REGS_CNTLX9_PL_DONE_BANKB = 52;
static const uint32_t P10_20_IOO_RX0_0_RD_4_RX_BIT_REGS_CNTLX9_PL_DONE_BANKB_LEN = 4;
static const uint32_t P10_20_IOO_RX0_0_RD_4_RX_BIT_REGS_CNTLX9_PL_FAIL_BANKA = 56;
static const uint32_t P10_20_IOO_RX0_0_RD_4_RX_BIT_REGS_CNTLX9_PL_FAIL_BANKB = 57;
//<< [P10_20_IOO_RX0_0_RD_4_RX_BIT_REGS_CNTLX9_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_4_RX_BIT_REGS_MODE6_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_BIT_REGS_MODE6_PL = 0x8003480410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_MODE6_PL_TIME_VAL = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_MODE6_PL_TIME_VAL_LEN = 13;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_MODE6_PL_TIMER_DOUBLE_MODE = 62;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_MODE6_PL_DISABLE_SM = 63;
//<< [IOO_RX0_0_RD_4_RX_BIT_REGS_MODE6_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL = 0x8003000410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL_0 = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL_1 = 49;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL_2 = 50;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL_3 = 51;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL_4 = 52;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL_5 = 53;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL_6 = 54;
static const uint32_t IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL_7 = 55;
//<< [IOO_RX0_0_RD_4_RX_BIT_REGS_SPARE_MODE_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL1_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL1_PL = 0x8000080410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS = 48;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS_LEN = 6;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS = 54;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS_LEN = 6;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_CNTL1_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX60_PL = 0x8001e00410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
static const uint64_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX70_PL = 0x8002300410012c3full;

static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011 = 56;
static const uint32_t IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011_LEN = 8;
//<< [IOO_RX0_0_RD_4_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL4_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL4_PL = 0x8000200510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL4_PL_GAIN = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL4_PL_GAIN_LEN = 3;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL4_PL_ZERO = 51;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL4_PL_ZERO_LEN = 3;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_CNTL4_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000000510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_DATA_SPARE_MODE_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX27_PL = 0x8000d80510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX37_PL = 0x8001280510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX47_PL = 0x8001780510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX57_PL = 0x8001c80510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX80_PL = 0x8002800510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
static const uint64_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX90_PL = 0x8002d00510012c3full;

static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111 = 56;
static const uint32_t IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111_LEN = 8;
//<< [IOO_RX0_0_RD_5_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_RX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_RX0_0_RD_RX_BIT_REGS_MODE3_PL = 0x8003300010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
//<< [IOO_RX0_0_RD_RX_BIT_REGS_MODE3_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_RX_BIT_REGS_STAT5_PL]
static const uint64_t IOO_RX0_0_RD_RX_BIT_REGS_STAT5_PL = 0x8003b00010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_0_RD_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_0_RD_RX_BIT_REGS_STAT5_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_CNTL13_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL13_PL = 0x8000680010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL13_PL_GAIN = 48;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL13_PL_GAIN_LEN = 4;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL13_PL_PEAK1 = 52;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL13_PL_PEAK1_LEN = 4;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL13_PL_PEAK2 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_CNTL13_PL_PEAK2_LEN = 4;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_CNTL13_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX61_PL = 0x8001e80010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
// iohs/reg00000.H

//>> [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
static const uint64_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX71_PL = 0x8002380010012c3full;

static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100 = 56;
static const uint32_t IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100_LEN = 8;
//<< [IOO_RX0_0_RD_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_0_RX_BIT_REGS_MODE8_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE8_PL = 0x8003580610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH_LEN = 12;
//<< [IOO_RX0_1_RD_0_RX_BIT_REGS_MODE8_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL15_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL15_PL = 0x8000780610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL15_PL_A_FENCE_EN = 48;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL15_PL_B_FENCE_EN = 49;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL15_PL_MINI_PR_GRAY_ENCODE_DIS = 50;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL15_PL_TINY_PR_GRAY_ENCODE_DIS = 51;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_CNTL15_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX21_PL = 0x8000a80610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX31_PL = 0x8000f80610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX41_PL = 0x8001480610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX51_PL = 0x8001980610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
static const uint64_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX86_PL = 0x8002b00610012c3full;

static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011 = 56;
static const uint32_t IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011_LEN = 8;
//<< [IOO_RX0_1_RD_0_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_PL = 0x8003080810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_PL_RX_PL_FIR_ERRS_RO_SIGNAL_LEN = 3;
//<< [IOO_RX0_1_RD_2_RX_BIT_REGS_FIR_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_2_RX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE3_PL = 0x8003300810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
//<< [IOO_RX0_1_RD_2_RX_BIT_REGS_MODE3_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_2_RX_BIT_REGS_STAT5_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_BIT_REGS_STAT5_PL = 0x8003b00810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_1_RD_2_RX_BIT_REGS_STAT5_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL = 0x8000380810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL_EN_DC = 48;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL_PR_POS = 49;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL_PR_POS_LEN = 5;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL_PR_GRAY_ENCODE_DIS = 54;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL = 55;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL_LEN = 3;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC = 58;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC_LEN = 3;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC = 61;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC_LEN = 2;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_CNTL7_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX34_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX34_PL = 0x8001100810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX34_PL_RX_AD_LATCH_DAC_N111 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX34_PL_RX_AD_LATCH_DAC_N111_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX34_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX44_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX44_PL = 0x8001600810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX44_PL_RX_AD_LATCH_DAC_S001 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX44_PL_RX_AD_LATCH_DAC_S001_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX44_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX54_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX54_PL = 0x8001b00810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX54_PL_RX_AD_LATCH_DAC_W011 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX54_PL_RX_AD_LATCH_DAC_W011_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX54_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX68_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX68_PL = 0x8002200810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX68_PL_RX_BD_LATCH_DAC_E001 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX68_PL_RX_BD_LATCH_DAC_E001_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX68_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX78_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX78_PL = 0x8002700810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX78_PL_RX_BD_LATCH_DAC_S011 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX78_PL_RX_BD_LATCH_DAC_S011_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX78_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX83_PL]
static const uint64_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX83_PL = 0x8002980810012c3full;

static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX83_PL_RX_BD_LATCH_DAC_W000 = 56;
static const uint32_t IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX83_PL_RX_BD_LATCH_DAC_W000_LEN = 8;
//<< [IOO_RX0_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX83_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL = 0x8003601110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_PIPE_FORMAT = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_PIPE_DATA_SRC = 49;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL = 50;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL_LEN = 3;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A = 53;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A_LEN = 2;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B = 55;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B_LEN = 2;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_CAL_LANE_SEL = 57;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_BANK_SEL_A = 59;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_RLM_CLK_SEL_A = 60;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_DL_CLK_SEL_A = 61;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_DL_CLK_EN = 62;
static const uint32_t IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL_PSAVE_PR_BIT_LOCK_EN = 63; // p10:20,
//<< [IOO_RX0_1_RD_3_RX_BIT_REGS_CNTLX1_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL14_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL14_PL = 0x8000701110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL14_PL_DATA = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL14_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL14_PL_EDGE = 54;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL14_PL_EDGE_LEN = 5;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL14_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL = 0x8000101110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL_NS_DATA = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL_NS_DATA_LEN = 4;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL_EW_DATA = 52;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL_EW_DATA_LEN = 4;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL_NS_EDGE = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL_NS_EDGE_LEN = 4;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL_EW_EDGE = 60;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL_EW_EDGE_LEN = 4;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_CNTL2_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000001110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_DATA_SPARE_MODE_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX23_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX23_PL = 0x8000b81110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX23_PL_RX_BE_LATCH_DAC_N = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX23_PL_RX_BE_LATCH_DAC_N_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX23_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX63_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX63_PL = 0x8001f81110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX63_PL_RX_BD_LATCH_DAC_N100 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX63_PL_RX_BD_LATCH_DAC_N100_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX63_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX73_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX73_PL = 0x8002481110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX73_PL_RX_BD_LATCH_DAC_E110 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX73_PL_RX_BD_LATCH_DAC_E110_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX73_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX88_PL]
static const uint64_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX88_PL = 0x8002c01110012c3full;

static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX88_PL_RX_BD_LATCH_DAC_W101 = 56;
static const uint32_t IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX88_PL_RX_BD_LATCH_DAC_W101_LEN = 8;
//<< [IOO_RX0_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX88_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL1_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL1_PL = 0x8000081010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS = 48;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS_LEN = 6;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS = 54;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS_LEN = 6;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_CNTL1_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX20_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX20_PL = 0x8000a01010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX20_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX30_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX30_PL = 0x8000f01010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX30_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX40_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX40_PL = 0x8001401010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX40_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX50_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX50_PL = 0x8001901010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_A_CNTLX50_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX87_PL]
static const uint64_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX87_PL = 0x8002b81010012c3full;

static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100 = 56;
static const uint32_t IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100_LEN = 8;
//<< [IOO_RX0_1_RD_4_RX_DAC_REGS_LOFF_B_CNTLX87_PL]
// iohs/reg00001.H

//>> [P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL = 0x8003f00f10012c3full; // p10:20,

static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL = 48;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL_LEN = 2;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKA_ENB = 50;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKA_ENB = 51;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKA_ENB = 52;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKA_ENB = 53;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL = 54;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL_LEN = 2;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKB_ENB = 56;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKB_ENB = 57;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKB_ENB = 58;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKB_ENB = 59;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_TEST_CIRCUIT_ENB = 60;
static const uint32_t P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL_REGRW_MUX_ENB = 61;
//<< [P10_20_IOO_RX0_1_RD_5_RX_BIT_REGS_CNTL7_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL = 0x8003200f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_COUNT_EN = 51;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_EXP_DATA_SEL = 52;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL = 53;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL_LEN = 3;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_MASK_MODE = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_ERPL_LANE_INVERT = 59;
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_UMP_SX_1UI_DL_DIR_SEL = 60; // p10:20,
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY = 61; // p10:20,
static const uint32_t IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY_LEN = 3;
//<< [IOO_RX0_1_RD_5_RX_BIT_REGS_MODE1_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL4_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL4_PL = 0x8000200f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL4_PL_GAIN = 48;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL4_PL_GAIN_LEN = 3;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL4_PL_ZERO = 51;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL4_PL_ZERO_LEN = 3;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_CNTL4_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX67_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX67_PL = 0x8002180f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX67_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX77_PL]
static const uint64_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX77_PL = 0x8002680f10012c3full;

static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010 = 56;
static const uint32_t IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010_LEN = 8;
//<< [IOO_RX0_1_RD_5_RX_DAC_REGS_LOFF_B_CNTLX77_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_RX_BIT_REGS_CNTL2_PL]
static const uint64_t IOO_RX0_1_RD_RX_BIT_REGS_CNTL2_PL = 0x8003680710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTL2_PL_ENABLE_A = 48;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_A = 49;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_A = 50;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTL2_PL_ENABLE_B = 51;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_B = 52;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_B = 53;
//<< [IOO_RX0_1_RD_RX_BIT_REGS_CNTL2_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_RX_BIT_REGS_MODE4_PL]
static const uint64_t IOO_RX0_1_RD_RX_BIT_REGS_MODE4_PL = 0x8003380710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT = 48;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE4_PL_PHASE_STEP = 56;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_MODE4_PL_PHASE_STEP_LEN = 7;
//<< [IOO_RX0_1_RD_RX_BIT_REGS_MODE4_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_RX_BIT_REGS_STAT2_PL]
static const uint64_t IOO_RX0_1_RD_RX_BIT_REGS_STAT2_PL = 0x8003980710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_1_RD_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL_LEN = 15;
//<< [IOO_RX0_1_RD_RX_BIT_REGS_STAT2_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_CNTL13_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL13_PL = 0x8000680710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL13_PL_GAIN = 48;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL13_PL_GAIN_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL13_PL_PEAK1 = 52;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL13_PL_PEAK1_LEN = 4;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL13_PL_PEAK2 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL13_PL_PEAK2_LEN = 4;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_CNTL13_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL = 0x8000400710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT = 48;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_CLK_PHASE_SELECT_LEN = 2;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL = 50;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_DPR_VBN_CAL_LEN = 2;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_OFF_DISABLE_DM_B = 52;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC = 53;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_CTLE_CONFIG_DC_LEN = 3;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_VDAC_CONFIG_DC_LEN = 2;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_DL_CLK_PHASE_SELECT = 58; // p10:20,
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL_DL_CLK_PHASE_SELECT_LEN = 2;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_CNTL8_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX26_PL = 0x8000d00710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX66_PL = 0x8002100710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
// iohs/reg00001.H

//>> [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
static const uint64_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX76_PL = 0x8002600710012c3full;

static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001 = 56;
static const uint32_t IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001_LEN = 8;
//<< [IOO_RX0_1_RD_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
// iohs/reg00001.H

//>> [IOO_RX0_2_RD_0_RX_BIT_REGS_MODE6_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_BIT_REGS_MODE6_PL = 0x8003480e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_MODE6_PL_TIME_VAL = 48;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_MODE6_PL_TIME_VAL_LEN = 13;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_MODE6_PL_TIMER_DOUBLE_MODE = 62;
static const uint32_t IOO_RX0_2_RD_0_RX_BIT_REGS_MODE6_PL_DISABLE_SM = 63;
//<< [IOO_RX0_2_RD_0_RX_BIT_REGS_MODE6_PL]
// iohs/reg00001.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL6_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL6_PL = 0x8000300e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL6_PL_GAIN = 48;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL6_PL_GAIN_LEN = 4;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL6_PL_PEAK1 = 52;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL6_PL_PEAK1_LEN = 4;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL6_PL_PEAK2 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL6_PL_PEAK2_LEN = 4;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_CNTL6_PL]
// iohs/reg00001.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_CNTLX9_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTLX9_PL = 0x8000480e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL = 48;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTLX9_PL_A_SPEC_MUX_SEL_LEN = 7;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL = 55;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_CNTLX9_PL_B_SPEC_MUX_SEL_LEN = 7;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_CNTLX9_PL]
// iohs/reg00001.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX36_PL = 0x8001200e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX36_PL_RX_AD_LATCH_DAC_E001_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX36_PL]
// iohs/reg00001.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX46_PL = 0x8001700e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX46_PL_RX_AD_LATCH_DAC_S011_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX46_PL]
// iohs/reg00001.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX56_PL = 0x8001c00e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX56_PL_RX_AD_LATCH_DAC_W101_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_A_CNTLX56_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
static const uint64_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX81_PL = 0x8002880e10012c3full;

static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110 = 56;
static const uint32_t IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX81_PL_RX_BD_LATCH_DAC_S110_LEN = 8;
//<< [IOO_RX0_2_RD_0_RX_DAC_REGS_LOFF_B_CNTLX81_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_1_RX_BIT_REGS_FIR_MASK_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_BIT_REGS_FIR_MASK_PL = 0x8003100d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK = 48;
static const uint32_t IOO_RX0_2_RD_1_RX_BIT_REGS_FIR_MASK_PL_RX_PL_FIR_ERRS_MASK_LEN = 3;
//<< [IOO_RX0_2_RD_1_RX_BIT_REGS_FIR_MASK_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL3_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL3_PL = 0x8000180d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL3_PL_GAIN = 48;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL3_PL_GAIN_LEN = 3;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL3_PL_ZERO = 51;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL3_PL_ZERO_LEN = 3;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_CNTL3_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX61_PL = 0x8001e80d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX61_PL_RX_BD_LATCH_DAC_N010_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX61_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
static const uint64_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX71_PL = 0x8002380d10012c3full;

static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100 = 56;
static const uint32_t IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX71_PL_RX_BD_LATCH_DAC_E100_LEN = 8;
//<< [IOO_RX0_2_RD_1_RX_DAC_REGS_LOFF_B_CNTLX71_PL]
// iohs/reg00002.H

//>> [P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL = 0x8003f00b10012c3full; // p10:20,

static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL = 48;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL_LEN = 2;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKA_ENB = 50;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKA_ENB = 51;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKA_ENB = 52;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKA_ENB = 53;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL = 54;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL_LEN = 2;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKB_ENB = 56;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKB_ENB = 57;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKB_ENB = 58;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKB_ENB = 59;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_TEST_CIRCUIT_ENB = 60;
static const uint32_t P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL_REGRW_MUX_ENB = 61;
//<< [P10_20_IOO_RX0_2_RD_3_RX_BIT_REGS_CNTL7_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL = 0x8003200b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_ERPL_COUNT_EN = 51;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_ERPL_EXP_DATA_SEL = 52;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL = 53;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL_LEN = 3;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_ERPL_MASK_MODE = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_ERPL_LANE_INVERT = 59;
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_UMP_SX_1UI_DL_DIR_SEL = 60; // p10:20,
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY = 61; // p10:20,
static const uint32_t IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY_LEN = 3;
//<< [IOO_RX0_2_RD_3_RX_BIT_REGS_MODE1_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL = 0x8000e00b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL_RX_AD_LATCH_DAC_N001_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX28_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL = 0x8001300b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL_RX_AD_LATCH_DAC_E011_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX38_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL = 0x8001800b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL_RX_AD_LATCH_DAC_S101_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX48_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL = 0x8001d00b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL_RX_AD_LATCH_DAC_W111_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_A_CNTLX58_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL = 0x8000c00b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL_RX_BE_LATCH_DAC_E_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX24_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL = 0x8002000b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL_RX_BD_LATCH_DAC_N101_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX64_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL]
static const uint64_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL = 0x8002500b10012c3full;

static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111 = 56;
static const uint32_t IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL_RX_BD_LATCH_DAC_E111_LEN = 8;
//<< [IOO_RX0_2_RD_3_RX_DAC_REGS_LOFF_B_CNTLX74_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_4_RX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE3_PL = 0x8003300a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
//<< [IOO_RX0_2_RD_4_RX_BIT_REGS_MODE3_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_4_RX_BIT_REGS_STAT5_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_BIT_REGS_STAT5_PL = 0x8003b00a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_2_RD_4_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_2_RD_4_RX_BIT_REGS_STAT5_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL11_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL11_PL = 0x8000580a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_CNTL11_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX27_PL = 0x8000d80a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX27_PL_RX_AD_LATCH_DAC_N000_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX27_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX37_PL = 0x8001280a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX37_PL_RX_AD_LATCH_DAC_E010_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX37_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX47_PL = 0x8001780a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX47_PL_RX_AD_LATCH_DAC_S100_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX47_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX57_PL = 0x8001c80a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX57_PL_RX_AD_LATCH_DAC_W110_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_A_CNTLX57_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX80_PL = 0x8002800a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX80_PL_RX_BD_LATCH_DAC_S101_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX80_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
static const uint64_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX90_PL = 0x8002d00a10012c3full;

static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111 = 56;
static const uint32_t IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX90_PL_RX_BD_LATCH_DAC_W111_LEN = 8;
//<< [IOO_RX0_2_RD_4_RX_DAC_REGS_LOFF_B_CNTLX90_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL17_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL17_PL = 0x8000880910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_CNTL17_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX60_PL = 0x8001e00910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX60_PL_RX_BD_LATCH_DAC_N001_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX60_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
static const uint64_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX70_PL = 0x8002300910012c3full;

static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011 = 56;
static const uint32_t IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX70_PL_RX_BD_LATCH_DAC_E011_LEN = 8;
//<< [IOO_RX0_2_RD_5_RX_DAC_REGS_LOFF_B_CNTLX70_PL]
// iohs/reg00002.H

//>> [P10_20_IOO_RX0_2_RD_RX_BIT_REGS_CNTLX9_PL]
static const uint64_t IOO_RX0_2_RD_RX_BIT_REGS_CNTLX9_PL = 0x8000600c10012c3full; // p10:20,

static const uint32_t P10_20_IOO_RX0_2_RD_RX_BIT_REGS_CNTLX9_PL_DONE_BANKA = 48;
static const uint32_t P10_20_IOO_RX0_2_RD_RX_BIT_REGS_CNTLX9_PL_DONE_BANKA_LEN = 4;
static const uint32_t P10_20_IOO_RX0_2_RD_RX_BIT_REGS_CNTLX9_PL_DONE_BANKB = 52;
static const uint32_t P10_20_IOO_RX0_2_RD_RX_BIT_REGS_CNTLX9_PL_DONE_BANKB_LEN = 4;
static const uint32_t P10_20_IOO_RX0_2_RD_RX_BIT_REGS_CNTLX9_PL_FAIL_BANKA = 56;
static const uint32_t P10_20_IOO_RX0_2_RD_RX_BIT_REGS_CNTLX9_PL_FAIL_BANKB = 57;
//<< [P10_20_IOO_RX0_2_RD_RX_BIT_REGS_CNTLX9_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL]
static const uint64_t IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL = 0x8003000c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL_0 = 48;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL_1 = 49;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL_2 = 50;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL_3 = 51;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL_4 = 52;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL_5 = 53;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL_6 = 54;
static const uint32_t IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL_7 = 55;
//<< [IOO_RX0_2_RD_RX_BIT_REGS_SPARE_MODE_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_CNTL18_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL18_PL = 0x8000900c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL18_PL_DATA = 48;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL18_PL_DATA_LEN = 5;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL18_PL_EDGE = 54;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_CNTL18_PL_EDGE_LEN = 5;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_CNTL18_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX33_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX33_PL = 0x8001080c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX33_PL_RX_AD_LATCH_DAC_N110_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX33_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX43_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX43_PL = 0x8001580c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX43_PL_RX_AD_LATCH_DAC_S000_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX43_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX53_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX53_PL = 0x8001a80c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX53_PL_RX_AD_LATCH_DAC_W010_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_A_CNTLX53_PL]
// iohs/reg00002.H

//>> [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX84_PL]
static const uint64_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX84_PL = 0x8002a00c10012c3full;

static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001 = 56;
static const uint32_t IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX84_PL_RX_BD_LATCH_DAC_W001_LEN = 8;
//<< [IOO_RX0_2_RD_RX_DAC_REGS_LOFF_B_CNTLX84_PL]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_CTL_REGS_RX_CNTL1_PG]
static const uint64_t IOO_RX0_RXCTL_CTL_REGS_RX_CNTL1_PG = 0x8009000010012c3full;

static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_CNTL1_PG_EN = 48;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_CNTL1_PG_TIMER_SEL = 49;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_CNTL1_PG_TIMER_SEL_LEN = 4;
//<< [IOO_RX0_RXCTL_CTL_REGS_RX_CNTL1_PG]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG]
static const uint64_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG = 0x8009280010012c3full;

static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_CTL_REGS_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_DATASM_REGS_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_DATASM_REGRW_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_GCR_ARB_SM_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_RX_PSAVE_SM_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_RX_SERVO_MAIN_SM_RO_SIGNAL = 53;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_RX_SERVO_AMP_SM_RO_SIGNAL = 54;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_RX_SERVO_LOFF_SM_RO_SIGNAL = 55;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_RX_SERVO_CTLE_SM_RO_SIGNAL = 56;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_RX_SERVO_LTE_SM_RO_SIGNAL = 57;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_G_FIR_ERR_RX_SERVO_QUAD_SM_RO_SIGNAL = 58;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG_L_FIR_ERR_RO_SIGNAL = 59;
//<< [IOO_RX0_RXCTL_CTL_REGS_RX_FIR1_PG]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_CTL_REGS_RX_MODE14_PG]
static const uint64_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE14_PG = 0x8008700010012c3full;

static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE14_PG_RX_LOFF_LIVEDGE_MODE = 48;
//<< [IOO_RX0_RXCTL_CTL_REGS_RX_MODE14_PG]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG]
static const uint64_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG = 0x8008c00010012c3full;

static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG_1_INVALID_LOCK_THRESH_INC = 48;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG_1_INVALID_LOCK_THRESH_INC_LEN = 4;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG_1_INVALID_LOCK_THRESH_DEC = 52;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG_1_INVALID_LOCK_THRESH_DEC_LEN = 4;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG_2_INVALID_LOCK_THRESH_INC = 56;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG_2_INVALID_LOCK_THRESH_INC_LEN = 4;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG_2_INVALID_LOCK_THRESH_DEC = 60;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG_2_INVALID_LOCK_THRESH_DEC_LEN = 4;
//<< [IOO_RX0_RXCTL_CTL_REGS_RX_MODE24_PG]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG]
static const uint64_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG = 0x8008380010012c3full;

static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG_AMP_TIMEOUT = 48;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG_AMP_TIMEOUT_LEN = 4;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG_LOFF_TIMEOUT = 52;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG_LOFF_TIMEOUT_LEN = 4;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG_CTLE_TIMEOUT = 56;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG_CTLE_TIMEOUT_LEN = 4;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG_LTE_TIMEOUT = 60;
static const uint32_t IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG_LTE_TIMEOUT_LEN = 4;
//<< [IOO_RX0_RXCTL_CTL_REGS_RX_MODE7_PG]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_CNTL1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_CNTL1_PL = 0x8003c00b10012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
//<< [IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_CNTL1_PL]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_STAT1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_STAT1_PL = 0x8003e00b10012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
//<< [IOO_RX0_RXCTL_DATASM_11_PLREGS_RX_STAT1_PL]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_CNTL3_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_CNTL3_PL = 0x8003d81210012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
//<< [IOO_RX0_RXCTL_DATASM_18_PLREGS_RX_CNTL3_PL]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_CNTL3_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_CNTL3_PL = 0x8003d80110012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
//<< [IOO_RX0_RXCTL_DATASM_1_PLREGS_RX_CNTL3_PL]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_5_PLREGS_RX_CNTL2_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_5_PLREGS_RX_CNTL2_PL = 0x8003c80510012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_5_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_5_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_5_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_5_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_5_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
//<< [IOO_RX0_RXCTL_DATASM_5_PLREGS_RX_CNTL2_PL]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_7_PLREGS_RX_MODE1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_7_PLREGS_RX_MODE1_PL = 0x8003d00710012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_7_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_7_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_7_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_7_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_7_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
//<< [IOO_RX0_RXCTL_DATASM_7_PLREGS_RX_MODE1_PL]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_CNTL1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_CNTL1_PL = 0x8003c00810012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
//<< [IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_CNTL1_PL]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_STAT1_PL]
static const uint64_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_STAT1_PL = 0x8003e00810012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
//<< [IOO_RX0_RXCTL_DATASM_8_PLREGS_RX_STAT1_PL]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_CNT16_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT16_PG = 0x800a000010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT16_PG_0 = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT16_PG_0_LEN = 6;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT16_PG_1 = 54;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT16_PG_1_LEN = 6;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_CNT16_PG]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_CNT26_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT26_PG = 0x800a500010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT26_PG_RX_B_LANE_FAIL_16_23 = 56;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNT26_PG_RX_B_LANE_FAIL_16_23_LEN = 8;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_CNT26_PG]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL5_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL5_PG = 0x8009a80010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL5_PG_RX_PSAVE_FENCE_REQ_DL_IO_0_15 = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL5_PG_RX_PSAVE_FENCE_REQ_DL_IO_0_15_LEN = 16;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_CNTL5_PG]
// iohs/reg00002.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT10_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT10_PG = 0x800ad80010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT10_PG_RX_SCAN_N_0_15_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT10_PG_RX_SCAN_N_0_15_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT10_PG]
// iohs/reg00003.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT20_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT20_PG = 0x800b280010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT20_PG_RX_DL_PHY_RUN_LANE_16_23_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT20_PG_RX_DL_PHY_RUN_LANE_16_23_RO_SIGNAL_LEN = 8;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT20_PG]
// iohs/reg00003.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT30_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT30_PG = 0x800b780010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT30_PG_RX_VTAL_LATE_RESULT_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT30_PG_RX_VTAL_LATE_RESULT_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT30_PG]
// iohs/reg00003.H

//>> [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT5_PG]
static const uint64_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT5_PG = 0x800ab00010012c3full;

static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT5_PG_RX_DATA_PIPE_MAIN_16_31_RO_SIGNAL = 48;
static const uint32_t IOO_RX0_RXCTL_DATASM_REGS_RX_STAT5_PG_RX_DATA_PIPE_MAIN_16_31_RO_SIGNAL_LEN = 16;
//<< [IOO_RX0_RXCTL_DATASM_REGS_RX_STAT5_PG]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL10_PL]
static const uint64_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL10_PL = 0x80047c0310012c3full;

static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL10_PL_TX_NSEG_MAIN_0_15_HS_EN_LEN = 16;
//<< [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL10_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL20_PL]
static const uint64_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL20_PL = 0x8004cc0310012c3full;

static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL20_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL20_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL20_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL20_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL20_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL30_PL]
static const uint64_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL30_PL = 0x80051c0310012c3full;

static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL30_PL_TX_FORCE_HS_FFE = 48;
//<< [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL30_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL6_PL]
static const uint64_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL6_PL = 0x80045c0310012c3full;

static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_3_TX_BIT_REGS_CNTL6_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL8_PL]
static const uint64_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL8_PL = 0x80046c0410012c3full;

static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
//<< [IOO_TX0_0_DD_4_TX_BIT_REGS_CNTL8_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL]
static const uint64_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL = 0x8004b40510012c3full;

static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_EN = 48;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL = 49;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE = 52;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE_LEN = 5;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL_DCC_PAT = 57;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL_DCC_PAT_LEN = 4;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL_DCC_CMP_RUN = 61;
//<< [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL17_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL5_PL]
static const uint64_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL5_PL = 0x8004540510012c3full;

static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
//<< [IOO_TX0_0_DD_5_TX_BIT_REGS_CNTL5_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL = 0x80042c0510012c3full;

static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_BOOST_HS_EN = 52;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_BOOST_SAFE_EN = 53;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 54;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL = 55;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL = 58;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL_LEN = 3;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL = 61;
static const uint32_t IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL_LEN = 2;
//<< [IOO_TX0_0_DD_5_TX_BIT_REGS_MODE3_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_TX_BIT_REGS_CNTL16_PL]
static const uint64_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL16_PL = 0x8004ac0010012c3full;

static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL16_PL_I_TUNE = 48;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL16_PL_I_TUNE_LEN = 6;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL16_PL_Q_TUNE = 54;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL16_PL_Q_TUNE_LEN = 6;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL16_PL_PHASE_SEL = 60;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL16_PL_MAIN_SEL = 61;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL16_PL_PAD_SEL = 62;
//<< [IOO_TX0_0_DD_TX_BIT_REGS_CNTL16_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_TX_BIT_REGS_CNTL26_PL]
static const uint64_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL26_PL = 0x8004fc0010012c3full;

static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_0_DD_TX_BIT_REGS_CNTL26_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_TX_BIT_REGS_CNTL2_PL]
static const uint64_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL2_PL = 0x80043c0010012c3full;

static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL2_PL_RESET = 48;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_CNTL2_PL_DOM_IORESET = 49;
//<< [IOO_TX0_0_DD_TX_BIT_REGS_CNTL2_PL]
// iohs/reg00003.H

//>> [IOO_TX0_0_DD_TX_BIT_REGS_STAT2_PL]
static const uint64_t IOO_TX0_0_DD_TX_BIT_REGS_STAT2_PL = 0x80052c0010012c3full;

static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_STAT2_PL_UP_CNT_RO_SIGNAL_LEN = 8;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL = 56;
static const uint32_t IOO_TX0_0_DD_TX_BIT_REGS_STAT2_PL_DOWN_CNT_RO_SIGNAL_LEN = 8;
//<< [IOO_TX0_0_DD_TX_BIT_REGS_STAT2_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL]
static const uint64_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL = 0x8004b40610012c3full;

static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_EN = 48;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL = 49;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL_BIST_HS_CUST_SEL_LEN = 3;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE = 52;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL_DCC_IQ_TUNE_LEN = 5;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL_DCC_PAT = 57;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL_DCC_PAT_LEN = 4;
static const uint32_t IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL_DCC_CMP_RUN = 61;
//<< [IOO_TX0_1_DD_0_TX_BIT_REGS_CNTL17_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL5_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL5_PL = 0x8004540810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL5_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL5_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL5_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL5_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_CNTL5_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL]
static const uint64_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL = 0x80042c0810012c3full;

static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_D2_CTRL = 48;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_D2_CTRL_LEN = 2;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL = 50;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_D2_DIV_CTRL_LEN = 2;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_BOOST_HS_EN = 52;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_BOOST_SAFE_EN = 53;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_SEG_TEST_LEAKAGE_CTRL = 54;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL = 55;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_HIGH_SEL_LEN = 3;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL = 58;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_LOW_SEL_LEN = 3;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL = 61;
static const uint32_t IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL_DCC_CMP_SAMP_SEL_LEN = 2;
//<< [IOO_TX0_1_DD_2_TX_BIT_REGS_MODE3_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL11_PL]
static const uint64_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL11_PL = 0x8004841110012c3full;

static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL11_PL_TX_NSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL11_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL1G_PL]
static const uint64_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL1G_PL = 0x8004341110012c3full;

static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL1G_PL_ERR_INJECT_WO_PULSE_SLOW_SIGNAL_LEN = 6;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL1G_PL_FIFO_INIT_WO_PULSE_SLOW_SIGNAL = 59;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL1G_PL_SET_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 60;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL1G_PL_CLR_UNLOAD_CLK_DISABLE_WO_PULSE_SLOW_SIGNAL = 61;
//<< [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL1G_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL21_PL]
static const uint64_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL21_PL = 0x8004d41110012c3full;

static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL21_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL21_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL21_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL21_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL21_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL8_PL]
static const uint64_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL8_PL = 0x80046c1110012c3full;

static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN = 48;
static const uint32_t IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL8_PL_TX_PSEG_MAIN_0_15_HS_EN_LEN = 16;
//<< [IOO_TX0_1_DD_3_TX_BIT_REGS_CNTL8_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL6_PL]
static const uint64_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL6_PL = 0x80045c1010012c3full;

static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL6_PL_EN = 51;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL6_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL6_PL_SEL = 56;
static const uint32_t IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL6_PL_SEL_LEN = 5;
//<< [IOO_TX0_1_DD_4_TX_BIT_REGS_CNTL6_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL16_PL]
static const uint64_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL16_PL = 0x8004ac0f10012c3full;

static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL16_PL_I_TUNE = 48;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL16_PL_I_TUNE_LEN = 6;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL16_PL_Q_TUNE = 54;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL16_PL_Q_TUNE_LEN = 6;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL16_PL_PHASE_SEL = 60;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL16_PL_MAIN_SEL = 61;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL16_PL_PAD_SEL = 62;
//<< [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL16_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL26_PL]
static const uint64_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL26_PL = 0x8004fc0f10012c3full;

static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL26_PL_TX_NSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_1_DD_5_TX_BIT_REGS_CNTL26_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t IOO_TX0_1_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8004140f10012c3full;

static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ = 48;
static const uint32_t IOO_TX0_1_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ_LEN = 2;
//<< [IOO_TX0_1_DD_5_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
// iohs/reg00003.H

//>> [IOO_TX0_1_DD_TX_BIT_REGS_STAT1_PL]
static const uint64_t IOO_TX0_1_DD_TX_BIT_REGS_STAT1_PL = 0x8005240710012c3full;

static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ERR_DET_RO_SIGNAL = 48;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_STAT1_PL_BIST_PRBS_ACTIVITY_DET_RO_SIGNAL = 49;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL = 50;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_STAT1_PL_SEG_TEST_STATUS_RO_SIGNAL_LEN = 2;
static const uint32_t IOO_TX0_1_DD_TX_BIT_REGS_STAT1_PL_TDR_CAPT_VAL_RO_SIGNAL = 63;
//<< [IOO_TX0_1_DD_TX_BIT_REGS_STAT1_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_0_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t IOO_TX0_2_DD_0_TX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8004140e10012c3full;

static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ = 48;
static const uint32_t IOO_TX0_2_DD_0_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ_LEN = 2;
//<< [IOO_TX0_2_DD_0_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL15_PL]
static const uint64_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL15_PL = 0x8004a40d10012c3full;

static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL = 48;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL_LEN = 4;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_DOUBLE_MODE = 52;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL15_PL_ISABLE_PL_SM = 53;
//<< [IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL15_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL25_PL]
static const uint64_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL25_PL = 0x8004f40d10012c3full;

static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [IOO_TX0_2_DD_1_TX_BIT_REGS_CNTL25_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL19_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL19_PL = 0x8004c40b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL19_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL19_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL19_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL19_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL19_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL29_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL29_PL = 0x8005140b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN_LEN = 16;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL29_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL9_PL]
static const uint64_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL9_PL = 0x8004740b10012c3full;

static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [IOO_TX0_2_DD_3_TX_BIT_REGS_CNTL9_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL14_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL14_PL = 0x80049c0a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS = 48;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS_LEN = 6;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL = 54;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL_LEN = 3;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE = 57;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL14_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL24_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL24_PL = 0x8004ec0a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL24_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL7_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL7_PL = 0x8004640a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL7_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL7_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL7_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL7_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_CNTL7_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL]
static const uint64_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL = 0x80041c0a10012c3full;

static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_LANE_INVERT = 48;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE = 49;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE_LEN = 2;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_MAIN_PKG_EN = 51;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_FFE_PKG_EN = 52;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_PSAVE_REQ_DIS = 53;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_ERR_INJ_A_ENABLE = 54;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_ERR_INJ_B_ENABLE = 55;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_0 = 60;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_1 = 61;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_2 = 62;
static const uint32_t IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_3 = 63;
//<< [IOO_TX0_2_DD_4_TX_BIT_REGS_MODE1_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_CNTL23_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL23_PL = 0x8004e40c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_CNTL23_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_CNTL4_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL4_PL = 0x80044c0c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL4_PL_EN = 51;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL4_PL_EN_LEN = 5;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL4_PL_SEL = 56;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_CNTL4_PL_SEL_LEN = 5;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_CNTL4_PL]
// iohs/reg00003.H

//>> [IOO_TX0_2_DD_TX_BIT_REGS_MODE2_PL]
static const uint64_t IOO_TX0_2_DD_TX_BIT_REGS_MODE2_PL = 0x8004240c10012c3full;

static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY = 48;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY_LEN = 3;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_MODE2_PL_UNLOAD_CLK_DISABLE = 56;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_MODE2_PL_RXCAL = 57;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL = 58;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL_LEN = 3;
static const uint32_t IOO_TX0_2_DD_TX_BIT_REGS_MODE2_PL_FIFO_HOLD = 61;
//<< [IOO_TX0_2_DD_TX_BIT_REGS_MODE2_PL]
// iohs/reg00003.H

//>> [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL9_PG]
static const uint64_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL9_PG = 0x800d040010012c3full;

static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL9_PG_0 = 48;
static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL9_PG_0_LEN = 6;
static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL9_PG_1 = 54;
static const uint32_t IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL9_PG_1_LEN = 6;
//<< [IOO_TX0_TXCTL_TX_CTL_SM_REGS_CTLSM_CNTL9_PG]
// iohs/reg00003.H

//>> [REGS_PRX1_DLR_APOR]
static const uint64_t REGS_PRX1_DLR_APOR = 0x1801103eull;

static const uint32_t REGS_PRX1_DLR_APOR_ACTIVITY_ACCUM = 0;
static const uint32_t REGS_PRX1_DLR_APOR_ACTIVITY_ACCUM_LEN = 32;
static const uint32_t REGS_PRX1_DLR_APOR_BASE_ACCUM = 32;
static const uint32_t REGS_PRX1_DLR_APOR_BASE_ACCUM_LEN = 32;
//<< [REGS_PRX1_DLR_APOR]
// iohs/reg00003.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "iohs/reg00000_unused.H"
#include "iohs/reg00001_unused.H"
#include "iohs/reg00002_unused.H"
#include "iohs/reg00003_unused.H"
#endif
#endif
