
---------- Begin Simulation Statistics ----------
final_tick                               3000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 108002                       # Simulator instruction rate (inst/s)
host_mem_usage                              134383648                       # Number of bytes of host memory used
host_op_rate                                   125487                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 54790.80                       # Real time elapsed on the host
host_tick_rate                               37100262                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5917541493                       # Number of instructions simulated
sim_ops                                    6875540860                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.032753                       # Number of seconds simulated
sim_ticks                                2032753086429                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   294                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     15457536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      30914786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     44.200411                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits       327848616                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups    741732055                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       608515                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted    672643131                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits     19709941                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     19713505                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses         3564                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups       843000586                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS        62902123                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted           44                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads        1505620338                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes       1405512186                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       607795                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches          834983527                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events     273436927                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls     43309770                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts     18021938                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts   3917541492                       # Number of instructions committed
system.switch_cpus.commit.committedOps     4558104460                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples   4872042169                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.935563                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.123548                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   3679775692     75.53%     75.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    316276905      6.49%     82.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    258430588      5.30%     87.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     64662922      1.33%     88.65% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    165661510      3.40%     92.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     40384880      0.83%     92.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     34977458      0.72%     93.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     38435287      0.79%     94.39% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    273436927      5.61%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   4872042169                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls     62716726                       # Number of function calls committed.
system.switch_cpus.commit.int_insts        4061062927                       # Number of committed integer instructions.
system.switch_cpus.commit.loads             885638148                       # Number of loads committed
system.switch_cpus.commit.membars            48121150                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   2823802677     61.95%     61.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult    178045380      3.91%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.86% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    885638148     19.43%     85.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    670618255     14.71%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   4558104460                       # Class of committed instruction
system.switch_cpus.commit.refs             1556256403                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts          73995519                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts          3917541492                       # Number of Instructions Simulated
system.switch_cpus.committedOps            4558104460                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.244328                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.244328                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles    3880452575                       # Number of cycles decode is blocked
system.switch_cpus.decode.BranchMispred           724                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.BranchResolved    326787455                       # Number of times decode resolved a branch
system.switch_cpus.decode.DecodedInsts     4585773908                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles        275073863                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles         554671826                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         650463                       # Number of cycles decode is squashing
system.switch_cpus.decode.SquashedInsts          1118                       # Number of squashed instructions handled by decode
system.switch_cpus.decode.UnblockCycles     163857403                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.fetch.Branches           843000586                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines         539921390                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles            4333652790                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16551                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           36                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts             3952355813                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.SquashCycles         1302366                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.172934                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles    540402125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches    410460680                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.810788                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples   4874706137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.943032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.250843                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       3942609836     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        128322321      2.63%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         82186465      1.69%     85.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        133592825      2.74%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4        100989001      2.07%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         54386078      1.12%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6        104493653      2.14%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         24326255      0.50%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        303799703      6.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   4874706137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.idleCycles                    1504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       909272                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches        836109850                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.943917                       # Inst execution rate
system.switch_cpus.iew.exec_refs           1593671209                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores          671486230                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles      1114550046                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts     888764024                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts     43461034                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        14693                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts    672825348                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts   4576126466                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts     922184979                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       674883                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts    4601321338                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents        6745307                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     834609452                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         650463                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     842436298                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked          460                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads    169664730                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          130                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation        64020                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads     34630217                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3125843                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2207063                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents        64020                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         5078                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       904194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers        4409507392                       # num instructions consuming a value
system.switch_cpus.iew.wb_count            4565718504                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.574659                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers        2533963929                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.936614                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent             4565947334                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads       5626615257                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      3266701347                       # number of integer regfile writes
system.switch_cpus.ipc                       0.803646                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.803646                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2829841993     61.49%     61.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult    178085322      3.87%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            2      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            1      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    922351946     20.04%     85.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    671716957     14.60%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     4601996221                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt            72097677                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015667                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         8826541     12.24%     12.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        9623978     13.35%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     25.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       20299758     28.16%     53.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      33347400     46.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses     4565319651                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads  13938214685                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   4491711334                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes   4520112275                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded         4532665431                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued        4601996221                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded     43461035                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     18021870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        10875                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved       151265                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     17008607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples   4874706137                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.944056                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.746531                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   3313169370     67.97%     67.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    496274925     10.18%     78.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    295708468      6.07%     84.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    215716969      4.43%     88.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    186545572      3.83%     92.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    198677756      4.08%     96.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     85280109      1.75%     98.29% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     50762013      1.04%     99.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     32570955      0.67%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   4874706137                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.944056                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses      108774247                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads    212592446                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses     74007170                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes     74099664                       # Number of vector instruction queue writes
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.memDep0.conflictingLoads     50950655                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     44139521                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads    888764024                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    672825348                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads      4846051930                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes      173237904                       # number of misc regfile writes
system.switch_cpus.numCycles               4874707641                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles      2045968085                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps    4774471927                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents      171302692                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles        344785509                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents      275601112                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents       8209857                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups    7347971521                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts     4580648550                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands   4799382835                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles         643941282                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       63295923                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         650463                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     601870963                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         24910769                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups   5609124660                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles   1237489825                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts     53237699                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         973523868                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts     43461620                       # count of temporary serializing insts renamed
system.switch_cpus.rename.vec_rename_lookups     49368552                       # Number of vector rename lookups
system.switch_cpus.rob.rob_reads           9174727818                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9154918067                       # The number of ROB writes
system.switch_cpus.timesIdled                      12                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_reads         49338904                       # number of vector regfile reads
system.switch_cpus.vec_regfile_writes        24668266                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          295                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          295                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     15457543                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     15457253                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     30915088                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       15457548                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           15456954                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3558480                       # Transaction distribution
system.membus.trans_dist::CleanEvict         11898762                       # Transaction distribution
system.membus.trans_dist::ReadExReq               588                       # Transaction distribution
system.membus.trans_dist::ReadExResp              588                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      15456956                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     23842154                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     22530174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     46372328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               46372328                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port   1246599936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port   1187450880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   2434050816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2434050816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          15457544                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                15457544    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            15457544                       # Request fanout histogram
system.membus.reqLayer0.occupancy         37286302571                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         35849800998                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy       145904843581                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.pwrStateResidencyTicks::OFF 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          15456955                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7116966                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           38                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        27356605                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             588                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            38                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     15456919                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     46372517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              46372631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2434046848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2434056576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19016066                       # Total snoops (count)
system.tol2bus.snoopTraffic                 455485440                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         34473611                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.448405                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.497348                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               19015768     55.16%     55.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1               15457548     44.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    295      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34473611                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18827209728                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32228897925                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             79230                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.inst         2176                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data   1017276160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        1017278336                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         2176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    229321600                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      229321600                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      7947470                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            7947487                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1791575                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1791575                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.inst         1070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data    500442561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            500443631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst         1070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total            1070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     112813308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           112813308                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     112813308                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst         1070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    500442561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           613256939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3583150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples        34.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples  15894940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000299296720                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       204926                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       204926                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           25527185                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           3385502                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    7947487                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1791575                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 15894974                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3583150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           677554                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           819738                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           686200                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3          1063486                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1204600                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1748398                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6          1749762                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          1203566                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           743040                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9          1127958                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         1278432                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          846156                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          592338                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          592298                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          940832                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          620616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            18796                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           245524                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           601472                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           601488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           611509                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           357200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           545084                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          601472                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14             588                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.27                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.39                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                392069951743                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               79474870000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           690100714243                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    24666.28                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               43416.28                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 9915001                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                3240236                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                62.38                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               90.43                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             15894974                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3583150                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                7010561                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                7010731                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 936773                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 936616                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    146                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    135                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                137080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                147491                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                203173                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                204712                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                204959                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                205011                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                205018                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                205031                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                205025                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                206545                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                208515                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                206969                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                205221                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                205855                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                205615                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                204956                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                204989                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                204967                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                 11973                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                    30                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      6322858                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   197.156989                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   160.925189                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   188.947982                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        23570      0.37%      0.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      5048328     79.84%     80.22% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       562383      8.89%     89.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       283454      4.48%     93.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        77896      1.23%     94.82% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        53953      0.85%     95.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        34758      0.55%     96.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        33076      0.52%     96.75% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       205440      3.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      6322858                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       204926                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     77.564438                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    74.718938                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    20.813752                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31           37      0.02%      0.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         2922      1.43%      1.44% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         7807      3.81%      5.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55        16571      8.09%     13.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63        30663     14.96%     28.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71        19656      9.59%     37.89% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79        35272     17.21%     55.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87        29175     14.24%     69.34% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95        17601      8.59%     77.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103        18505      9.03%     86.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111        16760      8.18%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119         2403      1.17%     96.31% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127         4449      2.17%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-135         2773      1.35%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143          164      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::144-151          164      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::152-159            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       204926                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       204926                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.485009                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.458854                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.944515                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           53550     26.13%     26.13% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17            9406      4.59%     30.72% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          132285     64.55%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19            8406      4.10%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1273      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       204926                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            1017278336                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              229320512                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             1017278336                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           229321600                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      500.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      112.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   500.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   112.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        4.79                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    3.91                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.88                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2032752885665                       # Total gap between requests
system.mem_ctrls0.avgGap                    208721.63                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst         2176                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data   1017276160                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    229320512                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 1070.469411424014                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 500442560.777059435844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 112812772.751881256700                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst           34                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data     15894940                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3583150                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst      1412424                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 690099301819                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47794603643308                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     41541.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     43416.29                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  13338711.37                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy         19970322960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy         10614455610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        48135523800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        5988091680                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    788793594270                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    116329656000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1150295094480                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       565.880383                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 295150912710                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1669724233719                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         25174968840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy         13380790500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        65354590560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       12715862580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    887290555860                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy     33385130880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1197765349380                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       589.233074                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE  79209795646                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1885665350783                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data    961284480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         961287040                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    226163840                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      226163840                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      7510035                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            7510055                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1766905                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1766905                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.inst         1259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data    472897809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            472899068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst         1259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total            1259                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     111259868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           111259868                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     111259868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst         1259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    472897809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           584158936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3533810.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples  15020074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000136277648                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       202140                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       202140                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           24291103                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           3335496                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    7510057                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1766905                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 15020114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3533810                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           705160                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           632346                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           667712                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           977564                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1072536                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1814726                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          1561758                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          1081018                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           593136                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          1373211                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10         1109256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          742654                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          649092                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          676788                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          752008                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          611148                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           234950                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           601472                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           601483                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           601522                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           347800                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           554482                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          592074                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.21                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.58                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                362169269947                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               75100565000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           643796388697                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    24112.29                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               42862.28                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 9372610                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                3220706                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                62.40                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               91.14                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             15020114                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3533810                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                6694990                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                6695038                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 814730                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 814687                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    335                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    331                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                133061                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                139991                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                201595                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                202784                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                202200                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                202149                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                202148                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                202153                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                202979                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                205542                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                207000                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                205192                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                202909                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                204141                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                204151                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                202159                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                202500                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                202539                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                  8355                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                   247                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      5960572                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   199.217187                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   160.662429                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   196.511168                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        25165      0.42%      0.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      4818197     80.83%     81.26% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       460628      7.73%     88.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       227675      3.82%     92.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        81951      1.37%     94.18% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        57334      0.96%     95.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        47825      0.80%     95.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        31819      0.53%     96.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       209978      3.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      5960572                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       202140                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     74.305313                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    71.029255                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    22.910258                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31            3      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39          180      0.09%      0.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47        25871     12.80%     12.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55        22031     10.90%     23.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63        15729      7.78%     31.57% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71        36822     18.22%     49.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79        28655     14.18%     63.96% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87        23485     11.62%     75.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95        18037      8.92%     84.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103        10577      5.23%     89.73% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111         8767      4.34%     94.07% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119         2184      1.08%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127         5123      2.53%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135          137      0.07%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::136-143           14      0.01%     97.76% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151         1369      0.68%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::152-159         3155      1.56%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       202140                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       202140                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.481859                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.445978                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.118854                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           63076     31.20%     31.20% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            4903      2.43%     33.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          119147     58.94%     92.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            4300      2.13%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           10124      5.01%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21             590      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       202140                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             961287232                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              226162112                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              961287296                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           226163840                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      472.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      111.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   472.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   111.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        4.56                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2032753022913                       # Total gap between requests
system.mem_ctrls1.avgGap                    219118.39                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    961284672                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    226162112                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 1259.375778145899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 472897903.054580211639                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 111259017.885593742132                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data     15020074                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3533810                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst      1845542                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 643794543155                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 47204558927821                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     46138.55                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     42862.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  13357978.76                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy         19475099700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         10351245795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        46462050600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        5985022320                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    779513965200                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    124144353120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1146395186895                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       563.961848                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 315537673167                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1649337473262                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         23083434360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         12269121150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        60781534800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12461324940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    160463450160.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    879056823210                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy     40318704480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1188434393100                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       584.642769                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE  97141160546                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  67877940000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1867733985883                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data     15457507                       # number of demand (read+write) misses
system.l2.demand_misses::total               15457544                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data     15457507                       # number of overall misses
system.l2.overall_misses::total              15457544                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3574524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 1470430585812                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1470434160336                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3574524                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 1470430585812                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1470434160336                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data     15457507                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15457545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data     15457507                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15457545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            1.000000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           1.000000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 96608.756757                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 95127.279309                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95127.282855                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 96608.756757                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 95127.279309                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95127.282855                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3558480                       # number of writebacks
system.l2.writebacks::total                   3558480                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data     15457507                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          15457544                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data     15457507                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         15457544                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3257798                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 1338310509002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1338313766800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3257798                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 1338310509002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1338313766800                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       1.000000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 88048.594595                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 86579.971078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86579.974594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 88048.594595                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 86579.971078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86579.974594                       # average overall mshr miss latency
system.l2.replacements                       19016066                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3558486                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3558486                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3558486                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3558486                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           38                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               38                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           38                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           38                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     11898724                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      11898724                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data          588                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 588                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     54421002                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      54421002                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92552.724490                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92552.724490                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            588                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     49382588                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     49382588                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83983.993197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83983.993197                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3574524                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3574524                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             38                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.973684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.973684                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 96608.756757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 96608.756757                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3257798                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3257798                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.973684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973684                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 88048.594595                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 88048.594595                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data     15456919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        15456919                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 1470376164810                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1470376164810                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data     15456919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      15456919                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 95127.377248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95127.377248                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data     15456919                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     15456919                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 1338261126414                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1338261126414                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 86580.069832                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86580.069832                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                    19016195                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19016194                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.208812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.000232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   103.790714                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.189131                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.810865                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 513652754                       # Number of tag accesses
system.l2.tags.data_accesses                513652754                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    967246913571                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   2032753086429                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    539921336                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2542021067                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099731                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    539921336                       # number of overall hits
system.cpu.icache.overall_hits::total      2542021067                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          834                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           54                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            888                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          834                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           54                       # number of overall misses
system.cpu.icache.overall_misses::total           888                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      4785492                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      4785492                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      4785492                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      4785492                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2002100565                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    539921390                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2542021955                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100565                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    539921390                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2542021955                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 88620.222222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5389.067568                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 88620.222222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5389.067568                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          319                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          248                       # number of writebacks
system.cpu.icache.writebacks::total               248                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           16                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3632487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3632487                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3632487                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3632487                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 95591.763158                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95591.763158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 95591.763158                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95591.763158                       # average overall mshr miss latency
system.cpu.icache.replacements                    248                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    539921336                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2542021067                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          834                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           54                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           888                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      4785492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      4785492                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100565                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    539921390                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2542021955                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 88620.222222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5389.067568                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3632487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3632487                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 95591.763158                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95591.763158                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.926985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2542021939                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               872                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2915162.774083                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   598.210791                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    25.716194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.958671                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.041212                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999883                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       99138857117                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      99138857117                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    713784230                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1245121062                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1958905292                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    713784230                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1245121062                       # number of overall hits
system.cpu.dcache.overall_hits::total      1958905292                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      9763153                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data     62449678                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       72212831                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      9763153                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data     62449678                       # number of overall misses
system.cpu.dcache.overall_misses::total      72212831                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 5766501861794                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5766501861794                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 5766501861794                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5766501861794                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723547383                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1307570740                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   2031118123                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723547383                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1307570740                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   2031118123                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.047760                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.035553                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013493                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.047760                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035553                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 92338.376217                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79854.255566                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 92338.376217                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79854.255566                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        94242                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               753                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs   125.155378                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           88                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8483591                       # number of writebacks
system.cpu.dcache.writebacks::total           8483591                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data     46992465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     46992465                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data     46992465                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     46992465                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data     15457213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     15457213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data     15457213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     15457213                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 1489837096944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1489837096944                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1489837096944                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1489837096944                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011821                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007610                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.011821                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007610                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 96384.587373                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 96384.587373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 96384.587373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 96384.587373                       # average overall mshr miss latency
system.cpu.dcache.replacements               25220561                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    395638914                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    617814635                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1013453549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6219262                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data     62447326                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      68666588                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 5766269875104                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5766269875104                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    401858176                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    680261961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1082120137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015476                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.091799                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063456                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 92338.139108                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83974.900211                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data     46990701                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     46990701                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data     15456625                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     15456625                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 1489781940354                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1489781940354                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.022722                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014284                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 96384.685554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96384.685554                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    318145316                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    627306427                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      945451743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3543891                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         2352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3546243                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    231986690                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    231986690                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    321689207                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    627308779                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    948997986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000004                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003737                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 98633.796769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    65.417595                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1764                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1764                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     55156590                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55156590                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 93803.724490                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93803.724490                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     18839368                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     43309193                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     62148561                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          159                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data          587                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          746                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data     56720340                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     56720340                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     18839527                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     43309780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     62149307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000008                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000014                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000012                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 96627.495741                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76032.627346                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus.data          293                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          293                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data          294                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          294                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data     27001584                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     27001584                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000007                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 91842.122449                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 91842.122449                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     18839527                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     43309476                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     62149003                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     18839527                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     43309476                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     62149003                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999542                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2108423673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          25220817                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.598548                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   117.773146                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   138.226396                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.460051                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.539947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           52                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       68998546673                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      68998546673                       # Number of data accesses

---------- End Simulation Statistics   ----------
