<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PSOC E8XXGP Device Support Library</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PSOC E8XXGP Device Support Library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structGFXSS__DC__DCNANO__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">GFXSS_DC_DCNANO_Type Struct Reference</div></div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p >Host Interface Registers (GFXSS_DC_DCNANO) </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a78cdb071256f10cf86e34514cee2e5a0"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a78cdb071256f10cf86e34514cee2e5a0">GCREGDCCHIPREV</a></td></tr>
<tr class="separator:a78cdb071256f10cf86e34514cee2e5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae26df9de591ce1492d1c61ac688e8e72"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ae26df9de591ce1492d1c61ac688e8e72">GCREGDCCHIPDATE</a></td></tr>
<tr class="separator:ae26df9de591ce1492d1c61ac688e8e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a000fbdec5f4be4f144ee847e7cbc12fe"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a000fbdec5f4be4f144ee847e7cbc12fe">GCREGDCCHIPPATCHREV</a></td></tr>
<tr class="separator:a000fbdec5f4be4f144ee847e7cbc12fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f1eb6f15459405e1920372a5bc7f30e"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a0f1eb6f15459405e1920372a5bc7f30e">GCREGDCPRODUCTID</a></td></tr>
<tr class="separator:a0f1eb6f15459405e1920372a5bc7f30e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7849b230253641e446aaf7bece46f1"><td class="memItemLeft" align="right" valign="top"><a id="aba7849b230253641e446aaf7bece46f1" name="aba7849b230253641e446aaf7bece46f1"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED</b> [5]</td></tr>
<tr class="separator:aba7849b230253641e446aaf7bece46f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ec09b4a5f0384f051b268a6c269c520"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a5ec09b4a5f0384f051b268a6c269c520">GCREGFRAMEBUFFERCONFIG</a></td></tr>
<tr class="separator:a5ec09b4a5f0384f051b268a6c269c520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29566cd9cc227e4d85626f86c5b43efe"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a29566cd9cc227e4d85626f86c5b43efe">GCREGFRAMEBUFFERADDRESS</a></td></tr>
<tr class="separator:a29566cd9cc227e4d85626f86c5b43efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92a8b166d86d3b91b8cd4253c5267248"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a92a8b166d86d3b91b8cd4253c5267248">GCREGFRAMEBUFFERSTRIDE</a></td></tr>
<tr class="separator:a92a8b166d86d3b91b8cd4253c5267248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac14824ce051920da184eab2842f36b7f"><td class="memItemLeft" align="right" valign="top"><a id="ac14824ce051920da184eab2842f36b7f" name="ac14824ce051920da184eab2842f36b7f"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b></td></tr>
<tr class="separator:ac14824ce051920da184eab2842f36b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3ab302056b9a1b3d7a76f7215689f7c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ac3ab302056b9a1b3d7a76f7215689f7c">GCREGDCTILEINCFG</a></td></tr>
<tr class="separator:ac3ab302056b9a1b3d7a76f7215689f7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53715bdca6e44f9b5926140b5917272f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a53715bdca6e44f9b5926140b5917272f">GCREGDCTILEUVFRAMEBUFFERADR</a></td></tr>
<tr class="separator:a53715bdca6e44f9b5926140b5917272f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7bca9f18ebc35e438d551270dcbe339"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aa7bca9f18ebc35e438d551270dcbe339">GCREGDCTILEUVFRAMEBUFFERSTR</a></td></tr>
<tr class="separator:aa7bca9f18ebc35e438d551270dcbe339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d43b89bdef81df8ed92775db6677f0a"><td class="memItemLeft" align="right" valign="top"><a id="a7d43b89bdef81df8ed92775db6677f0a" name="a7d43b89bdef81df8ed92775db6677f0a"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED2</b> [6]</td></tr>
<tr class="separator:a7d43b89bdef81df8ed92775db6677f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49f168317f04b026a058232c9e5b4a8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#af49f168317f04b026a058232c9e5b4a8">GCREGFRAMEBUFFERBACKGROUND</a></td></tr>
<tr class="separator:af49f168317f04b026a058232c9e5b4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59edf700285a3c542ed15f3a11fb0c7e"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a59edf700285a3c542ed15f3a11fb0c7e">GCREGFRAMEBUFFERCOLORKEY</a></td></tr>
<tr class="separator:a59edf700285a3c542ed15f3a11fb0c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9788a061007b6709c7c83bafdb72f4"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a0d9788a061007b6709c7c83bafdb72f4">GCREGFRAMEBUFFERCOLORKEYHIGH</a></td></tr>
<tr class="separator:a0d9788a061007b6709c7c83bafdb72f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225c90957220d21a3718854b4fa938db"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a225c90957220d21a3718854b4fa938db">GCREGFRAMEBUFFERCLEARVALUE</a></td></tr>
<tr class="separator:a225c90957220d21a3718854b4fa938db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933c2980692af305d3216c7e4df122d1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a933c2980692af305d3216c7e4df122d1">GCREGVIDEOTL</a></td></tr>
<tr class="separator:a933c2980692af305d3216c7e4df122d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2f18d22f2e6409f828ccc723e465171"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ae2f18d22f2e6409f828ccc723e465171">GCREGFRAMEBUFFERSIZE</a></td></tr>
<tr class="separator:ae2f18d22f2e6409f828ccc723e465171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72953a1c6fa867508e4b59f2c094d363"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a72953a1c6fa867508e4b59f2c094d363">GCREGVIDEOGLOBALALPHA</a></td></tr>
<tr class="separator:a72953a1c6fa867508e4b59f2c094d363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4d56729a9ba24efa5855f180f2f0d29"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ae4d56729a9ba24efa5855f180f2f0d29">GCREGBLENDSTACKORDER</a></td></tr>
<tr class="separator:ae4d56729a9ba24efa5855f180f2f0d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17f33201659bf88e4bf9c88ac43c0332"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a17f33201659bf88e4bf9c88ac43c0332">GCREGVIDEOALPHABLENDCONFIG</a></td></tr>
<tr class="separator:a17f33201659bf88e4bf9c88ac43c0332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceb9f78958563fadae5bff1f1ea95c0b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aceb9f78958563fadae5bff1f1ea95c0b">GCREGOVERLAYCONFIG</a></td></tr>
<tr class="separator:aceb9f78958563fadae5bff1f1ea95c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af49fbd1ec657d96289c2612ef56577a8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#af49fbd1ec657d96289c2612ef56577a8">GCREGOVERLAYADDRESS</a></td></tr>
<tr class="separator:af49fbd1ec657d96289c2612ef56577a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086448ae92b1935383d2228e355f967a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a086448ae92b1935383d2228e355f967a">GCREGOVERLAYSTRIDE</a></td></tr>
<tr class="separator:a086448ae92b1935383d2228e355f967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fae7e24693ce87825c72f4bc7393466"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a1fae7e24693ce87825c72f4bc7393466">GCREGDCOVERLAYTILEINCFG</a></td></tr>
<tr class="separator:a1fae7e24693ce87825c72f4bc7393466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2739209d1fc8335826643793cd71a61"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ae2739209d1fc8335826643793cd71a61">GCREGDCTILEUVOVERLAYADR</a></td></tr>
<tr class="separator:ae2739209d1fc8335826643793cd71a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef7eeac4940154f192984b3f9d807a76"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aef7eeac4940154f192984b3f9d807a76">GCREGDCTILEUVOVERLAYSTR</a></td></tr>
<tr class="separator:aef7eeac4940154f192984b3f9d807a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38425af93974a3e024047f9ca6407880"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a38425af93974a3e024047f9ca6407880">GCREGOVERLAYTL</a></td></tr>
<tr class="separator:a38425af93974a3e024047f9ca6407880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef5fa34b39d64578699b8d3092d81f9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a1ef5fa34b39d64578699b8d3092d81f9">GCREGOVERLAYSIZE</a></td></tr>
<tr class="separator:a1ef5fa34b39d64578699b8d3092d81f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2c73ff5655fc8bb6fb5271d0309ae99"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#af2c73ff5655fc8bb6fb5271d0309ae99">GCREGOVERLAYCOLORKEY</a></td></tr>
<tr class="separator:af2c73ff5655fc8bb6fb5271d0309ae99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacceab77f2673d09ee76dcad2415a083"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aacceab77f2673d09ee76dcad2415a083">GCREGOVERLAYCOLORKEYHIGH</a></td></tr>
<tr class="separator:aacceab77f2673d09ee76dcad2415a083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba278c7f034cb10fb3e862da61d7534"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a1ba278c7f034cb10fb3e862da61d7534">GCREGOVERLAYALPHABLENDCONFIG</a></td></tr>
<tr class="separator:a1ba278c7f034cb10fb3e862da61d7534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0691ac5eb1b514f69b873809ace23f0"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ad0691ac5eb1b514f69b873809ace23f0">GCREGOVERLAYGLOBALALPHA</a></td></tr>
<tr class="separator:ad0691ac5eb1b514f69b873809ace23f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef33b69524609eaa36977c783359bb79"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aef33b69524609eaa36977c783359bb79">GCREGOVERLAYCLEARVALUE</a></td></tr>
<tr class="separator:aef33b69524609eaa36977c783359bb79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8d6e745e09b2d3c578cf47e1aead721"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ab8d6e745e09b2d3c578cf47e1aead721">GCREGOVERLAYCONFIG1</a></td></tr>
<tr class="separator:ab8d6e745e09b2d3c578cf47e1aead721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a09c80ff6b30571be54cf09a6f5cdec"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a3a09c80ff6b30571be54cf09a6f5cdec">GCREGOVERLAYADDRESS1</a></td></tr>
<tr class="separator:a3a09c80ff6b30571be54cf09a6f5cdec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae408d9e95bf91be5cba68b73575a74"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a6ae408d9e95bf91be5cba68b73575a74">GCREGOVERLAYSTRIDE1</a></td></tr>
<tr class="separator:a6ae408d9e95bf91be5cba68b73575a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae81223f0a49cf60e376c5c37fe3931a9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ae81223f0a49cf60e376c5c37fe3931a9">GCREGOVERLAYTL1</a></td></tr>
<tr class="separator:ae81223f0a49cf60e376c5c37fe3931a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a605944ac10f94a7cb9296a19ad268945"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a605944ac10f94a7cb9296a19ad268945">GCREGOVERLAYSIZE1</a></td></tr>
<tr class="separator:a605944ac10f94a7cb9296a19ad268945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add0b79e88fa71f008437c1365c00c37f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#add0b79e88fa71f008437c1365c00c37f">GCREGOVERLAYCOLORKEY1</a></td></tr>
<tr class="separator:add0b79e88fa71f008437c1365c00c37f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad15605ae8949d5404f1bb08b7adcc8f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aad15605ae8949d5404f1bb08b7adcc8f">GCREGOVERLAYCOLORKEYHIGH1</a></td></tr>
<tr class="separator:aad15605ae8949d5404f1bb08b7adcc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e2fd2ba082ab53aaba510b7c883786"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a27e2fd2ba082ab53aaba510b7c883786">GCREGOVERLAYALPHABLENDCONFIG1</a></td></tr>
<tr class="separator:a27e2fd2ba082ab53aaba510b7c883786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab1032088606080f5dc7798007548ec3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aab1032088606080f5dc7798007548ec3">GCREGOVERLAYGLOBALALPHA1</a></td></tr>
<tr class="separator:aab1032088606080f5dc7798007548ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c0fd14fe9caf0b02509d2d3c4fb8f7d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a8c0fd14fe9caf0b02509d2d3c4fb8f7d">GCREGOVERLAYCLEARVALUE1</a></td></tr>
<tr class="separator:a8c0fd14fe9caf0b02509d2d3c4fb8f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64c2670998f2a201750c8a17c4449df8"><td class="memItemLeft" align="right" valign="top"><a id="a64c2670998f2a201750c8a17c4449df8" name="a64c2670998f2a201750c8a17c4449df8"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED3</b> [2]</td></tr>
<tr class="separator:a64c2670998f2a201750c8a17c4449df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad09be310872f082b501b6c07e1655eb1"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ad09be310872f082b501b6c07e1655eb1">GCREGDISPLAYDITHERTABLELOW</a></td></tr>
<tr class="separator:ad09be310872f082b501b6c07e1655eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd12b59d8462ef6aa5d01db844a91b41"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#afd12b59d8462ef6aa5d01db844a91b41">GCREGDISPLAYDITHERTABLEHIGH</a></td></tr>
<tr class="separator:afd12b59d8462ef6aa5d01db844a91b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af29d6a84c56d4d61d66e91680991971a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#af29d6a84c56d4d61d66e91680991971a">GCREGPANELCONFIG</a></td></tr>
<tr class="separator:af29d6a84c56d4d61d66e91680991971a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c858c70861e28b5389f296327ab073b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a7c858c70861e28b5389f296327ab073b">GCREGPANELCONTROL</a></td></tr>
<tr class="separator:a7c858c70861e28b5389f296327ab073b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf6b0046ee93b07f48a2602f4d6aac0a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#abf6b0046ee93b07f48a2602f4d6aac0a">GCREGPANELFUNCTION</a></td></tr>
<tr class="separator:abf6b0046ee93b07f48a2602f4d6aac0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68a58c919cbbde6de00cb35e319c501d"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a68a58c919cbbde6de00cb35e319c501d">GCREGPANELWORKING</a></td></tr>
<tr class="separator:a68a58c919cbbde6de00cb35e319c501d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a64e40dd8fac5fdf06c3568be00a150"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a4a64e40dd8fac5fdf06c3568be00a150">GCREGPANELSTATE</a></td></tr>
<tr class="separator:a4a64e40dd8fac5fdf06c3568be00a150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80f11132a7946ec84de30bc599a893c8"><td class="memItemLeft" align="right" valign="top"><a id="a80f11132a7946ec84de30bc599a893c8" name="a80f11132a7946ec84de30bc599a893c8"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED4</b></td></tr>
<tr class="separator:a80f11132a7946ec84de30bc599a893c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2e149dcc94d290c7163a0534c1a1899"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ad2e149dcc94d290c7163a0534c1a1899">GCREGHDISPLAY</a></td></tr>
<tr class="separator:ad2e149dcc94d290c7163a0534c1a1899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac76ccebd32e84357742318e980c41b2c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ac76ccebd32e84357742318e980c41b2c">GCREGHSYNC</a></td></tr>
<tr class="separator:ac76ccebd32e84357742318e980c41b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ea95783ed96e5a55a6feadb1ee5a7c"><td class="memItemLeft" align="right" valign="top"><a id="a48ea95783ed96e5a55a6feadb1ee5a7c" name="a48ea95783ed96e5a55a6feadb1ee5a7c"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED5</b> [2]</td></tr>
<tr class="separator:a48ea95783ed96e5a55a6feadb1ee5a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d3cf0dcd437d6799b668e3cd2743a3"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ae9d3cf0dcd437d6799b668e3cd2743a3">GCREGVDISPLAY</a></td></tr>
<tr class="separator:ae9d3cf0dcd437d6799b668e3cd2743a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa320cc15d470c553dcde853fa262ea3f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aa320cc15d470c553dcde853fa262ea3f">GCREGVSYNC</a></td></tr>
<tr class="separator:aa320cc15d470c553dcde853fa262ea3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a253c96a7a40446f24f34625e1f62cf0d"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a253c96a7a40446f24f34625e1f62cf0d">GCREGDISPLAYCURRENTLOCATION</a></td></tr>
<tr class="separator:a253c96a7a40446f24f34625e1f62cf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e745faecaafe4d9f3d1bd4d3609b4f"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a24e745faecaafe4d9f3d1bd4d3609b4f">GCREGGAMMAINDEX</a></td></tr>
<tr class="separator:a24e745faecaafe4d9f3d1bd4d3609b4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8feeaf5082cc6a998ed6de25fa11ac5"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ad8feeaf5082cc6a998ed6de25fa11ac5">GCREGGAMMADATA</a></td></tr>
<tr class="separator:ad8feeaf5082cc6a998ed6de25fa11ac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf70ea504e8876dd274120e7506b7230"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#acf70ea504e8876dd274120e7506b7230">GCREGCURSORCONFIG</a></td></tr>
<tr class="separator:acf70ea504e8876dd274120e7506b7230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99fe220cdca07942a86abb449298d3ea"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a99fe220cdca07942a86abb449298d3ea">GCREGCURSORADDRESS</a></td></tr>
<tr class="separator:a99fe220cdca07942a86abb449298d3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60614dd4dfd46e8c50131ee92c3225b"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ae60614dd4dfd46e8c50131ee92c3225b">GCREGCURSORLOCATION</a></td></tr>
<tr class="separator:ae60614dd4dfd46e8c50131ee92c3225b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33611840732a192a9222463d6331bef9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a33611840732a192a9222463d6331bef9">GCREGCURSORBACKGROUND</a></td></tr>
<tr class="separator:a33611840732a192a9222463d6331bef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac706a26a8f2ae42ecb0f4ea144398df8"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ac706a26a8f2ae42ecb0f4ea144398df8">GCREGCURSORFOREGROUND</a></td></tr>
<tr class="separator:ac706a26a8f2ae42ecb0f4ea144398df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4126894f61bc2fb142d40027923b6e4b"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a4126894f61bc2fb142d40027923b6e4b">GCREGDISPLAYINTR</a></td></tr>
<tr class="separator:a4126894f61bc2fb142d40027923b6e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c108bab4674fd75e272f54089c0904d"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a6c108bab4674fd75e272f54089c0904d">GCREGDISPLAYINTRENABLE</a></td></tr>
<tr class="separator:a6c108bab4674fd75e272f54089c0904d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab853d898203235df1fcf0df9b5dc88ce"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ab853d898203235df1fcf0df9b5dc88ce">GCREGDBICONFIG</a></td></tr>
<tr class="separator:ab853d898203235df1fcf0df9b5dc88ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36d0c2558b0d494b5fc0ba1466fd4d64"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a36d0c2558b0d494b5fc0ba1466fd4d64">GCREGDBIIFRESET</a></td></tr>
<tr class="separator:a36d0c2558b0d494b5fc0ba1466fd4d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6220a57ce483eb9ad8627a093bd0efe9"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a6220a57ce483eb9ad8627a093bd0efe9">GCREGDBIWRCHAR1</a></td></tr>
<tr class="separator:a6220a57ce483eb9ad8627a093bd0efe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbbec40b9ef48897b76efb8685931888"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#abbbec40b9ef48897b76efb8685931888">GCREGDBIWRCHAR2</a></td></tr>
<tr class="separator:abbbec40b9ef48897b76efb8685931888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8e37cf289db7ccf9308180af3465fb"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a5c8e37cf289db7ccf9308180af3465fb">GCREGDBICMD</a></td></tr>
<tr class="separator:a5c8e37cf289db7ccf9308180af3465fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a63a1761516a4a7eb1b816785945337"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a3a63a1761516a4a7eb1b816785945337">GCREGDPICONFIG</a></td></tr>
<tr class="separator:a3a63a1761516a4a7eb1b816785945337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fc0367e052f938fcbff4593d59046c"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ac6fc0367e052f938fcbff4593d59046c">GCREGDBITYPECCFG</a></td></tr>
<tr class="separator:ac6fc0367e052f938fcbff4593d59046c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c401f4b3d5c7b09ef7d0f93f275b0a4"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a6c401f4b3d5c7b09ef7d0f93f275b0a4">GCREGDCSTATUS</a></td></tr>
<tr class="separator:a6c401f4b3d5c7b09ef7d0f93f275b0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b5141c9768b9819b1525fd6af58f16a"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a2b5141c9768b9819b1525fd6af58f16a">GCREGSRCCONFIGENDIAN</a></td></tr>
<tr class="separator:a2b5141c9768b9819b1525fd6af58f16a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad280ab27d6f6106e6e30129910f73e97"><td class="memItemLeft" align="right" valign="top">__OM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ad280ab27d6f6106e6e30129910f73e97">GCREGSOFTRESET</a></td></tr>
<tr class="separator:ad280ab27d6f6106e6e30129910f73e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a27e3a70e968f96c184d06420018b1f"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a4a27e3a70e968f96c184d06420018b1f">GCREGDCCONTROL</a></td></tr>
<tr class="separator:a4a27e3a70e968f96c184d06420018b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9158f61272b4d6e4db580b10ed5f23fd"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a9158f61272b4d6e4db580b10ed5f23fd">GCREGREGISTERTIMINGCONTROL</a></td></tr>
<tr class="separator:a9158f61272b4d6e4db580b10ed5f23fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249fec550401ae25ecfaf7ab10c5eade"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a249fec550401ae25ecfaf7ab10c5eade">GCREGDEBUGCOUNTERSELECT</a></td></tr>
<tr class="separator:a249fec550401ae25ecfaf7ab10c5eade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4045336ed6fb22dfe46698cf30efcf81"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a4045336ed6fb22dfe46698cf30efcf81">GCREGDEBUGCOUNTERVALUE</a></td></tr>
<tr class="separator:a4045336ed6fb22dfe46698cf30efcf81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaa3f8ec382ed1df1c311889d6fdf7ed"><td class="memItemLeft" align="right" valign="top"><a id="aeaa3f8ec382ed1df1c311889d6fdf7ed" name="aeaa3f8ec382ed1df1c311889d6fdf7ed"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED6</b> [10]</td></tr>
<tr class="separator:aeaa3f8ec382ed1df1c311889d6fdf7ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf52402709f5e188809825f964911e97"><td class="memItemLeft" align="right" valign="top">__IOM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#adf52402709f5e188809825f964911e97">GCREGLAYERCLOCKGATE</a></td></tr>
<tr class="separator:adf52402709f5e188809825f964911e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42c6c382206b4b7490c1d553b472095"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aa42c6c382206b4b7490c1d553b472095">GCREGDEBUGTOTVIDEOREQ</a></td></tr>
<tr class="separator:aa42c6c382206b4b7490c1d553b472095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa07f499311e801a4098e5570043c76c3"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aa07f499311e801a4098e5570043c76c3">GCREGDEBUGLSTVIDEOREQ</a></td></tr>
<tr class="separator:aa07f499311e801a4098e5570043c76c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7355f8ff14ba67e6865ed82c6c4498ef"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a7355f8ff14ba67e6865ed82c6c4498ef">GCREGDEBUGTOTVIDEORRB</a></td></tr>
<tr class="separator:a7355f8ff14ba67e6865ed82c6c4498ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40859097060d61df8fcb8dacffe0caa8"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a40859097060d61df8fcb8dacffe0caa8">GCREGDEBUGLSTVIDEORRB</a></td></tr>
<tr class="separator:a40859097060d61df8fcb8dacffe0caa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a250f9957d57db537bc0a3bd4fa536f0e"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a250f9957d57db537bc0a3bd4fa536f0e">GCREGDEBUGTOTOVERLAY0REQ</a></td></tr>
<tr class="separator:a250f9957d57db537bc0a3bd4fa536f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57af92d6f55e2ad5aebdfe88a144be52"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a57af92d6f55e2ad5aebdfe88a144be52">GCREGDEBUGLSTOVERLAY0REQ</a></td></tr>
<tr class="separator:a57af92d6f55e2ad5aebdfe88a144be52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6ffed65073a8ee034b99a0796606ed2"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ac6ffed65073a8ee034b99a0796606ed2">GCREGDEBUGTOTOVERLAY0RRB</a></td></tr>
<tr class="separator:ac6ffed65073a8ee034b99a0796606ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c590f03b2a2d6b162102414e0c1dd7"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a96c590f03b2a2d6b162102414e0c1dd7">GCREGDEBUGLSTOVERLAY0RRB</a></td></tr>
<tr class="separator:a96c590f03b2a2d6b162102414e0c1dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cefcc7073fa819ce440615bb769d8c9"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a0cefcc7073fa819ce440615bb769d8c9">GCREGDEBUGTOTOVERLAY1REQ</a></td></tr>
<tr class="separator:a0cefcc7073fa819ce440615bb769d8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af89cd30cafc7821a26c0d218d3d0412a"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#af89cd30cafc7821a26c0d218d3d0412a">GCREGDEBUGLSTOVERLAY1REQ</a></td></tr>
<tr class="separator:af89cd30cafc7821a26c0d218d3d0412a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa0d60618717fc9040d4d923936bc7e3"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#afa0d60618717fc9040d4d923936bc7e3">GCREGDEBUGTOTOVERLAY1RRB</a></td></tr>
<tr class="separator:afa0d60618717fc9040d4d923936bc7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5b00629f69b1cb65cec48487b7659ca"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ad5b00629f69b1cb65cec48487b7659ca">GCREGDEBUGLSTOVERLAY1RRB</a></td></tr>
<tr class="separator:ad5b00629f69b1cb65cec48487b7659ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90c36ad851464c2c5966e12fc7e48331"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a90c36ad851464c2c5966e12fc7e48331">GCREGDEBUGTOTCURSORREQ</a></td></tr>
<tr class="separator:a90c36ad851464c2c5966e12fc7e48331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a139f0b806d8238f53393377c68b817e1"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a139f0b806d8238f53393377c68b817e1">GCREGDEBUGLSTCURSORREQ</a></td></tr>
<tr class="separator:a139f0b806d8238f53393377c68b817e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecaff783b548411e971061c557cc0a8b"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aecaff783b548411e971061c557cc0a8b">GCREGDEBUGTOTCURSORRRB</a></td></tr>
<tr class="separator:aecaff783b548411e971061c557cc0a8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0229f446f3d3d933b09337cc5b05a50f"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a0229f446f3d3d933b09337cc5b05a50f">GCREGDEBUGLSTCURSORRRB</a></td></tr>
<tr class="separator:a0229f446f3d3d933b09337cc5b05a50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e69bbb1c6043b55e3432ab88e6730e0"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#a7e69bbb1c6043b55e3432ab88e6730e0">GCREGDEBUGTOTDCREQ</a></td></tr>
<tr class="separator:a7e69bbb1c6043b55e3432ab88e6730e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa900a15f63a97338e631d4f5da0e8218"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#aa900a15f63a97338e631d4f5da0e8218">GCREGDEBUGLSTDCREQ</a></td></tr>
<tr class="separator:aa900a15f63a97338e631d4f5da0e8218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b7ddaa972ec66a332bb68c8a4ac6e0"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ac2b7ddaa972ec66a332bb68c8a4ac6e0">GCREGDEBUGTOTDCRRB</a></td></tr>
<tr class="separator:ac2b7ddaa972ec66a332bb68c8a4ac6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb416edbbd42a56155bc509499ac5595"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#afb416edbbd42a56155bc509499ac5595">GCREGDEBUGLSTDCRRB</a></td></tr>
<tr class="separator:afb416edbbd42a56155bc509499ac5595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad402b355411b55aafe24f374b5008991"><td class="memItemLeft" align="right" valign="top">__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structGFXSS__DC__DCNANO__Type.html#ad402b355411b55aafe24f374b5008991">GCREGDEBUGFRAMEANDMISFLAG</a></td></tr>
<tr class="separator:ad402b355411b55aafe24f374b5008991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa4e95474a00af338cbb9c3ef37cbb06"><td class="memItemLeft" align="right" valign="top"><a id="aaa4e95474a00af338cbb9c3ef37cbb06" name="aaa4e95474a00af338cbb9c3ef37cbb06"></a>
__IM uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED7</b> [2]</td></tr>
<tr class="separator:aaa4e95474a00af338cbb9c3ef37cbb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a78cdb071256f10cf86e34514cee2e5a0" name="a78cdb071256f10cf86e34514cee2e5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78cdb071256f10cf86e34514cee2e5a0">&#9670;&nbsp;</a></span>GCREGDCCHIPREV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCCHIPREV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000000 Chip Revision Register. Shows the revision for the chip in BCD. This register has no set reset value. It varies with the implementation. READ ONLY. </p>

</div>
</div>
<a id="ae26df9de591ce1492d1c61ac688e8e72" name="ae26df9de591ce1492d1c61ac688e8e72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae26df9de591ce1492d1c61ac688e8e72">&#9670;&nbsp;</a></span>GCREGDCCHIPDATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCCHIPDATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000004 Chip Date Register. Shows the release date for the IP in YYYYMMDD (year, month. day) format. This register has no set reset value. It varies with the implementation. READ ONLY. </p>

</div>
</div>
<a id="a000fbdec5f4be4f144ee847e7cbc12fe" name="a000fbdec5f4be4f144ee847e7cbc12fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a000fbdec5f4be4f144ee847e7cbc12fe">&#9670;&nbsp;</a></span>GCREGDCCHIPPATCHREV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCCHIPPATCHREV</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000008 Patch Revision Register. Patch revision level for the chip. READ ONLY. </p>

</div>
</div>
<a id="a0f1eb6f15459405e1920372a5bc7f30e" name="a0f1eb6f15459405e1920372a5bc7f30e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f1eb6f15459405e1920372a5bc7f30e">&#9670;&nbsp;</a></span>GCREGDCPRODUCTID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCPRODUCTID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000000C Product Identification Register. READ ONLY. </p>

</div>
</div>
<a id="aba7849b230253641e446aaf7bece46f1" name="aba7849b230253641e446aaf7bece46f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7849b230253641e446aaf7bece46f1">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::RESERVED[5]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5ec09b4a5f0384f051b268a6c269c520" name="a5ec09b4a5f0384f051b268a6c269c520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ec09b4a5f0384f051b268a6c269c520">&#9670;&nbsp;</a></span>GCREGFRAMEBUFFERCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGFRAMEBUFFERCONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000024 Frame Buffer Configuration Register. Frame Buffer and Timing control. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a29566cd9cc227e4d85626f86c5b43efe" name="a29566cd9cc227e4d85626f86c5b43efe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29566cd9cc227e4d85626f86c5b43efe">&#9670;&nbsp;</a></span>GCREGFRAMEBUFFERADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGFRAMEBUFFERADDRESS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000028 Frame Buffer Base Address Register. Starting address of the frame buffer. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a92a8b166d86d3b91b8cd4253c5267248" name="a92a8b166d86d3b91b8cd4253c5267248"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92a8b166d86d3b91b8cd4253c5267248">&#9670;&nbsp;</a></span>GCREGFRAMEBUFFERSTRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGFRAMEBUFFERSTRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000002C Frame Buffer Stride Register. Stride of the frame buffer in bytes. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ac14824ce051920da184eab2842f36b7f" name="ac14824ce051920da184eab2842f36b7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac14824ce051920da184eab2842f36b7f">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac3ab302056b9a1b3d7a76f7215689f7c" name="ac3ab302056b9a1b3d7a76f7215689f7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3ab302056b9a1b3d7a76f7215689f7c">&#9670;&nbsp;</a></span>GCREGDCTILEINCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCTILEINCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000034 Tile Input Configuration Register. Tile input configuration. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a53715bdca6e44f9b5926140b5917272f" name="a53715bdca6e44f9b5926140b5917272f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53715bdca6e44f9b5926140b5917272f">&#9670;&nbsp;</a></span>GCREGDCTILEUVFRAMEBUFFERADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCTILEUVFRAMEBUFFERADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000038 Frame Buffer Tiled UV Base Address Register. UV frame buffer address when tile input. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="aa7bca9f18ebc35e438d551270dcbe339" name="aa7bca9f18ebc35e438d551270dcbe339"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7bca9f18ebc35e438d551270dcbe339">&#9670;&nbsp;</a></span>GCREGDCTILEUVFRAMEBUFFERSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCTILEUVFRAMEBUFFERSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000003C Frame Buffer Tiled UV Stride Register. UV frame buffer stride when tile input NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a7d43b89bdef81df8ed92775db6677f0a" name="a7d43b89bdef81df8ed92775db6677f0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d43b89bdef81df8ed92775db6677f0a">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af49f168317f04b026a058232c9e5b4a8" name="af49f168317f04b026a058232c9e5b4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49f168317f04b026a058232c9e5b4a8">&#9670;&nbsp;</a></span>GCREGFRAMEBUFFERBACKGROUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGFRAMEBUFFERBACKGROUND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000058 Framebuffer background color. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a59edf700285a3c542ed15f3a11fb0c7e" name="a59edf700285a3c542ed15f3a11fb0c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59edf700285a3c542ed15f3a11fb0c7e">&#9670;&nbsp;</a></span>GCREGFRAMEBUFFERCOLORKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGFRAMEBUFFERCOLORKEY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000005C Framebuffer Color Key Start Address Register. Start of color key range of framebuffer. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a0d9788a061007b6709c7c83bafdb72f4" name="a0d9788a061007b6709c7c83bafdb72f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d9788a061007b6709c7c83bafdb72f4">&#9670;&nbsp;</a></span>GCREGFRAMEBUFFERCOLORKEYHIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGFRAMEBUFFERCOLORKEYHIGH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000060 Framebuffer Color Key End Address Register. End of color key range of framebuffer. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a225c90957220d21a3718854b4fa938db" name="a225c90957220d21a3718854b4fa938db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225c90957220d21a3718854b4fa938db">&#9670;&nbsp;</a></span>GCREGFRAMEBUFFERCLEARVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGFRAMEBUFFERCLEARVALUE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000064 Framebuffer Clear Value Register. Clear value used when dcregFrameBufferConfig.Clear is enabled, format is A8R8G8B8. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a933c2980692af305d3216c7e4df122d1" name="a933c2980692af305d3216c7e4df122d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a933c2980692af305d3216c7e4df122d1">&#9670;&nbsp;</a></span>GCREGVIDEOTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGVIDEOTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000068 Top left coordinate of panel pixel where the video should start. Be aware there is no panning inside the video. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ae2f18d22f2e6409f828ccc723e465171" name="ae2f18d22f2e6409f828ccc723e465171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2f18d22f2e6409f828ccc723e465171">&#9670;&nbsp;</a></span>GCREGFRAMEBUFFERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGFRAMEBUFFERSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000006C video size information. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a72953a1c6fa867508e4b59f2c094d363" name="a72953a1c6fa867508e4b59f2c094d363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72953a1c6fa867508e4b59f2c094d363">&#9670;&nbsp;</a></span>GCREGVIDEOGLOBALALPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGVIDEOGLOBALALPHA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000070 Global alpha for the video. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ae4d56729a9ba24efa5855f180f2f0d29" name="ae4d56729a9ba24efa5855f180f2f0d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4d56729a9ba24efa5855f180f2f0d29">&#9670;&nbsp;</a></span>GCREGBLENDSTACKORDER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGBLENDSTACKORDER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000074 Set the video, overlay0, overlay1 order for blend. The 1st is the lowest layer, the 2nd is the middle layer, the 3rd is the highest layer. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a17f33201659bf88e4bf9c88ac43c0332" name="a17f33201659bf88e4bf9c88ac43c0332"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17f33201659bf88e4bf9c88ac43c0332">&#9670;&nbsp;</a></span>GCREGVIDEOALPHABLENDCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGVIDEOALPHABLENDCONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000078 Alpha Blending Configuration Register. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="aceb9f78958563fadae5bff1f1ea95c0b" name="aceb9f78958563fadae5bff1f1ea95c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aceb9f78958563fadae5bff1f1ea95c0b">&#9670;&nbsp;</a></span>GCREGOVERLAYCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYCONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000007C Overlay Configuration Register. Overlay control. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="af49fbd1ec657d96289c2612ef56577a8" name="af49fbd1ec657d96289c2612ef56577a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af49fbd1ec657d96289c2612ef56577a8">&#9670;&nbsp;</a></span>GCREGOVERLAYADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYADDRESS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000080 Starting address of the overlay. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a086448ae92b1935383d2228e355f967a" name="a086448ae92b1935383d2228e355f967a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a086448ae92b1935383d2228e355f967a">&#9670;&nbsp;</a></span>GCREGOVERLAYSTRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYSTRIDE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000084 Stride of the overlay in bytes. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a1fae7e24693ce87825c72f4bc7393466" name="a1fae7e24693ce87825c72f4bc7393466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fae7e24693ce87825c72f4bc7393466">&#9670;&nbsp;</a></span>GCREGDCOVERLAYTILEINCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCOVERLAYTILEINCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000088 Tile Input Configuration Register. Tile input configuration. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ae2739209d1fc8335826643793cd71a61" name="ae2739209d1fc8335826643793cd71a61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2739209d1fc8335826643793cd71a61">&#9670;&nbsp;</a></span>GCREGDCTILEUVOVERLAYADR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCTILEUVOVERLAYADR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000008C Starting address of the overlay UV. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="aef7eeac4940154f192984b3f9d807a76" name="aef7eeac4940154f192984b3f9d807a76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef7eeac4940154f192984b3f9d807a76">&#9670;&nbsp;</a></span>GCREGDCTILEUVOVERLAYSTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCTILEUVOVERLAYSTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000090 Stride of the overlay UV in bytes. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a38425af93974a3e024047f9ca6407880" name="a38425af93974a3e024047f9ca6407880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38425af93974a3e024047f9ca6407880">&#9670;&nbsp;</a></span>GCREGOVERLAYTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000094 Top left coordinate of panel pixel where the overlay should start. Be aware there is no panning inside the overlay. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a1ef5fa34b39d64578699b8d3092d81f9" name="a1ef5fa34b39d64578699b8d3092d81f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ef5fa34b39d64578699b8d3092d81f9">&#9670;&nbsp;</a></span>GCREGOVERLAYSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYSIZE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000098 overlay size information. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="af2c73ff5655fc8bb6fb5271d0309ae99" name="af2c73ff5655fc8bb6fb5271d0309ae99"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2c73ff5655fc8bb6fb5271d0309ae99">&#9670;&nbsp;</a></span>GCREGOVERLAYCOLORKEY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYCOLORKEY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000009C Overlay Color Key Start Address Register. Start of color key range for overlay. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="aacceab77f2673d09ee76dcad2415a083" name="aacceab77f2673d09ee76dcad2415a083"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacceab77f2673d09ee76dcad2415a083">&#9670;&nbsp;</a></span>GCREGOVERLAYCOLORKEYHIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYCOLORKEYHIGH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000A0 Overlay Color Key End Address Register. End of color key range for overlay. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a1ba278c7f034cb10fb3e862da61d7534" name="a1ba278c7f034cb10fb3e862da61d7534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ba278c7f034cb10fb3e862da61d7534">&#9670;&nbsp;</a></span>GCREGOVERLAYALPHABLENDCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYALPHABLENDCONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000A4 Alpha Blending Configuration Register. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ad0691ac5eb1b514f69b873809ace23f0" name="ad0691ac5eb1b514f69b873809ace23f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0691ac5eb1b514f69b873809ace23f0">&#9670;&nbsp;</a></span>GCREGOVERLAYGLOBALALPHA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYGLOBALALPHA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000A8 Overlay global alpha value. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="aef33b69524609eaa36977c783359bb79" name="aef33b69524609eaa36977c783359bb79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef33b69524609eaa36977c783359bb79">&#9670;&nbsp;</a></span>GCREGOVERLAYCLEARVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYCLEARVALUE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000AC Overlay Clear Value Register. Clear value used when dcregOverlayConfig.Clear is enabled, Format is A8R8G8B8. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ab8d6e745e09b2d3c578cf47e1aead721" name="ab8d6e745e09b2d3c578cf47e1aead721"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8d6e745e09b2d3c578cf47e1aead721">&#9670;&nbsp;</a></span>GCREGOVERLAYCONFIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYCONFIG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000B0 Overlay Configuration Register. Overlay control. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a3a09c80ff6b30571be54cf09a6f5cdec" name="a3a09c80ff6b30571be54cf09a6f5cdec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a09c80ff6b30571be54cf09a6f5cdec">&#9670;&nbsp;</a></span>GCREGOVERLAYADDRESS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYADDRESS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000B4 Starting address of the overlay. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a6ae408d9e95bf91be5cba68b73575a74" name="a6ae408d9e95bf91be5cba68b73575a74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ae408d9e95bf91be5cba68b73575a74">&#9670;&nbsp;</a></span>GCREGOVERLAYSTRIDE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYSTRIDE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000B8 Stride of the overlay in bytes. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ae81223f0a49cf60e376c5c37fe3931a9" name="ae81223f0a49cf60e376c5c37fe3931a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae81223f0a49cf60e376c5c37fe3931a9">&#9670;&nbsp;</a></span>GCREGOVERLAYTL1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYTL1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000BC Top left coordinate of panel pixel where the overlay should start. Be aware there is no panning inside the overlay. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a605944ac10f94a7cb9296a19ad268945" name="a605944ac10f94a7cb9296a19ad268945"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a605944ac10f94a7cb9296a19ad268945">&#9670;&nbsp;</a></span>GCREGOVERLAYSIZE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYSIZE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000C0 overlay1 size information. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="add0b79e88fa71f008437c1365c00c37f" name="add0b79e88fa71f008437c1365c00c37f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add0b79e88fa71f008437c1365c00c37f">&#9670;&nbsp;</a></span>GCREGOVERLAYCOLORKEY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYCOLORKEY1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000C4 Overlay Color Key Start Address Register. Start of color key range for overlay. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="aad15605ae8949d5404f1bb08b7adcc8f" name="aad15605ae8949d5404f1bb08b7adcc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad15605ae8949d5404f1bb08b7adcc8f">&#9670;&nbsp;</a></span>GCREGOVERLAYCOLORKEYHIGH1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYCOLORKEYHIGH1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000C8 Overlay Color Key End Address Register. End of color key range for overlay. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a27e2fd2ba082ab53aaba510b7c883786" name="a27e2fd2ba082ab53aaba510b7c883786"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27e2fd2ba082ab53aaba510b7c883786">&#9670;&nbsp;</a></span>GCREGOVERLAYALPHABLENDCONFIG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYALPHABLENDCONFIG1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000CC Alpha Blending Configuration Register. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="aab1032088606080f5dc7798007548ec3" name="aab1032088606080f5dc7798007548ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab1032088606080f5dc7798007548ec3">&#9670;&nbsp;</a></span>GCREGOVERLAYGLOBALALPHA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYGLOBALALPHA1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000D0 Overlay global alpha value. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a8c0fd14fe9caf0b02509d2d3c4fb8f7d" name="a8c0fd14fe9caf0b02509d2d3c4fb8f7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c0fd14fe9caf0b02509d2d3c4fb8f7d">&#9670;&nbsp;</a></span>GCREGOVERLAYCLEARVALUE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGOVERLAYCLEARVALUE1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000D4 Overlay Clear Value Register. Clear value used when dcregOverlayConfig.Clear is enabled, Format is A8R8G8B8. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a64c2670998f2a201750c8a17c4449df8" name="a64c2670998f2a201750c8a17c4449df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64c2670998f2a201750c8a17c4449df8">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::RESERVED3[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad09be310872f082b501b6c07e1655eb1" name="ad09be310872f082b501b6c07e1655eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad09be310872f082b501b6c07e1655eb1">&#9670;&nbsp;</a></span>GCREGDISPLAYDITHERTABLELOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDISPLAYDITHERTABLELOW</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000E0 Dither Threshold Table Register. </p>

</div>
</div>
<a id="afd12b59d8462ef6aa5d01db844a91b41" name="afd12b59d8462ef6aa5d01db844a91b41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd12b59d8462ef6aa5d01db844a91b41">&#9670;&nbsp;</a></span>GCREGDISPLAYDITHERTABLEHIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDISPLAYDITHERTABLEHIGH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000E4 Dither Threshold Table Register. </p>

</div>
</div>
<a id="af29d6a84c56d4d61d66e91680991971a" name="af29d6a84c56d4d61d66e91680991971a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af29d6a84c56d4d61d66e91680991971a">&#9670;&nbsp;</a></span>GCREGPANELCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGPANELCONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000E8 Panel Configuration Register. </p>

</div>
</div>
<a id="a7c858c70861e28b5389f296327ab073b" name="a7c858c70861e28b5389f296327ab073b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c858c70861e28b5389f296327ab073b">&#9670;&nbsp;</a></span>GCREGPANELCONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGPANELCONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000EC Panel control Register. </p>

</div>
</div>
<a id="abf6b0046ee93b07f48a2602f4d6aac0a" name="abf6b0046ee93b07f48a2602f4d6aac0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf6b0046ee93b07f48a2602f4d6aac0a">&#9670;&nbsp;</a></span>GCREGPANELFUNCTION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGPANELFUNCTION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000F0 Panel function Register. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a68a58c919cbbde6de00cb35e319c501d" name="a68a58c919cbbde6de00cb35e319c501d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68a58c919cbbde6de00cb35e319c501d">&#9670;&nbsp;</a></span>GCREGPANELWORKING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t GFXSS_DC_DCNANO_Type::GCREGPANELWORKING</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000F4 Register to trigger Display Controller. </p>

</div>
</div>
<a id="a4a64e40dd8fac5fdf06c3568be00a150" name="a4a64e40dd8fac5fdf06c3568be00a150"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a64e40dd8fac5fdf06c3568be00a150">&#9670;&nbsp;</a></span>GCREGPANELSTATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGPANELSTATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000000F8 Register representing the Display Controller status. READ ONLY. </p>

</div>
</div>
<a id="a80f11132a7946ec84de30bc599a893c8" name="a80f11132a7946ec84de30bc599a893c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80f11132a7946ec84de30bc599a893c8">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad2e149dcc94d290c7163a0534c1a1899" name="ad2e149dcc94d290c7163a0534c1a1899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2e149dcc94d290c7163a0534c1a1899">&#9670;&nbsp;</a></span>GCREGHDISPLAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGHDISPLAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000100 Horizontal Display Total and Visible Pixel Count Register. Horizontal Total and Display End counters. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ac76ccebd32e84357742318e980c41b2c" name="ac76ccebd32e84357742318e980c41b2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac76ccebd32e84357742318e980c41b2c">&#9670;&nbsp;</a></span>GCREGHSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGHSYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000104 Horizontal Sync Counter Register. Horizontal Sync counters. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a48ea95783ed96e5a55a6feadb1ee5a7c" name="a48ea95783ed96e5a55a6feadb1ee5a7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48ea95783ed96e5a55a6feadb1ee5a7c">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::RESERVED5[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9d3cf0dcd437d6799b668e3cd2743a3" name="ae9d3cf0dcd437d6799b668e3cd2743a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9d3cf0dcd437d6799b668e3cd2743a3">&#9670;&nbsp;</a></span>GCREGVDISPLAY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGVDISPLAY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000110 Vertical Total and Visible Pixel Count Register. Vertical Total and Display End counters. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="aa320cc15d470c553dcde853fa262ea3f" name="aa320cc15d470c553dcde853fa262ea3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa320cc15d470c553dcde853fa262ea3f">&#9670;&nbsp;</a></span>GCREGVSYNC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGVSYNC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000114 Vertical Sync Counter Register. Vertical Sync counters. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a253c96a7a40446f24f34625e1f62cf0d" name="a253c96a7a40446f24f34625e1f62cf0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a253c96a7a40446f24f34625e1f62cf0d">&#9670;&nbsp;</a></span>GCREGDISPLAYCURRENTLOCATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDISPLAYCURRENTLOCATION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000118 Display Current Location Register. Current x,y location of display controller. READ ONLY. </p>

</div>
</div>
<a id="a24e745faecaafe4d9f3d1bd4d3609b4f" name="a24e745faecaafe4d9f3d1bd4d3609b4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e745faecaafe4d9f3d1bd4d3609b4f">&#9670;&nbsp;</a></span>GCREGGAMMAINDEX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t GFXSS_DC_DCNANO_Type::GCREGGAMMAINDEX</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000011C <a class="el" href="structGamma.html">Gamma</a> Index Register. Index into gamma table. See gcregGammaData for more information. </p>

</div>
</div>
<a id="ad8feeaf5082cc6a998ed6de25fa11ac5" name="ad8feeaf5082cc6a998ed6de25fa11ac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8feeaf5082cc6a998ed6de25fa11ac5">&#9670;&nbsp;</a></span>GCREGGAMMADATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t GFXSS_DC_DCNANO_Type::GCREGGAMMADATA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000120 <a class="el" href="structGamma.html">Gamma</a> Data Register. Translation values for the gamma table. When this register gets written, the data gets stored in the gamma table at the index specified by the gcregGammaIndex register. After the register is written, the index gets incremented. </p>

</div>
</div>
<a id="acf70ea504e8876dd274120e7506b7230" name="acf70ea504e8876dd274120e7506b7230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf70ea504e8876dd274120e7506b7230">&#9670;&nbsp;</a></span>GCREGCURSORCONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGCURSORCONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000124 <a class="el" href="structCursor.html">Cursor</a> Configuration Register. Configuration register for the cursor. Double-buffered values in this register cannot be read while a flip is in progress. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a99fe220cdca07942a86abb449298d3ea" name="a99fe220cdca07942a86abb449298d3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99fe220cdca07942a86abb449298d3ea">&#9670;&nbsp;</a></span>GCREGCURSORADDRESS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGCURSORADDRESS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000128 <a class="el" href="structCursor.html">Cursor</a> Base Address Register. Address of the cursor shape. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ae60614dd4dfd46e8c50131ee92c3225b" name="ae60614dd4dfd46e8c50131ee92c3225b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60614dd4dfd46e8c50131ee92c3225b">&#9670;&nbsp;</a></span>GCREGCURSORLOCATION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGCURSORLOCATION</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000012C <a class="el" href="structCursor.html">Cursor</a> Location Register. Location of the cursor on the owning display. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a33611840732a192a9222463d6331bef9" name="a33611840732a192a9222463d6331bef9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33611840732a192a9222463d6331bef9">&#9670;&nbsp;</a></span>GCREGCURSORBACKGROUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGCURSORBACKGROUND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000130 <a class="el" href="structCursor.html">Cursor</a> Background Color Register. The background color for Masked cursors. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ac706a26a8f2ae42ecb0f4ea144398df8" name="ac706a26a8f2ae42ecb0f4ea144398df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac706a26a8f2ae42ecb0f4ea144398df8">&#9670;&nbsp;</a></span>GCREGCURSORFOREGROUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGCURSORFOREGROUND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000134 <a class="el" href="structCursor.html">Cursor</a> Foreground Color Register. The foreground color for Masked cursors. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="a4126894f61bc2fb142d40027923b6e4b" name="a4126894f61bc2fb142d40027923b6e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4126894f61bc2fb142d40027923b6e4b">&#9670;&nbsp;</a></span>GCREGDISPLAYINTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDISPLAYINTR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000138 Display Interrupt Register. This is the interrupt register for the Display. This register will automatically clear after a read. The interrupt bit is set when the current frame buffer is used up. The interrupt signal will be pulled up only when the interrupt enable bit in register gcregDisplayIntrEnable is enabled. READ ONLY. When the access comes from a debugger (HMASTER[0] == 1), the clear by read function is disabled. </p>

</div>
</div>
<a id="a6c108bab4674fd75e272f54089c0904d" name="a6c108bab4674fd75e272f54089c0904d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c108bab4674fd75e272f54089c0904d">&#9670;&nbsp;</a></span>GCREGDISPLAYINTRENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDISPLAYINTRENABLE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000013C Display Interrupt Enable Register. The interrupt enable register for display_0 (and display_1 if present). NOTE.. Interrupt enable for register gcregDisplayIntr. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ab853d898203235df1fcf0df9b5dc88ce" name="ab853d898203235df1fcf0df9b5dc88ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab853d898203235df1fcf0df9b5dc88ce">&#9670;&nbsp;</a></span>GCREGDBICONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDBICONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000140 DBI Configuration Register. Configuration register for DBI output. </p>

</div>
</div>
<a id="a36d0c2558b0d494b5fc0ba1466fd4d64" name="a36d0c2558b0d494b5fc0ba1466fd4d64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36d0c2558b0d494b5fc0ba1466fd4d64">&#9670;&nbsp;</a></span>GCREGDBIIFRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t GFXSS_DC_DCNANO_Type::GCREGDBIIFRESET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000144 DBI Reset Register. Reset DBI interface to idle state. WRITE ONLY. </p>

</div>
</div>
<a id="a6220a57ce483eb9ad8627a093bd0efe9" name="a6220a57ce483eb9ad8627a093bd0efe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6220a57ce483eb9ad8627a093bd0efe9">&#9670;&nbsp;</a></span>GCREGDBIWRCHAR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDBIWRCHAR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000148 DBI Write AC Characteristics 1 Register. DBI write AC characteristics definition register 1 </p>

</div>
</div>
<a id="abbbec40b9ef48897b76efb8685931888" name="abbbec40b9ef48897b76efb8685931888"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbbec40b9ef48897b76efb8685931888">&#9670;&nbsp;</a></span>GCREGDBIWRCHAR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDBIWRCHAR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000014C DBI Write AC Characteristics 2 Register. DBI write AC characteristics definition register 2 </p>

</div>
</div>
<a id="a5c8e37cf289db7ccf9308180af3465fb" name="a5c8e37cf289db7ccf9308180af3465fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8e37cf289db7ccf9308180af3465fb">&#9670;&nbsp;</a></span>GCREGDBICMD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t GFXSS_DC_DCNANO_Type::GCREGDBICMD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000150 DBI Command Control Register. DBI Command in/out port. Writes to this register will send command/data to the DBI port. WRITE ONLY. </p>

</div>
</div>
<a id="a3a63a1761516a4a7eb1b816785945337" name="a3a63a1761516a4a7eb1b816785945337"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a63a1761516a4a7eb1b816785945337">&#9670;&nbsp;</a></span>GCREGDPICONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDPICONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000154 DPI Configuration Register. The configuration register for DPI output. NOTE.. This register is double buffered. </p>

</div>
</div>
<a id="ac6fc0367e052f938fcbff4593d59046c" name="ac6fc0367e052f938fcbff4593d59046c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fc0367e052f938fcbff4593d59046c">&#9670;&nbsp;</a></span>GCREGDBITYPECCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDBITYPECCFG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000158 DBI Type C Timing Control Register. DBI Type C write timing definition. </p>

</div>
</div>
<a id="a6c401f4b3d5c7b09ef7d0f93f275b0a4" name="a6c401f4b3d5c7b09ef7d0f93f275b0a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c401f4b3d5c7b09ef7d0f93f275b0a4">&#9670;&nbsp;</a></span>GCREGDCSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000015C Display Controller Status Register. READ ONLY. </p>

</div>
</div>
<a id="a2b5141c9768b9819b1525fd6af58f16a" name="a2b5141c9768b9819b1525fd6af58f16a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b5141c9768b9819b1525fd6af58f16a">&#9670;&nbsp;</a></span>GCREGSRCCONFIGENDIAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGSRCCONFIGENDIAN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000160 Endian control. </p>

</div>
</div>
<a id="ad280ab27d6f6106e6e30129910f73e97" name="ad280ab27d6f6106e6e30129910f73e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad280ab27d6f6106e6e30129910f73e97">&#9670;&nbsp;</a></span>GCREGSOFTRESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__OM uint32_t GFXSS_DC_DCNANO_Type::GCREGSOFTRESET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000164 Soft reset. WRITE ONLY. </p>

</div>
</div>
<a id="a4a27e3a70e968f96c184d06420018b1f" name="a4a27e3a70e968f96c184d06420018b1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a27e3a70e968f96c184d06420018b1f">&#9670;&nbsp;</a></span>GCREGDCCONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDCCONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000168 Control register. </p>

</div>
</div>
<a id="a9158f61272b4d6e4db580b10ed5f23fd" name="a9158f61272b4d6e4db580b10ed5f23fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9158f61272b4d6e4db580b10ed5f23fd">&#9670;&nbsp;</a></span>GCREGREGISTERTIMINGCONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGREGISTERTIMINGCONTROL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x0000016C Timing control register. </p>

</div>
</div>
<a id="a249fec550401ae25ecfaf7ab10c5eade" name="a249fec550401ae25ecfaf7ab10c5eade"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a249fec550401ae25ecfaf7ab10c5eade">&#9670;&nbsp;</a></span>GCREGDEBUGCOUNTERSELECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGCOUNTERSELECT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000170 Debug Counter Select Register. </p>

</div>
</div>
<a id="a4045336ed6fb22dfe46698cf30efcf81" name="a4045336ed6fb22dfe46698cf30efcf81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4045336ed6fb22dfe46698cf30efcf81">&#9670;&nbsp;</a></span>GCREGDEBUGCOUNTERVALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGCOUNTERVALUE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x00000174 Debug Counter Value Register. Debug Counter Value as specified in gcregDebugCounterSelect. READ ONLY </p>

</div>
</div>
<a id="aeaa3f8ec382ed1df1c311889d6fdf7ed" name="aeaa3f8ec382ed1df1c311889d6fdf7ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaa3f8ec382ed1df1c311889d6fdf7ed">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::RESERVED6[10]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf52402709f5e188809825f964911e97" name="adf52402709f5e188809825f964911e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf52402709f5e188809825f964911e97">&#9670;&nbsp;</a></span>GCREGLAYERCLOCKGATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IOM uint32_t GFXSS_DC_DCNANO_Type::GCREGLAYERCLOCKGATE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001A0 <a class="el" href="structLayer.html">Layer</a> clock gater Register. disable video/overlay0/overlay1 clock gater </p>

</div>
</div>
<a id="aa42c6c382206b4b7490c1d553b472095" name="aa42c6c382206b4b7490c1d553b472095"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa42c6c382206b4b7490c1d553b472095">&#9670;&nbsp;</a></span>GCREGDEBUGTOTVIDEOREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGTOTVIDEOREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001A4 debug registers.. count video current frame number of requested burst. READ ONLY </p>

</div>
</div>
<a id="aa07f499311e801a4098e5570043c76c3" name="aa07f499311e801a4098e5570043c76c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa07f499311e801a4098e5570043c76c3">&#9670;&nbsp;</a></span>GCREGDEBUGLSTVIDEOREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGLSTVIDEOREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001A8 debug registers.. count video last frame number of requested burst. READ ONLY </p>

</div>
</div>
<a id="a7355f8ff14ba67e6865ed82c6c4498ef" name="a7355f8ff14ba67e6865ed82c6c4498ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7355f8ff14ba67e6865ed82c6c4498ef">&#9670;&nbsp;</a></span>GCREGDEBUGTOTVIDEORRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGTOTVIDEORRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001AC debug registers.. count video current frame number of returned burst. READ ONLY </p>

</div>
</div>
<a id="a40859097060d61df8fcb8dacffe0caa8" name="a40859097060d61df8fcb8dacffe0caa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40859097060d61df8fcb8dacffe0caa8">&#9670;&nbsp;</a></span>GCREGDEBUGLSTVIDEORRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGLSTVIDEORRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001B0 debug registers.. count video last frame number of returned burst. READ ONLY </p>

</div>
</div>
<a id="a250f9957d57db537bc0a3bd4fa536f0e" name="a250f9957d57db537bc0a3bd4fa536f0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a250f9957d57db537bc0a3bd4fa536f0e">&#9670;&nbsp;</a></span>GCREGDEBUGTOTOVERLAY0REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGTOTOVERLAY0REQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001B4 debug registers.. count overlay0 current frame number of requested burst. READ ONLY </p>

</div>
</div>
<a id="a57af92d6f55e2ad5aebdfe88a144be52" name="a57af92d6f55e2ad5aebdfe88a144be52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57af92d6f55e2ad5aebdfe88a144be52">&#9670;&nbsp;</a></span>GCREGDEBUGLSTOVERLAY0REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGLSTOVERLAY0REQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001B8 debug registers.. count overlay0 last frame number of requested burst. READ ONLY </p>

</div>
</div>
<a id="ac6ffed65073a8ee034b99a0796606ed2" name="ac6ffed65073a8ee034b99a0796606ed2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6ffed65073a8ee034b99a0796606ed2">&#9670;&nbsp;</a></span>GCREGDEBUGTOTOVERLAY0RRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGTOTOVERLAY0RRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001BC debug registers.. count overlay0 current frame number of returned burst. READ ONLY </p>

</div>
</div>
<a id="a96c590f03b2a2d6b162102414e0c1dd7" name="a96c590f03b2a2d6b162102414e0c1dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c590f03b2a2d6b162102414e0c1dd7">&#9670;&nbsp;</a></span>GCREGDEBUGLSTOVERLAY0RRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGLSTOVERLAY0RRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001C0 debug registers.. count overlay0 last frame number of returned burst. READ ONLY </p>

</div>
</div>
<a id="a0cefcc7073fa819ce440615bb769d8c9" name="a0cefcc7073fa819ce440615bb769d8c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cefcc7073fa819ce440615bb769d8c9">&#9670;&nbsp;</a></span>GCREGDEBUGTOTOVERLAY1REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGTOTOVERLAY1REQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001C4 debug registers.. count overlay1 current frame number of requested burst. READ ONLY </p>

</div>
</div>
<a id="af89cd30cafc7821a26c0d218d3d0412a" name="af89cd30cafc7821a26c0d218d3d0412a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af89cd30cafc7821a26c0d218d3d0412a">&#9670;&nbsp;</a></span>GCREGDEBUGLSTOVERLAY1REQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGLSTOVERLAY1REQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001C8 debug registers.. count overlay1 last frame number of requested burst. READ ONLY </p>

</div>
</div>
<a id="afa0d60618717fc9040d4d923936bc7e3" name="afa0d60618717fc9040d4d923936bc7e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa0d60618717fc9040d4d923936bc7e3">&#9670;&nbsp;</a></span>GCREGDEBUGTOTOVERLAY1RRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGTOTOVERLAY1RRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001CC debug registers.. count overlay1 current frame number of returned burst. READ ONLY </p>

</div>
</div>
<a id="ad5b00629f69b1cb65cec48487b7659ca" name="ad5b00629f69b1cb65cec48487b7659ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5b00629f69b1cb65cec48487b7659ca">&#9670;&nbsp;</a></span>GCREGDEBUGLSTOVERLAY1RRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGLSTOVERLAY1RRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001D0 debug registers.. count overlay1 last frame number of returned burst. READ ONLY </p>

</div>
</div>
<a id="a90c36ad851464c2c5966e12fc7e48331" name="a90c36ad851464c2c5966e12fc7e48331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90c36ad851464c2c5966e12fc7e48331">&#9670;&nbsp;</a></span>GCREGDEBUGTOTCURSORREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGTOTCURSORREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001D4 debug registers.. count cursor current frame number of requested burst. READ ONLY </p>

</div>
</div>
<a id="a139f0b806d8238f53393377c68b817e1" name="a139f0b806d8238f53393377c68b817e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a139f0b806d8238f53393377c68b817e1">&#9670;&nbsp;</a></span>GCREGDEBUGLSTCURSORREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGLSTCURSORREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001D8 debug registers.. count cursor last frame number of requested burst. READ ONLY </p>

</div>
</div>
<a id="aecaff783b548411e971061c557cc0a8b" name="aecaff783b548411e971061c557cc0a8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecaff783b548411e971061c557cc0a8b">&#9670;&nbsp;</a></span>GCREGDEBUGTOTCURSORRRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGTOTCURSORRRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001DC debug registers.. count cursor current frame number of returned burst. READ ONLY </p>

</div>
</div>
<a id="a0229f446f3d3d933b09337cc5b05a50f" name="a0229f446f3d3d933b09337cc5b05a50f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0229f446f3d3d933b09337cc5b05a50f">&#9670;&nbsp;</a></span>GCREGDEBUGLSTCURSORRRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGLSTCURSORRRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001E0 debug registers.. count cursor last frame number of returned burst. READ ONLY </p>

</div>
</div>
<a id="a7e69bbb1c6043b55e3432ab88e6730e0" name="a7e69bbb1c6043b55e3432ab88e6730e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e69bbb1c6043b55e3432ab88e6730e0">&#9670;&nbsp;</a></span>GCREGDEBUGTOTDCREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGTOTDCREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001E4 debug registers.. count DC current frame number of requested burst. READ ONLY </p>

</div>
</div>
<a id="aa900a15f63a97338e631d4f5da0e8218" name="aa900a15f63a97338e631d4f5da0e8218"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa900a15f63a97338e631d4f5da0e8218">&#9670;&nbsp;</a></span>GCREGDEBUGLSTDCREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGLSTDCREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001E8 debug registers.. count DC last frame number of requested burst. READ ONLY </p>

</div>
</div>
<a id="ac2b7ddaa972ec66a332bb68c8a4ac6e0" name="ac2b7ddaa972ec66a332bb68c8a4ac6e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2b7ddaa972ec66a332bb68c8a4ac6e0">&#9670;&nbsp;</a></span>GCREGDEBUGTOTDCRRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGTOTDCRRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001EC debug registers.. count DC current frame number of returned burst. READ ONLY </p>

</div>
</div>
<a id="afb416edbbd42a56155bc509499ac5595" name="afb416edbbd42a56155bc509499ac5595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb416edbbd42a56155bc509499ac5595">&#9670;&nbsp;</a></span>GCREGDEBUGLSTDCRRB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGLSTDCRRB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001F0 debug registers.. count DC last frame number of returned burst. READ ONLY </p>

</div>
</div>
<a id="ad402b355411b55aafe24f374b5008991" name="ad402b355411b55aafe24f374b5008991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad402b355411b55aafe24f374b5008991">&#9670;&nbsp;</a></span>GCREGDEBUGFRAMEANDMISFLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::GCREGDEBUGFRAMEANDMISFLAG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >0x000001F4 debug registers. READ ONLY </p>

</div>
</div>
<a id="aaa4e95474a00af338cbb9c3ef37cbb06" name="aaa4e95474a00af338cbb9c3ef37cbb06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa4e95474a00af338cbb9c3ef37cbb06">&#9670;&nbsp;</a></span>RESERVED7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IM uint32_t GFXSS_DC_DCNANO_Type::RESERVED7[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>PSOC E8XXGP Device Support Library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
