Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/Program/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0c5eb91dbf404fd7b2e8b8427935b3e0 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_tb_behav xil_defaultlib.Top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port iBarMoveSpeed [E:/work/tju/DE/Final/ball/project_1/project_1.srcs/sources_1/imports/new/Game.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bluetooth_uart_receive_default
Compiling module xil_defaultlib.display7
Compiling module xil_defaultlib.Divider(Time=100)
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_top
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_rom_0_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_rom_0
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_mux
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INITP_00=256'...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_prim_wid...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,INIT_00=256'b...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_prim_wra...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_prim_wid...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_generic_...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_top
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_v8_3_3_s...
Compiling module xil_defaultlib.music_rom_1_blk_mem_gen_v8_3_3
Compiling module xil_defaultlib.music_rom_1
Compiling module xil_defaultlib.vs1003b_top
Compiling module xil_defaultlib.VGA_display
Compiling module xil_defaultlib.Top_module_of_game
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.Top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_tb_behav
