 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 23:04:21 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_1.0V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[5] (in)                             0.000      0.000 r
  U93/Y (AND2X1)                       2207109.000
                                                  2207109.000 r
  U94/Y (INVX1)                        705440.000 2912549.000 f
  U249/Y (NAND2X1)                     918764.500 3831313.500 r
  U201/Y (AND2X1)                      2169657.500
                                                  6000971.000 r
  U202/Y (INVX1)                       721180.500 6722151.500 f
  U209/Y (AND2X1)                      2458083.500
                                                  9180235.000 f
  U210/Y (INVX1)                       -1175010.500
                                                  8005224.500 r
  U79/Y (AND2X1)                       2198885.500
                                                  10204110.000 r
  U80/Y (INVX1)                        707869.000 10911979.000 f
  U257/Y (OR2X1)                       2117891.000
                                                  13029870.000 f
  U266/Y (NAND2X1)                     876457.000 13906327.000 r
  U153/Y (XNOR2X1)                     6321485.000
                                                  20227812.000 r
  U154/Y (INVX1)                       775452.000 21003264.000 f
  U267/Y (NAND2X1)                     1285686.000
                                                  22288950.000 r
  U229/Y (AND2X1)                      1818766.000
                                                  24107716.000 r
  U230/Y (INVX1)                       708298.000 24816014.000 f
  U268/Y (OR2X1)                       2115216.000
                                                  26931230.000 f
  U141/Y (AND2X1)                      2434372.000
                                                  29365602.000 f
  U142/Y (INVX1)                       -1340442.000
                                                  28025160.000 r
  U179/Y (AND2X1)                      2199116.000
                                                  30224276.000 r
  U180/Y (INVX1)                       708014.000 30932290.000 f
  U271/Y (NAND2X1)                     1285910.000
                                                  32218200.000 r
  U227/Y (AND2X1)                      1830376.000
                                                  34048576.000 r
  U143/Y (AND2X1)                      1836552.000
                                                  35885128.000 r
  U144/Y (INVX1)                       713376.000 36598504.000 f
  U115/Y (AND2X1)                      2458080.000
                                                  39056584.000 f
  U116/Y (INVX1)                       -1150632.000
                                                  37905952.000 r
  U125/Y (AND2X1)                      2198496.000
                                                  40104448.000 r
  U126/Y (INVX1)                       707772.000 40812220.000 f
  U71/Y (OR2X1)                        2316124.000
                                                  43128344.000 f
  U72/Y (INVX1)                        -983720.000
                                                  42144624.000 r
  U199/Y (AND2X1)                      1881220.000
                                                  44025844.000 r
  U200/Y (INVX1)                       707868.000 44733712.000 f
  U291/Y (NAND2X1)                     1291596.000
                                                  46025308.000 r
  U129/Y (XNOR2X1)                     6349380.000
                                                  52374688.000 r
  U303/Y (NAND2X1)                     843484.000 53218172.000 f
  U69/Y (OR2X1)                        2326748.000
                                                  55544920.000 f
  U70/Y (INVX1)                        -979252.000
                                                  54565668.000 r
  U107/Y (AND2X1)                      2198840.000
                                                  56764508.000 r
  U108/Y (INVX1)                       707660.000 57472168.000 f
  U102/Y (NAND2X1)                     1285636.000
                                                  58757804.000 r
  U304/Y (NAND2X1)                     848296.000 59606100.000 f
  U306/Y (AND2X1)                      2238120.000
                                                  61844220.000 f
  out[1] (out)                            0.000   61844220.000 f
  data arrival time                               61844220.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -61844220.000
  -----------------------------------------------------------
  slack (MET)                                     138155776.000


1
