v 20110115 2
C 13300 2400 1 0 0 74138-1.sym
{
T 13600 5250 5 10 0 1 0 0 1
device=74138
T 15000 5100 5 10 1 1 0 6 1
refdes=U5
T 13600 5650 5 10 0 1 0 0 1
footprint=DIP16
}
C 8200 6900 1 0 0 74138-1.sym
{
T 8500 9750 5 10 0 1 0 0 1
device=74138
T 9900 9600 5 10 1 1 0 6 1
refdes=U2
T 8500 10150 5 10 0 1 0 0 1
footprint=DIP16
}
C 3700 1000 1 0 0 74153-1.sym
{
T 4000 5250 5 10 0 1 0 0 1
device=74153
T 5400 5100 5 10 1 1 0 6 1
refdes=U3
T 4000 5450 5 10 0 1 0 0 1
footprint=DIP16
}
C 3700 5500 1 0 0 74153-1.sym
{
T 4000 9750 5 10 0 1 0 0 1
device=74153
T 5400 9600 5 10 1 1 0 6 1
refdes=U1
T 4000 9950 5 10 0 1 0 0 1
footprint=DIP16
}
C 9000 900 1 0 0 74157-1.sym
{
T 9300 5440 5 10 0 1 0 0 1
device=74157
T 9300 5240 5 10 0 1 0 0 1
footprint=DIP16
T 10700 5100 5 10 1 1 0 6 1
refdes=U4
}
N 8200 9200 5700 9200 4
N 5700 9200 5700 8500 4
N 5700 6900 6000 6900 4
N 6000 6900 6000 8900 4
N 6000 8900 8200 8900 4
N 5700 4000 6400 4000 4
N 6400 4000 6400 8600 4
N 6400 8600 8200 8600 4
N 11000 4700 13300 4700 4
N 11000 3900 11300 3900 4
N 11300 3900 11300 4400 4
N 11300 4400 13300 4400 4
N 11000 3100 11600 3100 4
N 11600 3100 11600 4100 4
N 11600 4100 13300 4100 4
C 1800 2700 1 0 0 in-1.sym
{
T 1800 3000 5 10 0 0 0 0 1
device=INPUT
T 1200 2700 5 10 1 1 0 0 1
refdes=op2:3
}
C 1800 3000 1 0 0 in-1.sym
{
T 1800 3300 5 10 0 0 0 0 1
device=INPUT
T 1200 3000 5 10 1 1 0 0 1
refdes=op1:3
}
C 1800 3300 1 0 0 in-1.sym
{
T 1800 3600 5 10 0 0 0 0 1
device=INPUT
T 1200 3300 5 10 1 1 0 0 1
refdes=op0:3
}
C 1800 3600 1 0 0 in-1.sym
{
T 1800 3900 5 10 0 0 0 0 1
device=INPUT
T 300 3600 5 10 1 1 0 0 1
refdes=uSeqRegSelOE:3
}
C 1800 5600 1 0 0 in-1.sym
{
T 1800 5900 5 10 0 0 0 0 1
device=INPUT
T 1200 5600 5 10 1 1 0 0 1
refdes=op2:2
}
C 1800 5900 1 0 0 in-1.sym
{
T 1800 6200 5 10 0 0 0 0 1
device=INPUT
T 1200 5900 5 10 1 1 0 0 1
refdes=op1:2
}
C 1800 6200 1 0 0 in-1.sym
{
T 1800 6500 5 10 0 0 0 0 1
device=INPUT
T 1200 6200 5 10 1 1 0 0 1
refdes=op0:2
}
C 1800 6500 1 0 0 in-1.sym
{
T 1800 6800 5 10 0 0 0 0 1
device=INPUT
T 300 6500 5 10 1 1 0 0 1
refdes=uSeqRegSelOE:2
}
C 1800 7200 1 0 0 in-1.sym
{
T 1800 7500 5 10 0 0 0 0 1
device=INPUT
T 1200 7200 5 10 1 1 0 0 1
refdes=op2:1
}
C 1800 7500 1 0 0 in-1.sym
{
T 1800 7800 5 10 0 0 0 0 1
device=INPUT
T 1200 7500 5 10 1 1 0 0 1
refdes=op1:1
}
C 1800 7800 1 0 0 in-1.sym
{
T 1800 8100 5 10 0 0 0 0 1
device=INPUT
T 1200 7800 5 10 1 1 0 0 1
refdes=op0:1
}
C 1800 8100 1 0 0 in-1.sym
{
T 1800 8400 5 10 0 0 0 0 1
device=INPUT
T 300 8100 5 10 1 1 0 0 1
refdes=uSeqRegSelOE:1
}
C 1800 8800 1 0 0 in-1.sym
{
T 1800 9100 5 10 0 0 0 0 1
device=INPUT
T 500 8800 5 10 1 1 0 0 1
refdes=OESourceSel:2
}
C 1800 9100 1 0 0 in-1.sym
{
T 1800 9400 5 10 0 0 0 0 1
device=INPUT
T 500 9100 5 10 1 1 0 0 1
refdes=OESourceSel:1
}
N 3100 2400 3700 2400 4
N 2400 2800 3700 2800 4
N 2400 3100 3700 3100 4
N 2400 3400 3700 3400 4
N 2400 3700 3700 3700 4
N 3400 4000 3700 4000 4
N 2800 4400 3700 4400 4
N 3100 4700 3700 4700 4
N 2400 5700 3700 5700 4
N 2400 6000 3700 6000 4
N 2400 6300 3700 6300 4
N 2400 6600 3700 6600 4
N 3400 6900 3700 6900 4
N 2400 7300 3700 7300 4
N 2400 7600 3700 7600 4
N 2400 7900 3700 7900 4
N 2400 8200 3700 8200 4
N 3400 8500 3700 8500 4
N 2400 8900 3700 8900 4
N 2400 9200 3700 9200 4
C 8100 1400 1 0 0 in-1.sym
{
T 8100 1700 5 10 0 0 0 0 1
device=INPUT
T 6900 1400 5 10 1 1 0 0 1
refdes=loadSourceSel
}
C 8200 2600 1 0 0 in-1.sym
{
T 8200 2900 5 10 0 0 0 0 1
device=INPUT
T 7700 2600 5 10 1 1 0 0 1
refdes=op0:3
}
C 8200 3000 1 0 0 in-1.sym
{
T 8200 3300 5 10 0 0 0 0 1
device=INPUT
T 6600 3000 5 10 1 1 0 0 1
refdes=uSeqRegSelLoad:3
}
C 8200 3400 1 0 0 in-1.sym
{
T 8200 3700 5 10 0 0 0 0 1
device=INPUT
T 7700 3400 5 10 1 1 0 0 1
refdes=op0:2
}
C 8200 3800 1 0 0 in-1.sym
{
T 8200 4100 5 10 0 0 0 0 1
device=INPUT
T 6600 3800 5 10 1 1 0 0 1
refdes=uSeqRegSelLoad:2
}
C 8200 4200 1 0 0 in-1.sym
{
T 8200 4500 5 10 0 0 0 0 1
device=INPUT
T 7700 4200 5 10 1 1 0 0 1
refdes=op0:1
}
C 8200 4600 1 0 0 in-1.sym
{
T 8200 4900 5 10 0 0 0 0 1
device=INPUT
T 6600 4600 5 10 1 1 0 0 1
refdes=uSeqRegSelLoad:1
}
C 7300 7600 1 0 0 in-1.sym
{
T 7300 7900 5 10 0 0 0 0 1
device=INPUT
T 6900 7600 5 10 1 1 0 0 1
refdes=OE
}
C 12400 3100 1 0 0 in-1.sym
{
T 12400 3400 5 10 0 0 0 0 1
device=INPUT
T 11900 3100 5 10 1 1 0 0 1
refdes=Load
}
N 13000 2600 13300 2600 4
N 13000 2900 13300 2900 4
N 13000 3200 13300 3200 4
N 7900 7100 8200 7100 4
N 7900 7400 8200 7400 4
N 7900 7700 8200 7700 4
N 8700 1500 9000 1500 4
N 8800 2700 9000 2700 4
N 8800 3100 9000 3100 4
N 8800 3500 9000 3500 4
N 8800 3900 9000 3900 4
N 8800 4300 9000 4300 4
N 8800 4700 9000 4700 4
C 15600 4600 1 0 0 out-1.sym
{
T 15600 4900 5 10 0 0 0 0 1
device=OUTPUT
T 16300 4600 5 10 1 1 0 0 1
refdes=regNotLoads:1
}
C 10500 9100 1 0 0 out-1.sym
{
T 10500 9400 5 10 0 0 0 0 1
device=OUTPUT
T 11200 9100 5 10 1 1 0 0 1
refdes=regNotOEs:1
}
C 10500 8800 1 0 0 out-1.sym
{
T 10500 9100 5 10 0 0 0 0 1
device=OUTPUT
T 11200 8800 5 10 1 1 0 0 1
refdes=regNotOEs:2
}
C 10500 8500 1 0 0 out-1.sym
{
T 10500 8800 5 10 0 0 0 0 1
device=OUTPUT
T 11200 8500 5 10 1 1 0 0 1
refdes=regNotOEs:3
}
C 10500 8200 1 0 0 out-1.sym
{
T 10500 8500 5 10 0 0 0 0 1
device=OUTPUT
T 11200 8200 5 10 1 1 0 0 1
refdes=regNotOEs:4
}
C 10500 7900 1 0 0 out-1.sym
{
T 10500 8200 5 10 0 0 0 0 1
device=OUTPUT
T 11200 7900 5 10 1 1 0 0 1
refdes=regNotOEs:5
}
C 10500 7600 1 0 0 out-1.sym
{
T 10500 7900 5 10 0 0 0 0 1
device=OUTPUT
T 11200 7600 5 10 1 1 0 0 1
refdes=regNotOEs:6
}
C 10500 7300 1 0 0 out-1.sym
{
T 10500 7600 5 10 0 0 0 0 1
device=OUTPUT
T 11200 7300 5 10 1 1 0 0 1
refdes=regNotOEs:7
}
C 10500 7000 1 0 0 out-1.sym
{
T 10500 7300 5 10 0 0 0 0 1
device=OUTPUT
T 11200 7000 5 10 1 1 0 0 1
refdes=regNotOEs:8
}
N 10500 9200 10200 9200 4
N 10500 8900 10200 8900 4
N 10500 8600 10200 8600 4
N 10500 8300 10200 8300 4
N 10500 8000 10200 8000 4
N 10500 7700 10200 7700 4
N 10500 7400 10200 7400 4
N 10500 7100 10200 7100 4
N 3400 8500 3400 2400 4
N 3100 4700 3100 9200 4
N 2800 4400 2800 8900 4
C 15600 4300 1 0 0 out-1.sym
{
T 15600 4600 5 10 0 0 0 0 1
device=OUTPUT
T 16300 4300 5 10 1 1 0 0 1
refdes=regNotLoads:2
}
C 15600 4000 1 0 0 out-1.sym
{
T 15600 4300 5 10 0 0 0 0 1
device=OUTPUT
T 16300 4000 5 10 1 1 0 0 1
refdes=regNotLoads:3
}
C 15600 3700 1 0 0 out-1.sym
{
T 15600 4000 5 10 0 0 0 0 1
device=OUTPUT
T 16300 3700 5 10 1 1 0 0 1
refdes=regNotLoads:4
}
C 15600 3400 1 0 0 out-1.sym
{
T 15600 3700 5 10 0 0 0 0 1
device=OUTPUT
T 16300 3400 5 10 1 1 0 0 1
refdes=regNotLoads:5
}
C 15600 3100 1 0 0 out-1.sym
{
T 15600 3400 5 10 0 0 0 0 1
device=OUTPUT
T 16300 3100 5 10 1 1 0 0 1
refdes=regNotLoads:6
}
C 15600 2800 1 0 0 out-1.sym
{
T 15600 3100 5 10 0 0 0 0 1
device=OUTPUT
T 16300 2800 5 10 1 1 0 0 1
refdes=regNotLoads:7
}
C 15600 2500 1 0 0 out-1.sym
{
T 15600 2800 5 10 0 0 0 0 1
device=OUTPUT
T 16300 2500 5 10 1 1 0 0 1
refdes=regNotLoads:8
}
N 15600 4700 15300 4700 4
N 15600 4400 15300 4400 4
N 15600 4100 15300 4100 4
N 15600 3800 15300 3800 4
N 15600 3500 15300 3500 4
N 15600 3200 15300 3200 4
N 15600 2900 15300 2900 4
N 15600 2600 15300 2600 4
C 7800 6500 1 0 0 gnd-1.sym
C 12900 2000 1 0 0 gnd-1.sym
N 7900 7400 7900 6800 4
N 13000 2900 13000 2300 4
C 3000 1700 1 0 0 gnd-1.sym
N 3100 2000 3100 2400 4
C 8600 500 1 0 0 gnd-1.sym
N 8700 800 8700 1100 4
N 8700 1100 9000 1100 4
