
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rs,12,imm}                          Premise(F2)
	S3= ICache[addr]={1,rs,12,imm}                              Premise(F3)
	S4= GPR[rs]=a                                               Premise(F4)

IF	S5= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S6= PC.Out=addr                                             PC-Out(S1)
	S7= CP0.ASID=>IMMU.PID                                      Premise(F5)
	S8= IMMU.PID=pid                                            Path(S5,S7)
	S9= PC.Out=>IMMU.IEA                                        Premise(F6)
	S10= IMMU.IEA=addr                                          Path(S6,S9)
	S11= IMMU.Addr={pid,addr}                                   IMMU-Search(S8,S10)
	S12= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S8,S10)
	S13= IMMU.Addr=>IAddrReg.In                                 Premise(F7)
	S14= IAddrReg.In={pid,addr}                                 Path(S11,S13)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F8)
	S16= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S12,S15)
	S17= PC.Out=>ICache.IEA                                     Premise(F9)
	S18= ICache.IEA=addr                                        Path(S6,S17)
	S19= ICache.Hit=ICacheHit(addr)                             ICache-Search(S18)
	S20= ICache.Out={1,rs,12,imm}                               ICache-Search(S18,S3)
	S21= ICache.Out=>IR_IMMU.In                                 Premise(F10)
	S22= IR_IMMU.In={1,rs,12,imm}                               Path(S20,S21)
	S23= ICache.Out=>ICacheReg.In                               Premise(F11)
	S24= ICacheReg.In={1,rs,12,imm}                             Path(S20,S23)
	S25= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S26= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S19,S25)
	S27= ICache.Out=>IR_ID.In                                   Premise(F13)
	S28= IR_ID.In={1,rs,12,imm}                                 Path(S20,S27)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S30= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F15)
	S31= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F16)
	S32= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F17)
	S33= ICache.Hit=>FU.ICacheHit                               Premise(F18)
	S34= FU.ICacheHit=ICacheHit(addr)                           Path(S19,S33)
	S35= FU.Halt_IF=>CU_IF.Halt                                 Premise(F19)
	S36= FU.Bub_IF=>CU_IF.Bub                                   Premise(F20)
	S37= CtrlASIDIn=0                                           Premise(F21)
	S38= CtrlCP0=0                                              Premise(F22)
	S39= CP0[ASID]=pid                                          CP0-Hold(S0,S38)
	S40= CtrlEPCIn=0                                            Premise(F23)
	S41= CtrlExCodeIn=0                                         Premise(F24)
	S42= CtrlIMMU=0                                             Premise(F25)
	S43= CtrlPC=0                                               Premise(F26)
	S44= CtrlPCInc=1                                            Premise(F27)
	S45= PC[Out]=addr+4                                         PC-Inc(S1,S43,S44)
	S46= PC[CIA]=addr                                           PC-Inc(S1,S43,S44)
	S47= CtrlIAddrReg=0                                         Premise(F28)
	S48= CtrlICache=0                                           Premise(F29)
	S49= ICache[addr]={1,rs,12,imm}                             ICache-Hold(S3,S48)
	S50= CtrlIR_IMMU=0                                          Premise(F30)
	S51= CtrlICacheReg=0                                        Premise(F31)
	S52= CtrlIR_ID=1                                            Premise(F32)
	S53= [IR_ID]={1,rs,12,imm}                                  IR_ID-Write(S28,S52)
	S54= CtrlIMem=0                                             Premise(F33)
	S55= IMem[{pid,addr}]={1,rs,12,imm}                         IMem-Hold(S2,S54)
	S56= CtrlIRMux=0                                            Premise(F34)
	S57= CtrlGPR=0                                              Premise(F35)
	S58= GPR[rs]=a                                              GPR-Hold(S4,S57)
	S59= CtrlA_EX=0                                             Premise(F36)
	S60= CtrlB_EX=0                                             Premise(F37)
	S61= CtrlIR_EX=0                                            Premise(F38)
	S62= CtrlConditionReg_MEM=0                                 Premise(F39)
	S63= CtrlIR_MEM=0                                           Premise(F40)
	S64= CtrlPIDReg=0                                           Premise(F41)
	S65= CtrlIR_DMMU1=0                                         Premise(F42)
	S66= CtrlIR_WB=0                                            Premise(F43)
	S67= CtrlA_MEM=0                                            Premise(F44)
	S68= CtrlA_WB=0                                             Premise(F45)
	S69= CtrlB_MEM=0                                            Premise(F46)
	S70= CtrlB_WB=0                                             Premise(F47)
	S71= CtrlConditionReg_DMMU1=0                               Premise(F48)
	S72= CtrlConditionReg_WB=0                                  Premise(F49)
	S73= CtrlIR_DMMU2=0                                         Premise(F50)
	S74= CtrlConditionReg_DMMU2=0                               Premise(F51)

ID	S75= CP0.ASID=pid                                           CP0-Read-ASID(S39)
	S76= PC.Out=addr+4                                          PC-Out(S45)
	S77= PC.CIA=addr                                            PC-Out(S46)
	S78= PC.CIA31_28=addr[31:28]                                PC-Out(S46)
	S79= IR_ID.Out={1,rs,12,imm}                                IR-Out(S53)
	S80= IR_ID.Out31_26=1                                       IR-Out(S53)
	S81= IR_ID.Out25_21=rs                                      IR-Out(S53)
	S82= IR_ID.Out20_16=12                                      IR-Out(S53)
	S83= IR_ID.Out15_0=imm                                      IR-Out(S53)
	S84= IR_ID.Out=>FU.IR_ID                                    Premise(F83)
	S85= FU.IR_ID={1,rs,12,imm}                                 Path(S79,S84)
	S86= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F84)
	S87= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F85)
	S88= IR_ID.Out31_26=>CU_ID.Op                               Premise(F86)
	S89= CU_ID.Op=1                                             Path(S80,S88)
	S90= IR_ID.Out25_21=>GPR.RReg1                              Premise(F87)
	S91= GPR.RReg1=rs                                           Path(S81,S90)
	S92= GPR.Rdata1=a                                           GPR-Read(S91,S58)
	S93= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F88)
	S94= CU_ID.IRFunc1=12                                       Path(S82,S93)
	S95= IR_ID.Out15_0=>IMMEXT.In                               Premise(F89)
	S96= IMMEXT.In=imm                                          Path(S83,S95)
	S97= IMMEXT.Out={16{imm[15]},imm}                           IMMEXT(S96)
	S98= GPR.Rdata1=>FU.InID1                                   Premise(F90)
	S99= FU.InID1=a                                             Path(S92,S98)
	S100= FU.OutID1=FU(a)                                       FU-Forward(S99)
	S101= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F91)
	S102= FU.InID1_RReg=rs                                      Path(S81,S101)
	S103= FU.OutID1=>A_EX.In                                    Premise(F92)
	S104= A_EX.In=FU(a)                                         Path(S100,S103)
	S105= IMMEXT.Out=>B_EX.In                                   Premise(F93)
	S106= B_EX.In={16{imm[15]},imm}                             Path(S97,S105)
	S107= IR_ID.Out=>IR_EX.In                                   Premise(F94)
	S108= IR_EX.In={1,rs,12,imm}                                Path(S79,S107)
	S109= FU.Halt_ID=>CU_ID.Halt                                Premise(F95)
	S110= FU.Bub_ID=>CU_ID.Bub                                  Premise(F96)
	S111= FU.InID2_RReg=5'b00000                                Premise(F97)
	S112= CtrlASIDIn=0                                          Premise(F98)
	S113= CtrlCP0=0                                             Premise(F99)
	S114= CP0[ASID]=pid                                         CP0-Hold(S39,S113)
	S115= CtrlEPCIn=0                                           Premise(F100)
	S116= CtrlExCodeIn=0                                        Premise(F101)
	S117= CtrlIMMU=0                                            Premise(F102)
	S118= CtrlPC=0                                              Premise(F103)
	S119= CtrlPCInc=0                                           Premise(F104)
	S120= PC[CIA]=addr                                          PC-Hold(S46,S119)
	S121= PC[Out]=addr+4                                        PC-Hold(S45,S118,S119)
	S122= CtrlIAddrReg=0                                        Premise(F105)
	S123= CtrlICache=0                                          Premise(F106)
	S124= ICache[addr]={1,rs,12,imm}                            ICache-Hold(S49,S123)
	S125= CtrlIR_IMMU=0                                         Premise(F107)
	S126= CtrlICacheReg=0                                       Premise(F108)
	S127= CtrlIR_ID=0                                           Premise(F109)
	S128= [IR_ID]={1,rs,12,imm}                                 IR_ID-Hold(S53,S127)
	S129= CtrlIMem=0                                            Premise(F110)
	S130= IMem[{pid,addr}]={1,rs,12,imm}                        IMem-Hold(S55,S129)
	S131= CtrlIRMux=0                                           Premise(F111)
	S132= CtrlGPR=0                                             Premise(F112)
	S133= GPR[rs]=a                                             GPR-Hold(S58,S132)
	S134= CtrlA_EX=1                                            Premise(F113)
	S135= [A_EX]=FU(a)                                          A_EX-Write(S104,S134)
	S136= CtrlB_EX=1                                            Premise(F114)
	S137= [B_EX]={16{imm[15]},imm}                              B_EX-Write(S106,S136)
	S138= CtrlIR_EX=1                                           Premise(F115)
	S139= [IR_EX]={1,rs,12,imm}                                 IR_EX-Write(S108,S138)
	S140= CtrlConditionReg_MEM=0                                Premise(F116)
	S141= CtrlIR_MEM=0                                          Premise(F117)
	S142= CtrlPIDReg=0                                          Premise(F118)
	S143= CtrlIR_DMMU1=0                                        Premise(F119)
	S144= CtrlIR_WB=0                                           Premise(F120)
	S145= CtrlA_MEM=0                                           Premise(F121)
	S146= CtrlA_WB=0                                            Premise(F122)
	S147= CtrlB_MEM=0                                           Premise(F123)
	S148= CtrlB_WB=0                                            Premise(F124)
	S149= CtrlConditionReg_DMMU1=0                              Premise(F125)
	S150= CtrlConditionReg_WB=0                                 Premise(F126)
	S151= CtrlIR_DMMU2=0                                        Premise(F127)
	S152= CtrlConditionReg_DMMU2=0                              Premise(F128)

EX	S153= CP0.ASID=pid                                          CP0-Read-ASID(S114)
	S154= PC.CIA=addr                                           PC-Out(S120)
	S155= PC.CIA31_28=addr[31:28]                               PC-Out(S120)
	S156= PC.Out=addr+4                                         PC-Out(S121)
	S157= IR_ID.Out={1,rs,12,imm}                               IR-Out(S128)
	S158= IR_ID.Out31_26=1                                      IR-Out(S128)
	S159= IR_ID.Out25_21=rs                                     IR-Out(S128)
	S160= IR_ID.Out20_16=12                                     IR-Out(S128)
	S161= IR_ID.Out15_0=imm                                     IR-Out(S128)
	S162= A_EX.Out=FU(a)                                        A_EX-Out(S135)
	S163= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S135)
	S164= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S135)
	S165= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S137)
	S166= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S137)
	S167= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S137)
	S168= IR_EX.Out={1,rs,12,imm}                               IR_EX-Out(S139)
	S169= IR_EX.Out31_26=1                                      IR_EX-Out(S139)
	S170= IR_EX.Out25_21=rs                                     IR_EX-Out(S139)
	S171= IR_EX.Out20_16=12                                     IR_EX-Out(S139)
	S172= IR_EX.Out15_0=imm                                     IR_EX-Out(S139)
	S173= IR_EX.Out=>FU.IR_EX                                   Premise(F129)
	S174= FU.IR_EX={1,rs,12,imm}                                Path(S168,S173)
	S175= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F130)
	S176= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F131)
	S177= IR_EX.Out31_26=>CU_EX.Op                              Premise(F132)
	S178= CU_EX.Op=1                                            Path(S169,S177)
	S179= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F133)
	S180= CU_EX.IRFunc1=12                                      Path(S171,S179)
	S181= A_EX.Out=>CMPU.A                                      Premise(F134)
	S182= CMPU.A=FU(a)                                          Path(S162,S181)
	S183= B_EX.Out=>CMPU.B                                      Premise(F135)
	S184= CMPU.B={16{imm[15]},imm}                              Path(S165,S183)
	S185= CMPU.Func=6'b000011                                   Premise(F136)
	S186= CMPU.Out=CompareS(FU(a),{16{imm[15]},imm})            CMPU-CMPS(S182,S184)
	S187= CMPU.zero=CompareS(FU(a),{16{imm[15]},imm})           CMPU-CMPS(S182,S184)
	S188= CMPU.gt=CompareS(FU(a),{16{imm[15]},imm})             CMPU-CMPS(S182,S184)
	S189= CMPU.lt=CompareS(FU(a),{16{imm[15]},imm})             CMPU-CMPS(S182,S184)
	S190= CMPU.zero=>ConditionReg_MEM.In                        Premise(F137)
	S191= ConditionReg_MEM.In=CompareS(FU(a),{16{imm[15]},imm}) Path(S187,S190)
	S192= IR_EX.Out=>IR_MEM.In                                  Premise(F138)
	S193= IR_MEM.In={1,rs,12,imm}                               Path(S168,S192)
	S194= FU.InEX_WReg=5'b00000                                 Premise(F139)
	S195= CtrlASIDIn=0                                          Premise(F140)
	S196= CtrlCP0=0                                             Premise(F141)
	S197= CP0[ASID]=pid                                         CP0-Hold(S114,S196)
	S198= CtrlEPCIn=0                                           Premise(F142)
	S199= CtrlExCodeIn=0                                        Premise(F143)
	S200= CtrlIMMU=0                                            Premise(F144)
	S201= CtrlPC=0                                              Premise(F145)
	S202= CtrlPCInc=0                                           Premise(F146)
	S203= PC[CIA]=addr                                          PC-Hold(S120,S202)
	S204= PC[Out]=addr+4                                        PC-Hold(S121,S201,S202)
	S205= CtrlIAddrReg=0                                        Premise(F147)
	S206= CtrlICache=0                                          Premise(F148)
	S207= ICache[addr]={1,rs,12,imm}                            ICache-Hold(S124,S206)
	S208= CtrlIR_IMMU=0                                         Premise(F149)
	S209= CtrlICacheReg=0                                       Premise(F150)
	S210= CtrlIR_ID=0                                           Premise(F151)
	S211= [IR_ID]={1,rs,12,imm}                                 IR_ID-Hold(S128,S210)
	S212= CtrlIMem=0                                            Premise(F152)
	S213= IMem[{pid,addr}]={1,rs,12,imm}                        IMem-Hold(S130,S212)
	S214= CtrlIRMux=0                                           Premise(F153)
	S215= CtrlGPR=0                                             Premise(F154)
	S216= GPR[rs]=a                                             GPR-Hold(S133,S215)
	S217= CtrlA_EX=0                                            Premise(F155)
	S218= [A_EX]=FU(a)                                          A_EX-Hold(S135,S217)
	S219= CtrlB_EX=0                                            Premise(F156)
	S220= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S137,S219)
	S221= CtrlIR_EX=0                                           Premise(F157)
	S222= [IR_EX]={1,rs,12,imm}                                 IR_EX-Hold(S139,S221)
	S223= CtrlConditionReg_MEM=1                                Premise(F158)
	S224= [ConditionReg_MEM]=CompareS(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Write(S191,S223)
	S225= CtrlIR_MEM=1                                          Premise(F159)
	S226= [IR_MEM]={1,rs,12,imm}                                IR_MEM-Write(S193,S225)
	S227= CtrlPIDReg=0                                          Premise(F160)
	S228= CtrlIR_DMMU1=0                                        Premise(F161)
	S229= CtrlIR_WB=0                                           Premise(F162)
	S230= CtrlA_MEM=0                                           Premise(F163)
	S231= CtrlA_WB=0                                            Premise(F164)
	S232= CtrlB_MEM=0                                           Premise(F165)
	S233= CtrlB_WB=0                                            Premise(F166)
	S234= CtrlConditionReg_DMMU1=0                              Premise(F167)
	S235= CtrlConditionReg_WB=0                                 Premise(F168)
	S236= CtrlIR_DMMU2=0                                        Premise(F169)
	S237= CtrlConditionReg_DMMU2=0                              Premise(F170)

MEM	S238= CP0.ASID=pid                                          CP0-Read-ASID(S197)
	S239= PC.CIA=addr                                           PC-Out(S203)
	S240= PC.CIA31_28=addr[31:28]                               PC-Out(S203)
	S241= PC.Out=addr+4                                         PC-Out(S204)
	S242= IR_ID.Out={1,rs,12,imm}                               IR-Out(S211)
	S243= IR_ID.Out31_26=1                                      IR-Out(S211)
	S244= IR_ID.Out25_21=rs                                     IR-Out(S211)
	S245= IR_ID.Out20_16=12                                     IR-Out(S211)
	S246= IR_ID.Out15_0=imm                                     IR-Out(S211)
	S247= A_EX.Out=FU(a)                                        A_EX-Out(S218)
	S248= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S218)
	S249= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S218)
	S250= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S220)
	S251= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S220)
	S252= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S220)
	S253= IR_EX.Out={1,rs,12,imm}                               IR_EX-Out(S222)
	S254= IR_EX.Out31_26=1                                      IR_EX-Out(S222)
	S255= IR_EX.Out25_21=rs                                     IR_EX-Out(S222)
	S256= IR_EX.Out20_16=12                                     IR_EX-Out(S222)
	S257= IR_EX.Out15_0=imm                                     IR_EX-Out(S222)
	S258= ConditionReg_MEM.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S224)
	S259= ConditionReg_MEM.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S224)
	S260= ConditionReg_MEM.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S224)
	S261= IR_MEM.Out={1,rs,12,imm}                              IR_MEM-Out(S226)
	S262= IR_MEM.Out31_26=1                                     IR_MEM-Out(S226)
	S263= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S226)
	S264= IR_MEM.Out20_16=12                                    IR_MEM-Out(S226)
	S265= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S226)
	S266= IR_MEM.Out=>FU.IR_MEM                                 Premise(F171)
	S267= FU.IR_MEM={1,rs,12,imm}                               Path(S261,S266)
	S268= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F172)
	S269= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F173)
	S270= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F174)
	S271= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F175)
	S272= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F176)
	S273= CU_MEM.Op=1                                           Path(S262,S272)
	S274= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F177)
	S275= CU_MEM.IRFunc1=12                                     Path(S264,S274)
	S276= PC.Out=>CP0.EPCIn                                     Premise(F178)
	S277= CP0.EPCIn=addr+4                                      Path(S241,S276)
	S278= CP0.ExCodeIn=5'h0d                                    Premise(F179)
	S279= CU_MEM.TrapAddr=>PC.In                                Premise(F180)
	S280= CP0.ASID=>PIDReg.In                                   Premise(F181)
	S281= PIDReg.In=pid                                         Path(S238,S280)
	S282= ConditionReg_MEM.Out=>CU_MEM.zero                     Premise(F182)
	S283= CU_MEM.zero=CompareS(FU(a),{16{imm[15]},imm})         Path(S258,S282)
	S284= IR_MEM.Out=>IR_DMMU1.In                               Premise(F183)
	S285= IR_DMMU1.In={1,rs,12,imm}                             Path(S261,S284)
	S286= IR_MEM.Out=>IR_WB.In                                  Premise(F184)
	S287= IR_WB.In={1,rs,12,imm}                                Path(S261,S286)
	S288= A_MEM.Out=>A_WB.In                                    Premise(F185)
	S289= B_MEM.Out=>B_WB.In                                    Premise(F186)
	S290= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F187)
	S291= ConditionReg_DMMU1.In=CompareS(FU(a),{16{imm[15]},imm})Path(S258,S290)
	S292= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F188)
	S293= ConditionReg_WB.In=CompareS(FU(a),{16{imm[15]},imm})  Path(S258,S292)
	S294= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F189)
	S295= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F190)
	S296= FU.InMEM_WReg=5'b00000                                Premise(F191)
	S297= CtrlASIDIn=0                                          Premise(F192)
	S298= CtrlCP0=0                                             Premise(F193)
	S299= CP0[ASID]=pid                                         CP0-Hold(S197,S298)
	S300= CtrlEPCIn=1                                           Premise(F194)
	S301= CP0[EPC]=addr+4                                       CP0-Write-EPC(S277,S300)
	S302= CtrlExCodeIn=1                                        Premise(F195)
	S303= CP0[ExCode]=5'h0d                                     CP0-Write-ExCode(S278,S302)
	S304= CtrlIMMU=0                                            Premise(F196)
	S305= CtrlPC=1                                              Premise(F197)
	S306= CtrlPCInc=0                                           Premise(F198)
	S307= PC[CIA]=addr                                          PC-Hold(S203,S306)
	S308= CtrlIAddrReg=0                                        Premise(F199)
	S309= CtrlICache=0                                          Premise(F200)
	S310= ICache[addr]={1,rs,12,imm}                            ICache-Hold(S207,S309)
	S311= CtrlIR_IMMU=0                                         Premise(F201)
	S312= CtrlICacheReg=0                                       Premise(F202)
	S313= CtrlIR_ID=0                                           Premise(F203)
	S314= [IR_ID]={1,rs,12,imm}                                 IR_ID-Hold(S211,S313)
	S315= CtrlIMem=0                                            Premise(F204)
	S316= IMem[{pid,addr}]={1,rs,12,imm}                        IMem-Hold(S213,S315)
	S317= CtrlIRMux=0                                           Premise(F205)
	S318= CtrlGPR=0                                             Premise(F206)
	S319= GPR[rs]=a                                             GPR-Hold(S216,S318)
	S320= CtrlA_EX=0                                            Premise(F207)
	S321= [A_EX]=FU(a)                                          A_EX-Hold(S218,S320)
	S322= CtrlB_EX=0                                            Premise(F208)
	S323= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S220,S322)
	S324= CtrlIR_EX=0                                           Premise(F209)
	S325= [IR_EX]={1,rs,12,imm}                                 IR_EX-Hold(S222,S324)
	S326= CtrlConditionReg_MEM=0                                Premise(F210)
	S327= [ConditionReg_MEM]=CompareS(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S224,S326)
	S328= CtrlIR_MEM=0                                          Premise(F211)
	S329= [IR_MEM]={1,rs,12,imm}                                IR_MEM-Hold(S226,S328)
	S330= CtrlPIDReg=1                                          Premise(F212)
	S331= [PIDReg]=pid                                          PIDReg-Write(S281,S330)
	S332= CtrlIR_DMMU1=1                                        Premise(F213)
	S333= [IR_DMMU1]={1,rs,12,imm}                              IR_DMMU1-Write(S285,S332)
	S334= CtrlIR_WB=1                                           Premise(F214)
	S335= [IR_WB]={1,rs,12,imm}                                 IR_WB-Write(S287,S334)
	S336= CtrlA_MEM=0                                           Premise(F215)
	S337= CtrlA_WB=1                                            Premise(F216)
	S338= CtrlB_MEM=0                                           Premise(F217)
	S339= CtrlB_WB=1                                            Premise(F218)
	S340= CtrlConditionReg_DMMU1=1                              Premise(F219)
	S341= [ConditionReg_DMMU1]=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Write(S291,S340)
	S342= CtrlConditionReg_WB=1                                 Premise(F220)
	S343= [ConditionReg_WB]=CompareS(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Write(S293,S342)
	S344= CtrlIR_DMMU2=0                                        Premise(F221)
	S345= CtrlConditionReg_DMMU2=0                              Premise(F222)

MEM(DMMU1)	S346= CP0.ASID=pid                                          CP0-Read-ASID(S299)
	S347= CP0.EPC=addr+4                                        CP0-Read-EPC(S301)
	S348= PC.CIA=addr                                           PC-Out(S307)
	S349= PC.CIA31_28=addr[31:28]                               PC-Out(S307)
	S350= IR_ID.Out={1,rs,12,imm}                               IR-Out(S314)
	S351= IR_ID.Out31_26=1                                      IR-Out(S314)
	S352= IR_ID.Out25_21=rs                                     IR-Out(S314)
	S353= IR_ID.Out20_16=12                                     IR-Out(S314)
	S354= IR_ID.Out15_0=imm                                     IR-Out(S314)
	S355= A_EX.Out=FU(a)                                        A_EX-Out(S321)
	S356= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S321)
	S357= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S321)
	S358= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S323)
	S359= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S323)
	S360= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S323)
	S361= IR_EX.Out={1,rs,12,imm}                               IR_EX-Out(S325)
	S362= IR_EX.Out31_26=1                                      IR_EX-Out(S325)
	S363= IR_EX.Out25_21=rs                                     IR_EX-Out(S325)
	S364= IR_EX.Out20_16=12                                     IR_EX-Out(S325)
	S365= IR_EX.Out15_0=imm                                     IR_EX-Out(S325)
	S366= ConditionReg_MEM.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S327)
	S367= ConditionReg_MEM.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S327)
	S368= ConditionReg_MEM.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S327)
	S369= IR_MEM.Out={1,rs,12,imm}                              IR_MEM-Out(S329)
	S370= IR_MEM.Out31_26=1                                     IR_MEM-Out(S329)
	S371= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S329)
	S372= IR_MEM.Out20_16=12                                    IR_MEM-Out(S329)
	S373= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S329)
	S374= PIDReg.Out=pid                                        PIDReg-Out(S331)
	S375= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S331)
	S376= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S331)
	S377= IR_DMMU1.Out={1,rs,12,imm}                            IR_DMMU1-Out(S333)
	S378= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S333)
	S379= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S333)
	S380= IR_DMMU1.Out20_16=12                                  IR_DMMU1-Out(S333)
	S381= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S333)
	S382= IR_WB.Out={1,rs,12,imm}                               IR-Out(S335)
	S383= IR_WB.Out31_26=1                                      IR-Out(S335)
	S384= IR_WB.Out25_21=rs                                     IR-Out(S335)
	S385= IR_WB.Out20_16=12                                     IR-Out(S335)
	S386= IR_WB.Out15_0=imm                                     IR-Out(S335)
	S387= ConditionReg_DMMU1.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S341)
	S388= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S341)
	S389= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S341)
	S390= ConditionReg_WB.Out=CompareS(FU(a),{16{imm[15]},imm}) ConditionReg_WB-Out(S343)
	S391= ConditionReg_WB.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S343)
	S392= ConditionReg_WB.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S343)
	S393= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F223)
	S394= FU.IR_DMMU1={1,rs,12,imm}                             Path(S377,S393)
	S395= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F224)
	S396= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F225)
	S397= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F226)
	S398= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F227)
	S399= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F228)
	S400= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F229)
	S401= CU_DMMU1.Op=1                                         Path(S378,S400)
	S402= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F230)
	S403= CU_DMMU1.IRFunc1=12                                   Path(S380,S402)
	S404= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F231)
	S405= IR_DMMU2.In={1,rs,12,imm}                             Path(S377,S404)
	S406= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F232)
	S407= ConditionReg_DMMU2.In=CompareS(FU(a),{16{imm[15]},imm})Path(S387,S406)
	S408= FU.InDMMU1_WReg=5'b00000                              Premise(F233)
	S409= CtrlASIDIn=0                                          Premise(F234)
	S410= CtrlCP0=0                                             Premise(F235)
	S411= CP0[ASID]=pid                                         CP0-Hold(S299,S410)
	S412= CP0[EPC]=addr+4                                       CP0-Hold(S301,S410)
	S413= CP0[ExCode]=5'h0d                                     CP0-Hold(S303,S410)
	S414= CtrlEPCIn=0                                           Premise(F236)
	S415= CtrlExCodeIn=0                                        Premise(F237)
	S416= CtrlIMMU=0                                            Premise(F238)
	S417= CtrlPC=0                                              Premise(F239)
	S418= CtrlPCInc=0                                           Premise(F240)
	S419= PC[CIA]=addr                                          PC-Hold(S307,S418)
	S420= CtrlIAddrReg=0                                        Premise(F241)
	S421= CtrlICache=0                                          Premise(F242)
	S422= ICache[addr]={1,rs,12,imm}                            ICache-Hold(S310,S421)
	S423= CtrlIR_IMMU=0                                         Premise(F243)
	S424= CtrlICacheReg=0                                       Premise(F244)
	S425= CtrlIR_ID=0                                           Premise(F245)
	S426= [IR_ID]={1,rs,12,imm}                                 IR_ID-Hold(S314,S425)
	S427= CtrlIMem=0                                            Premise(F246)
	S428= IMem[{pid,addr}]={1,rs,12,imm}                        IMem-Hold(S316,S427)
	S429= CtrlIRMux=0                                           Premise(F247)
	S430= CtrlGPR=0                                             Premise(F248)
	S431= GPR[rs]=a                                             GPR-Hold(S319,S430)
	S432= CtrlA_EX=0                                            Premise(F249)
	S433= [A_EX]=FU(a)                                          A_EX-Hold(S321,S432)
	S434= CtrlB_EX=0                                            Premise(F250)
	S435= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S323,S434)
	S436= CtrlIR_EX=0                                           Premise(F251)
	S437= [IR_EX]={1,rs,12,imm}                                 IR_EX-Hold(S325,S436)
	S438= CtrlConditionReg_MEM=0                                Premise(F252)
	S439= [ConditionReg_MEM]=CompareS(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S327,S438)
	S440= CtrlIR_MEM=0                                          Premise(F253)
	S441= [IR_MEM]={1,rs,12,imm}                                IR_MEM-Hold(S329,S440)
	S442= CtrlPIDReg=0                                          Premise(F254)
	S443= [PIDReg]=pid                                          PIDReg-Hold(S331,S442)
	S444= CtrlIR_DMMU1=0                                        Premise(F255)
	S445= [IR_DMMU1]={1,rs,12,imm}                              IR_DMMU1-Hold(S333,S444)
	S446= CtrlIR_WB=0                                           Premise(F256)
	S447= [IR_WB]={1,rs,12,imm}                                 IR_WB-Hold(S335,S446)
	S448= CtrlA_MEM=0                                           Premise(F257)
	S449= CtrlA_WB=0                                            Premise(F258)
	S450= CtrlB_MEM=0                                           Premise(F259)
	S451= CtrlB_WB=0                                            Premise(F260)
	S452= CtrlConditionReg_DMMU1=0                              Premise(F261)
	S453= [ConditionReg_DMMU1]=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S341,S452)
	S454= CtrlConditionReg_WB=0                                 Premise(F262)
	S455= [ConditionReg_WB]=CompareS(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S343,S454)
	S456= CtrlIR_DMMU2=1                                        Premise(F263)
	S457= [IR_DMMU2]={1,rs,12,imm}                              IR_DMMU2-Write(S405,S456)
	S458= CtrlConditionReg_DMMU2=1                              Premise(F264)
	S459= [ConditionReg_DMMU2]=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Write(S407,S458)

MEM(DMMU2)	S460= CP0.ASID=pid                                          CP0-Read-ASID(S411)
	S461= CP0.EPC=addr+4                                        CP0-Read-EPC(S412)
	S462= PC.CIA=addr                                           PC-Out(S419)
	S463= PC.CIA31_28=addr[31:28]                               PC-Out(S419)
	S464= IR_ID.Out={1,rs,12,imm}                               IR-Out(S426)
	S465= IR_ID.Out31_26=1                                      IR-Out(S426)
	S466= IR_ID.Out25_21=rs                                     IR-Out(S426)
	S467= IR_ID.Out20_16=12                                     IR-Out(S426)
	S468= IR_ID.Out15_0=imm                                     IR-Out(S426)
	S469= A_EX.Out=FU(a)                                        A_EX-Out(S433)
	S470= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S433)
	S471= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S433)
	S472= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S435)
	S473= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S435)
	S474= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S435)
	S475= IR_EX.Out={1,rs,12,imm}                               IR_EX-Out(S437)
	S476= IR_EX.Out31_26=1                                      IR_EX-Out(S437)
	S477= IR_EX.Out25_21=rs                                     IR_EX-Out(S437)
	S478= IR_EX.Out20_16=12                                     IR_EX-Out(S437)
	S479= IR_EX.Out15_0=imm                                     IR_EX-Out(S437)
	S480= ConditionReg_MEM.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S439)
	S481= ConditionReg_MEM.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S439)
	S482= ConditionReg_MEM.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S439)
	S483= IR_MEM.Out={1,rs,12,imm}                              IR_MEM-Out(S441)
	S484= IR_MEM.Out31_26=1                                     IR_MEM-Out(S441)
	S485= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S441)
	S486= IR_MEM.Out20_16=12                                    IR_MEM-Out(S441)
	S487= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S441)
	S488= PIDReg.Out=pid                                        PIDReg-Out(S443)
	S489= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S443)
	S490= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S443)
	S491= IR_DMMU1.Out={1,rs,12,imm}                            IR_DMMU1-Out(S445)
	S492= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S445)
	S493= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S445)
	S494= IR_DMMU1.Out20_16=12                                  IR_DMMU1-Out(S445)
	S495= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S445)
	S496= IR_WB.Out={1,rs,12,imm}                               IR-Out(S447)
	S497= IR_WB.Out31_26=1                                      IR-Out(S447)
	S498= IR_WB.Out25_21=rs                                     IR-Out(S447)
	S499= IR_WB.Out20_16=12                                     IR-Out(S447)
	S500= IR_WB.Out15_0=imm                                     IR-Out(S447)
	S501= ConditionReg_DMMU1.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S453)
	S502= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S453)
	S503= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S453)
	S504= ConditionReg_WB.Out=CompareS(FU(a),{16{imm[15]},imm}) ConditionReg_WB-Out(S455)
	S505= ConditionReg_WB.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S455)
	S506= ConditionReg_WB.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S455)
	S507= IR_DMMU2.Out={1,rs,12,imm}                            IR_DMMU2-Out(S457)
	S508= IR_DMMU2.Out31_26=1                                   IR_DMMU2-Out(S457)
	S509= IR_DMMU2.Out25_21=rs                                  IR_DMMU2-Out(S457)
	S510= IR_DMMU2.Out20_16=12                                  IR_DMMU2-Out(S457)
	S511= IR_DMMU2.Out15_0=imm                                  IR_DMMU2-Out(S457)
	S512= ConditionReg_DMMU2.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Out(S459)
	S513= ConditionReg_DMMU2.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU2-Out(S459)
	S514= ConditionReg_DMMU2.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU2-Out(S459)
	S515= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F265)
	S516= FU.IR_DMMU2={1,rs,12,imm}                             Path(S507,S515)
	S517= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F266)
	S518= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F267)
	S519= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F268)
	S520= CU_DMMU2.Op=1                                         Path(S508,S519)
	S521= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F269)
	S522= CU_DMMU2.IRFunc1=12                                   Path(S510,S521)
	S523= IR_DMMU2.Out=>IR_WB.In                                Premise(F270)
	S524= IR_WB.In={1,rs,12,imm}                                Path(S507,S523)
	S525= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F271)
	S526= ConditionReg_WB.In=CompareS(FU(a),{16{imm[15]},imm})  Path(S512,S525)
	S527= FU.InDMMU2_WReg=5'b00000                              Premise(F272)
	S528= CtrlASIDIn=0                                          Premise(F273)
	S529= CtrlCP0=0                                             Premise(F274)
	S530= CP0[ASID]=pid                                         CP0-Hold(S411,S529)
	S531= CP0[EPC]=addr+4                                       CP0-Hold(S412,S529)
	S532= CP0[ExCode]=5'h0d                                     CP0-Hold(S413,S529)
	S533= CtrlEPCIn=0                                           Premise(F275)
	S534= CtrlExCodeIn=0                                        Premise(F276)
	S535= CtrlIMMU=0                                            Premise(F277)
	S536= CtrlPC=0                                              Premise(F278)
	S537= CtrlPCInc=0                                           Premise(F279)
	S538= PC[CIA]=addr                                          PC-Hold(S419,S537)
	S539= CtrlIAddrReg=0                                        Premise(F280)
	S540= CtrlICache=0                                          Premise(F281)
	S541= ICache[addr]={1,rs,12,imm}                            ICache-Hold(S422,S540)
	S542= CtrlIR_IMMU=0                                         Premise(F282)
	S543= CtrlICacheReg=0                                       Premise(F283)
	S544= CtrlIR_ID=0                                           Premise(F284)
	S545= [IR_ID]={1,rs,12,imm}                                 IR_ID-Hold(S426,S544)
	S546= CtrlIMem=0                                            Premise(F285)
	S547= IMem[{pid,addr}]={1,rs,12,imm}                        IMem-Hold(S428,S546)
	S548= CtrlIRMux=0                                           Premise(F286)
	S549= CtrlGPR=0                                             Premise(F287)
	S550= GPR[rs]=a                                             GPR-Hold(S431,S549)
	S551= CtrlA_EX=0                                            Premise(F288)
	S552= [A_EX]=FU(a)                                          A_EX-Hold(S433,S551)
	S553= CtrlB_EX=0                                            Premise(F289)
	S554= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S435,S553)
	S555= CtrlIR_EX=0                                           Premise(F290)
	S556= [IR_EX]={1,rs,12,imm}                                 IR_EX-Hold(S437,S555)
	S557= CtrlConditionReg_MEM=0                                Premise(F291)
	S558= [ConditionReg_MEM]=CompareS(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S439,S557)
	S559= CtrlIR_MEM=0                                          Premise(F292)
	S560= [IR_MEM]={1,rs,12,imm}                                IR_MEM-Hold(S441,S559)
	S561= CtrlPIDReg=0                                          Premise(F293)
	S562= [PIDReg]=pid                                          PIDReg-Hold(S443,S561)
	S563= CtrlIR_DMMU1=0                                        Premise(F294)
	S564= [IR_DMMU1]={1,rs,12,imm}                              IR_DMMU1-Hold(S445,S563)
	S565= CtrlIR_WB=1                                           Premise(F295)
	S566= [IR_WB]={1,rs,12,imm}                                 IR_WB-Write(S524,S565)
	S567= CtrlA_MEM=0                                           Premise(F296)
	S568= CtrlA_WB=0                                            Premise(F297)
	S569= CtrlB_MEM=0                                           Premise(F298)
	S570= CtrlB_WB=0                                            Premise(F299)
	S571= CtrlConditionReg_DMMU1=0                              Premise(F300)
	S572= [ConditionReg_DMMU1]=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S453,S571)
	S573= CtrlConditionReg_WB=1                                 Premise(F301)
	S574= [ConditionReg_WB]=CompareS(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Write(S526,S573)
	S575= CtrlIR_DMMU2=0                                        Premise(F302)
	S576= [IR_DMMU2]={1,rs,12,imm}                              IR_DMMU2-Hold(S457,S575)
	S577= CtrlConditionReg_DMMU2=0                              Premise(F303)
	S578= [ConditionReg_DMMU2]=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S459,S577)

WB	S579= CP0.ASID=pid                                          CP0-Read-ASID(S530)
	S580= CP0.EPC=addr+4                                        CP0-Read-EPC(S531)
	S581= PC.CIA=addr                                           PC-Out(S538)
	S582= PC.CIA31_28=addr[31:28]                               PC-Out(S538)
	S583= IR_ID.Out={1,rs,12,imm}                               IR-Out(S545)
	S584= IR_ID.Out31_26=1                                      IR-Out(S545)
	S585= IR_ID.Out25_21=rs                                     IR-Out(S545)
	S586= IR_ID.Out20_16=12                                     IR-Out(S545)
	S587= IR_ID.Out15_0=imm                                     IR-Out(S545)
	S588= A_EX.Out=FU(a)                                        A_EX-Out(S552)
	S589= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S552)
	S590= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S552)
	S591= B_EX.Out={16{imm[15]},imm}                            B_EX-Out(S554)
	S592= B_EX.Out1_0={{16{imm[15]},imm}}[1:0]                  B_EX-Out(S554)
	S593= B_EX.Out4_0={{16{imm[15]},imm}}[4:0]                  B_EX-Out(S554)
	S594= IR_EX.Out={1,rs,12,imm}                               IR_EX-Out(S556)
	S595= IR_EX.Out31_26=1                                      IR_EX-Out(S556)
	S596= IR_EX.Out25_21=rs                                     IR_EX-Out(S556)
	S597= IR_EX.Out20_16=12                                     IR_EX-Out(S556)
	S598= IR_EX.Out15_0=imm                                     IR_EX-Out(S556)
	S599= ConditionReg_MEM.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_MEM-Out(S558)
	S600= ConditionReg_MEM.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_MEM-Out(S558)
	S601= ConditionReg_MEM.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_MEM-Out(S558)
	S602= IR_MEM.Out={1,rs,12,imm}                              IR_MEM-Out(S560)
	S603= IR_MEM.Out31_26=1                                     IR_MEM-Out(S560)
	S604= IR_MEM.Out25_21=rs                                    IR_MEM-Out(S560)
	S605= IR_MEM.Out20_16=12                                    IR_MEM-Out(S560)
	S606= IR_MEM.Out15_0=imm                                    IR_MEM-Out(S560)
	S607= PIDReg.Out=pid                                        PIDReg-Out(S562)
	S608= PIDReg.Out1_0={pid}[1:0]                              PIDReg-Out(S562)
	S609= PIDReg.Out4_0={pid}[4:0]                              PIDReg-Out(S562)
	S610= IR_DMMU1.Out={1,rs,12,imm}                            IR_DMMU1-Out(S564)
	S611= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S564)
	S612= IR_DMMU1.Out25_21=rs                                  IR_DMMU1-Out(S564)
	S613= IR_DMMU1.Out20_16=12                                  IR_DMMU1-Out(S564)
	S614= IR_DMMU1.Out15_0=imm                                  IR_DMMU1-Out(S564)
	S615= IR_WB.Out={1,rs,12,imm}                               IR-Out(S566)
	S616= IR_WB.Out31_26=1                                      IR-Out(S566)
	S617= IR_WB.Out25_21=rs                                     IR-Out(S566)
	S618= IR_WB.Out20_16=12                                     IR-Out(S566)
	S619= IR_WB.Out15_0=imm                                     IR-Out(S566)
	S620= ConditionReg_DMMU1.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Out(S572)
	S621= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU1-Out(S572)
	S622= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU1-Out(S572)
	S623= ConditionReg_WB.Out=CompareS(FU(a),{16{imm[15]},imm}) ConditionReg_WB-Out(S574)
	S624= ConditionReg_WB.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_WB-Out(S574)
	S625= ConditionReg_WB.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_WB-Out(S574)
	S626= IR_DMMU2.Out={1,rs,12,imm}                            IR_DMMU2-Out(S576)
	S627= IR_DMMU2.Out31_26=1                                   IR_DMMU2-Out(S576)
	S628= IR_DMMU2.Out25_21=rs                                  IR_DMMU2-Out(S576)
	S629= IR_DMMU2.Out20_16=12                                  IR_DMMU2-Out(S576)
	S630= IR_DMMU2.Out15_0=imm                                  IR_DMMU2-Out(S576)
	S631= ConditionReg_DMMU2.Out=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Out(S578)
	S632= ConditionReg_DMMU2.Out1_0={CompareS(FU(a),{16{imm[15]},imm})}[1:0]ConditionReg_DMMU2-Out(S578)
	S633= ConditionReg_DMMU2.Out4_0={CompareS(FU(a),{16{imm[15]},imm})}[4:0]ConditionReg_DMMU2-Out(S578)
	S634= IR_WB.Out=>FU.IR_WB                                   Premise(F304)
	S635= FU.IR_WB={1,rs,12,imm}                                Path(S615,S634)
	S636= IR_WB.Out31_26=>CU_WB.Op                              Premise(F305)
	S637= CU_WB.Op=1                                            Path(S616,S636)
	S638= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F306)
	S639= CU_WB.IRFunc1=12                                      Path(S618,S638)
	S640= FU.InWB_WReg=5'b00000                                 Premise(F307)
	S641= CtrlASIDIn=0                                          Premise(F308)
	S642= CtrlCP0=0                                             Premise(F309)
	S643= CP0[ASID]=pid                                         CP0-Hold(S530,S642)
	S644= CP0[EPC]=addr+4                                       CP0-Hold(S531,S642)
	S645= CP0[ExCode]=5'h0d                                     CP0-Hold(S532,S642)
	S646= CtrlEPCIn=0                                           Premise(F310)
	S647= CtrlExCodeIn=0                                        Premise(F311)
	S648= CtrlIMMU=0                                            Premise(F312)
	S649= CtrlPC=0                                              Premise(F313)
	S650= CtrlPCInc=0                                           Premise(F314)
	S651= PC[CIA]=addr                                          PC-Hold(S538,S650)
	S652= CtrlIAddrReg=0                                        Premise(F315)
	S653= CtrlICache=0                                          Premise(F316)
	S654= ICache[addr]={1,rs,12,imm}                            ICache-Hold(S541,S653)
	S655= CtrlIR_IMMU=0                                         Premise(F317)
	S656= CtrlICacheReg=0                                       Premise(F318)
	S657= CtrlIR_ID=0                                           Premise(F319)
	S658= [IR_ID]={1,rs,12,imm}                                 IR_ID-Hold(S545,S657)
	S659= CtrlIMem=0                                            Premise(F320)
	S660= IMem[{pid,addr}]={1,rs,12,imm}                        IMem-Hold(S547,S659)
	S661= CtrlIRMux=0                                           Premise(F321)
	S662= CtrlGPR=0                                             Premise(F322)
	S663= GPR[rs]=a                                             GPR-Hold(S550,S662)
	S664= CtrlA_EX=0                                            Premise(F323)
	S665= [A_EX]=FU(a)                                          A_EX-Hold(S552,S664)
	S666= CtrlB_EX=0                                            Premise(F324)
	S667= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S554,S666)
	S668= CtrlIR_EX=0                                           Premise(F325)
	S669= [IR_EX]={1,rs,12,imm}                                 IR_EX-Hold(S556,S668)
	S670= CtrlConditionReg_MEM=0                                Premise(F326)
	S671= [ConditionReg_MEM]=CompareS(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S558,S670)
	S672= CtrlIR_MEM=0                                          Premise(F327)
	S673= [IR_MEM]={1,rs,12,imm}                                IR_MEM-Hold(S560,S672)
	S674= CtrlPIDReg=0                                          Premise(F328)
	S675= [PIDReg]=pid                                          PIDReg-Hold(S562,S674)
	S676= CtrlIR_DMMU1=0                                        Premise(F329)
	S677= [IR_DMMU1]={1,rs,12,imm}                              IR_DMMU1-Hold(S564,S676)
	S678= CtrlIR_WB=0                                           Premise(F330)
	S679= [IR_WB]={1,rs,12,imm}                                 IR_WB-Hold(S566,S678)
	S680= CtrlA_MEM=0                                           Premise(F331)
	S681= CtrlA_WB=0                                            Premise(F332)
	S682= CtrlB_MEM=0                                           Premise(F333)
	S683= CtrlB_WB=0                                            Premise(F334)
	S684= CtrlConditionReg_DMMU1=0                              Premise(F335)
	S685= [ConditionReg_DMMU1]=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S572,S684)
	S686= CtrlConditionReg_WB=0                                 Premise(F336)
	S687= [ConditionReg_WB]=CompareS(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S574,S686)
	S688= CtrlIR_DMMU2=0                                        Premise(F337)
	S689= [IR_DMMU2]={1,rs,12,imm}                              IR_DMMU2-Hold(S576,S688)
	S690= CtrlConditionReg_DMMU2=0                              Premise(F338)
	S691= [ConditionReg_DMMU2]=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S578,S690)

POST	S643= CP0[ASID]=pid                                         CP0-Hold(S530,S642)
	S644= CP0[EPC]=addr+4                                       CP0-Hold(S531,S642)
	S645= CP0[ExCode]=5'h0d                                     CP0-Hold(S532,S642)
	S651= PC[CIA]=addr                                          PC-Hold(S538,S650)
	S654= ICache[addr]={1,rs,12,imm}                            ICache-Hold(S541,S653)
	S658= [IR_ID]={1,rs,12,imm}                                 IR_ID-Hold(S545,S657)
	S660= IMem[{pid,addr}]={1,rs,12,imm}                        IMem-Hold(S547,S659)
	S663= GPR[rs]=a                                             GPR-Hold(S550,S662)
	S665= [A_EX]=FU(a)                                          A_EX-Hold(S552,S664)
	S667= [B_EX]={16{imm[15]},imm}                              B_EX-Hold(S554,S666)
	S669= [IR_EX]={1,rs,12,imm}                                 IR_EX-Hold(S556,S668)
	S671= [ConditionReg_MEM]=CompareS(FU(a),{16{imm[15]},imm})  ConditionReg_MEM-Hold(S558,S670)
	S673= [IR_MEM]={1,rs,12,imm}                                IR_MEM-Hold(S560,S672)
	S675= [PIDReg]=pid                                          PIDReg-Hold(S562,S674)
	S677= [IR_DMMU1]={1,rs,12,imm}                              IR_DMMU1-Hold(S564,S676)
	S679= [IR_WB]={1,rs,12,imm}                                 IR_WB-Hold(S566,S678)
	S685= [ConditionReg_DMMU1]=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU1-Hold(S572,S684)
	S687= [ConditionReg_WB]=CompareS(FU(a),{16{imm[15]},imm})   ConditionReg_WB-Hold(S574,S686)
	S689= [IR_DMMU2]={1,rs,12,imm}                              IR_DMMU2-Hold(S576,S688)
	S691= [ConditionReg_DMMU2]=CompareS(FU(a),{16{imm[15]},imm})ConditionReg_DMMU2-Hold(S578,S690)

