                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module UART_Tx
UART_Tx
set_svf UART_Tx_DFT.svf
1
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/Assignments/UART_TX/std_lib
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Assignments/UART_TX/std_lib
lappend search_path /home/IC/Assignments/UART_TX/5_dft/DFT_RTL
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Assignments/UART_TX/std_lib /home/IC/Assignments/UART_TX/5_dft/DFT_RTL
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
read_file -format $file_format FSM_Controller.v
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/FSM_Controller.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/UART_TX/5_dft/DFT_RTL/FSM_Controller.v

Statistics for case statements in always block at line 30 in file
	'/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/FSM_Controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            31            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 78 in file
	'/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/FSM_Controller.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            82            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine FSM_controller line 21 in file
		'/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/FSM_Controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  current_state_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/FSM_controller.db:FSM_controller'
Loaded 1 design.
Current design is 'FSM_controller'.
FSM_controller
read_file -format $file_format Parity.v
Loading verilog file '/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/Parity.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/UART_TX/5_dft/DFT_RTL/Parity.v

Inferred memory devices in process
	in routine Parity_calc line 12 in file
		'/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/Parity.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  internal_reg_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/Parity_calc.db:Parity_calc'
Loaded 1 design.
Current design is 'Parity_calc'.
Parity_calc
read_file -format $file_format Serializer.v
Loading verilog file '/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/Serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/UART_TX/5_dft/DFT_RTL/Serializer.v

Inferred memory devices in process
	in routine serializer line 17 in file
		'/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   serial_out_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    data_reg_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Counter_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/serializer.db:serializer'
Loaded 1 design.
Current design is 'serializer'.
serializer
read_file -format $file_format Top_Module.v
Loading verilog file '/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/Top_Module.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Assignments/UART_TX/5_dft/DFT_RTL/Top_Module.v

Statistics for case statements in always block at line 35 in file
	'/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/Top_Module.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            36            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Current design is now '/home/IC/Assignments/UART_TX/5_dft/DFT_RTL/UART_Tx.db:UART_Tx'
Loaded 1 design.
Current design is 'UART_Tx'.
UART_Tx
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'UART_Tx'.
{UART_Tx}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'UART_Tx'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (4 designs)               /home/IC/Assignments/UART_TX/5_dft/DFT_RTL/UART_Tx.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Fri Aug  2 05:56:03 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      4
    Unconnected ports (LINT-28)                                     4

Cells                                                               1
    Cells do not drive (LINT-1)                                     1
--------------------------------------------------------------------------------

Warning: In design 'serializer', cell 'C120' does not drive any nets. (LINT-1)
Warning: In design 'UART_Tx', port 'scan_enable' is not connected to any nets. (LINT-28)
Warning: In design 'UART_Tx', port 'scan_input' is not connected to any nets. (LINT-28)
Warning: In design 'UART_Tx', port 'scan_output' is not connected to any nets. (LINT-28)
Warning: In design 'Parity_calc', port 'Data_valid' is not connected to any nets. (LINT-28)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
#################################################################################### 
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
## Main Clock
set CLK_NAME CLK
set CLK_PER 8680.6
set CLK_SETUP_SKEW 0.25
set CLK_HOLD_SKEW 0.25
set CLK_LAT 0
set CLK_RISE 0.1
set CLK_FALL 0.1
create_clock -name $CLK_NAME -period $CLK_PER -waveform "0 [expr $CLK_PER/2]" [get_ports CLK]
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks $CLK_NAME]
set_clock_uncertainty -hold $CLK_HOLD_SKEW  [get_clocks $CLK_NAME]
set_clock_transition -rise $CLK_RISE  [get_clocks $CLK_NAME]
set_clock_transition -fall $CLK_FALL  [get_clocks $CLK_NAME]
set_clock_latency $CLK_LAT [get_clocks $CLK_NAME]
set_dont_touch_network "$CLK_NAME"
## Scan Clock
set SCAN_CLK_NAME "SCAN_CLK"
set SCAN_CLK_PER 10000
set SCAN_CLK_SETUP_SKEW 0.025
set SCAN_CLK_HOLD_SKEW 0.01
set SCAN_CLK_LAT 0
set SCAN_CLK_RISE 0
set SCAN_CLK_FALL 0
create_clock -name $SCAN_CLK_NAME -period $SCAN_CLK_PER [get_ports scan_clk]
set_clock_uncertainty -setup $SCAN_CLK_SETUP_SKEW [get_clocks $SCAN_CLK_NAME]
set_clock_uncertainty -hold $SCAN_CLK_HOLD_SKEW  [get_clocks $SCAN_CLK_NAME]
set_clock_transition -rise $SCAN_CLK_RISE  [get_clocks $SCAN_CLK_NAME]
set_clock_transition -fall $SCAN_CLK_FALL  [get_clocks $SCAN_CLK_NAME]
set_clock_latency $SCAN_CLK_LAT [get_clocks $SCAN_CLK_NAME]
set_dont_touch_network "$SCAN_CLK_NAME"
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 3 : #set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.3*$CLK_PER]
set out_delay [expr 0.3*$CLK_PER]
#Constrain Input Paths
set input_src_list [list "P_data" "Data_valid" "PAR_TYP"  "PAR_EN"]
set_input_delay $in_delay -clock $CLK_NAME [get_port $input_src_list]
#Constrain Scan Input Paths
set scanIN_src_list [list "testmode" "scan_clk" "scan_rst" "scan_input" "scan_enable"]
set_input_delay $in_delay -clock $SCAN_CLK_NAME [get_port $scanIN_src_list]
#Constrain Output Paths
set output_src_list [list "Tx_out" "Busy"]
set_output_delay $out_delay -clock $CLK_NAME [get_port $output_src_list]
#Constrain Scan Output Paths
set scanOUT_src_list "scan_output"
set_output_delay $out_delay -clock $SCAN_CLK_NAME [get_port $scanOUT_src_list]
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
#functional ports
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port CLK]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port rst]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports $input_src_list]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
#scan ports
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports $scanIN_src_list]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
#functional ports
set_load 0.1  [get_ports $output_src_list]
#scan ports
set_load 0.1  [get_ports $scanOUT_src_list]
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : Case Analysis ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks $CLK_NAME] -group [get_clocks $SCAN_CLK_NAME]
####################################################################################
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -max_length 100 -clock_mixing no_mix -style multiplexed_flip_flop -replace true
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 5 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART_Tx has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'FSM_controller'
  Processing 'Parity_calc'
  Processing 'serializer'
  Processing 'UART_Tx'

  Updating timing information
Information: Updating design information... (UID-85)
Information: There are 28 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'serializer_DW01_inc_0'
Information: There are 28 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    2781.7      0.00       0.0       0.0                          
    0:00:02    2781.7      0.00       0.0       0.0                          
    0:00:02    2781.7      0.00       0.0       0.0                          
    0:00:02    2781.7      0.00       0.0       0.0                          
    0:00:02    2781.7      0.00       0.0       0.0                          
    0:00:02    1514.4      0.00       0.0       0.0                          
    0:00:02    1514.4      0.00       0.0       0.0                          
    0:00:02    1514.4      0.00       0.0       0.0                          
    0:00:02    1514.4      0.00       0.0       0.0                          
    0:00:02    1514.4      0.00       0.0       0.0                          
    0:00:02    1514.4      0.00       0.0       0.0                          
    0:00:02    1514.4      0.00       0.0       0.0                          
    0:00:02    1514.4      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    1514.4      0.00       0.0       0.0                          
    0:00:02    1514.4      0.00       0.0       0.0                          
    0:00:03    1509.7      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03    1509.7      0.00       0.0       0.0                          
    0:00:03    1509.7      0.00       0.0       0.0                          
    0:00:03    1507.4      0.00       0.0       0.0                          
    0:00:03    1507.4      0.00       0.0       0.0                          
    0:00:03    1507.4      0.00       0.0       0.0                          
    0:00:03    1507.4      0.00       0.0       0.0                          
    0:00:03    1507.4      0.00       0.0       0.0                          
    0:00:03    1507.4      0.00       0.0       0.0                          
    0:00:03    1507.4      0.00       0.0       0.0                          
    0:00:03    1507.4      0.00       0.0       0.0                          
    0:00:03    1507.4      0.00       0.0       0.0                          
    0:00:03    1507.4      0.00       0.0       0.0                          
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports testmode] -type Constant    -view existing_dft -active_state 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports testmode] -type TestMode    -view spec 	-active_state 1
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_enable] 	   -type ScanEnable  -view spec 	-active_state 1 -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_input] 	   -type ScanDataIn  -view spec 	
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports scan_output] 	   -type ScanDataOut -view spec 	
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #####################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port scan_clk (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port scan_rst. (TEST-266)
1
###################### Pre-DFT Design Rule Checking ####################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled
Information: There are 28 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 28 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  28 cells are valid scan cells
         ser_block/data_reg_reg[6]
         ser_block/data_reg_reg[5]
         ser_block/data_reg_reg[4]
         ser_block/data_reg_reg[3]
         ser_block/data_reg_reg[2]
         ser_block/data_reg_reg[1]
         ser_block/data_reg_reg[0]
         ser_block/data_reg_reg[7]
         ser_block/Counter_reg[0]
         ser_block/Counter_reg[7]
         ser_block/Counter_reg[3]
         ser_block/Counter_reg[1]
         ser_block/Counter_reg[2]
         ser_block/Counter_reg[6]
         ser_block/Counter_reg[4]
         ser_block/Counter_reg[5]
         ser_block/serial_out_reg
         parity_block/internal_reg_reg[5]
         parity_block/internal_reg_reg[1]
         parity_block/internal_reg_reg[4]
         parity_block/internal_reg_reg[0]
         parity_block/internal_reg_reg[3]
         parity_block/internal_reg_reg[6]
         parity_block/internal_reg_reg[2]
         parity_block/internal_reg_reg[7]
         FSM_control_block/current_state_reg[0]
         FSM_control_block/current_state_reg[2]
         FSM_control_block/current_state_reg[1]

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : UART_Tx
Version: K-2015.06
Date   : Fri Aug  2 05:56:19 2024
****************************************

Number of chains: 1
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        scan_input -->  scan_output           28   FSM_control_block/current_state_reg[0]
                            (scan_clk, 30.0, rising) 
1
############################# Insert DFT ###############################
insert_dft
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Information: There are 28 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
######################## Optimize Logic post DFT #######################
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART_Tx has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:02    1507.4      0.00       0.0       0.0                          
    0:00:02    1507.4      0.00       0.0       0.0                          
    0:00:02    1507.4      0.00       0.0       0.0                          
    0:00:02    1507.4      0.00       0.0       0.0                          
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Assignments/UART_TX/std_lib/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate 
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
  DRC Report

  Total violations: 0

-----------------------------------------------------------------


Test Design rule checking did not find violations

-----------------------------------------------------------------
  Sequential Cell Report

  0 out of 28 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITHOUT VIOLATIONS
      *  28 cells are valid scan cells
         ser_block/data_reg_reg[6]
         ser_block/data_reg_reg[5]
         ser_block/data_reg_reg[4]
         ser_block/data_reg_reg[3]
         ser_block/data_reg_reg[2]
         ser_block/data_reg_reg[1]
         ser_block/data_reg_reg[0]
         ser_block/data_reg_reg[7]
         ser_block/Counter_reg[0]
         ser_block/Counter_reg[7]
         ser_block/Counter_reg[3]
         ser_block/Counter_reg[1]
         ser_block/Counter_reg[2]
         ser_block/Counter_reg[6]
         ser_block/Counter_reg[4]
         ser_block/Counter_reg[5]
         ser_block/serial_out_reg
         parity_block/internal_reg_reg[5]
         parity_block/internal_reg_reg[1]
         parity_block/internal_reg_reg[4]
         parity_block/internal_reg_reg[0]
         parity_block/internal_reg_reg[3]
         parity_block/internal_reg_reg[6]
         parity_block/internal_reg_reg[2]
         parity_block/internal_reg_reg[7]
         FSM_control_block/current_state_reg[0]
         FSM_control_block/current_state_reg[2]
         FSM_control_block/current_state_reg[1]

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 930 faults were added to fault list.
 0             617     65         0/0/0    91.83%      0.00
 0              58      1         2/0/0    98.70%      0.00
 0               0      0         3/0/0    98.81%      0.00
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT        912
 Possibly detected                PT          0
 Undetectable                     UD          7
 ATPG untestable                  AU         11
 Not detected                     ND          0
 -----------------------------------------------
 total faults                               930
 test coverage                            98.81%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out Design after initial compile
#############################################################################
#Avoid Writing assign statements in the netlist
change_name -hier -rule verilog
1
write_file -format verilog -hierarchy -output ALU_dft.v
Writing verilog file '/home/IC/Assignments/UART_TX/5_dft/ALU_dft.v'.
1
set_svf -off
1
####################### reporting ##########################################
cd reports
report_area -hierarchy > area_dft.rpt
report_power -hierarchy > power_dft.rpt
report_timing -delay_type min > hold_dft.rpt
report_timing -delay_type max > setup_dft.rpt
report_clock -attributes > clocks_dft.rpt
report_constraint -all_violators > constraints_dft.rpt
cd ..
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 303 Mbytes.
Memory usage for this session 303 Mbytes.
CPU usage for this session 11 seconds ( 0.00 hours ).

Thank you...
