; ModuleID = 'bk7wsopgza5jc3adhggt6lqfb'
source_filename = "bk7wsopgza5jc3adhggt6lqfb"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_9cd10b5e36852d7e733992f2bdbb38d4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00,\00\00\00\05\00\00\00" }>, align 8
@alloc_782debb62b090b525a0675df684f112c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00-\00\00\00\05\00\00\00" }>, align 8
@alloc_ebb1f46e138a3d4c2b6891a66cb06229 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\000\00\00\00\0A\00\00\00" }>, align 8
@alloc_7830c888f7e3366782590f9eab6adbed = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00.\00\00\00\05\00\00\00" }>, align 8
@alloc_422f4cb4b4e7d9533586555ac9a0fee1 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\003\00\00\00\08\00\00\00" }>, align 8
@alloc_4fcd05f532518444ab81013c4ebdb1f3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00:\00\00\00\0D\00\00\00" }>, align 8
@alloc_ee7cb415bcc6b371c7bf70293b000108 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00>\00\00\00\0C\00\00\00" }>, align 8
@alloc_f3ea51a1e0221163c8528643a2456c05 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00B\00\00\00\0D\00\00\00" }>, align 8
@alloc_8784666d14d26745b93c1fe7a9c52522 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00B\00\00\00\19\00\00\00" }>, align 8
@alloc_b9f89588b5c398670791de052c8461bf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00F\00\00\00\05\00\00\00" }>, align 8
@alloc_2e7573748233a97fbdbe7efa8a117321 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00I\00\00\00\09\00\00\00" }>, align 8
@alloc_711d789038c6d9ff2d7ceeadb76e8092 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00J\00\00\00\0A\00\00\00" }>, align 8
@alloc_ee77b197ce841c113b18b9c150190dc5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00G\00\00\00\05\00\00\00" }>, align 8
@alloc_7b3cfcd865bbaf9aa55e165bfbe8d2ee = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00S\00\00\00\05\00\00\00" }>, align 8
@alloc_43af208ab6de759742b36a2835f92976 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00T\00\00\00\06\00\00\00" }>, align 8
@alloc_01c164d64b39a75abf0efb44e7168230 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00T\00\00\00\1A\00\00\00" }>, align 8
@alloc_0d39ba45476f75f650454625082e8099 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00T\00\00\00\05\00\00\00" }>, align 8
@alloc_bfe501948cdc2f1aaec5f60e51234efd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\\\00\00\00\16\00\00\00" }>, align 8
@alloc_1afd1e6a8d67fe170ce2f303c05db631 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00]\00\00\00\14\00\00\00" }>, align 8
@alloc_02a491e6a6ac09e3a7b94b7d5cba4310 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00]\00\00\00\09\00\00\00" }>, align 8
@alloc_505dca348bd2cf8e27af0ec399223840 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00^\00\00\00\11\00\00\00" }>, align 8
@alloc_41c3733695587231cf0982a7cc06ad02 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00^\00\00\00\10\00\00\00" }>, align 8
@alloc_af9944ea6fa397ba69678832a6b8b48f = private unnamed_addr constant [16 x i8] c"Stack is Empty\0A\00", align 1
@alloc_f34f9f0bf1e3f0e95c7f4b252c96ef70 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00g\00\00\00\11\00\00\00" }>, align 8
@alloc_9c49e57f1317ba2a83d3622baa4f899f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00g\00\00\00%\00\00\00" }>, align 8
@alloc_3f0d57d7530178370fbcb70690196195 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00g\00\00\00\10\00\00\00" }>, align 8
@alloc_2b59a6a3da55609659daea7b91ccd9ab = private unnamed_addr constant [15 x i8] c"Stack is Empty\00", align 1
@alloc_0f61e2b30829e89575ac4d78152a28c9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00m\00\00\00\0D\00\00\00" }>, align 8
@alloc_ceeedc4e53cdcd5b5656a381301c538d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00n\00\00\00\12\00\00\00" }>, align 8
@alloc_0882f91a599619b9fd464d5e2869844d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00u\00\00\00\0D\00\00\00" }>, align 8
@alloc_002f1bf9fde1a96c2beddd97d06a477b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00y\00\00\00\0C\00\00\00" }>, align 8
@alloc_8f8bf9c63d8e11d7dfd7c6743fca8233 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00}\00\00\00\0D\00\00\00" }>, align 8
@alloc_e19596ef73af789dbadb1998f61ff931 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00}\00\00\00)\00\00\00" }>, align 8
@alloc_b6fe3cd2e0115b56d59467e433fded7b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\82\00\00\00\0A\00\00\00" }>, align 8
@alloc_110e7b5083c51a712996e1361739408f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\83\00\00\00\10\00\00\00" }>, align 8
@alloc_b1e266f2dad429df751650a9fd51627c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\83\00\00\00,\00\00\00" }>, align 8
@alloc_ae0b8ed3567dec368b724502c6e62113 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\86\00\00\00\0E\00\00\00" }>, align 8
@alloc_7b3c506bf07d0589cf39de86b6a0b020 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\86\00\00\00\22\00\00\00" }>, align 8
@alloc_4007f9fb6d9fadc0bdb9dd6992b61d91 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\84\00\00\00\0E\00\00\00" }>, align 8
@alloc_b22d86c6e6153abed63fe73404dc6bd5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8C\00\00\00\10\00\00\00" }>, align 8
@alloc_010b28f0d5a1448e6cee22726f69d1cb = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8F\00\00\00\11\00\00\00" }>, align 8
@alloc_6d1f9d876bb4fa79d54a252d895f9e60 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\90\00\00\00\0D\00\00\00" }>, align 8
@alloc_f8998ed56f7bbca13a1c268a2e62a339 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\90\00\00\00#\00\00\00" }>, align 8
@alloc_645f077d7f05a638230e54f4fcbdc852 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\91\00\00\00\0D\00\00\00" }>, align 8
@alloc_a47402a159387a69e11b126c476cbf7f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\97\00\00\00\11\00\00\00" }>, align 8
@alloc_4949b33712781d6e2c71982ca5dad801 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\9B\00\00\00\11\00\00\00" }>, align 8
@alloc_153577ba8f98b271c09ac00094c72bfe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\A7\00\00\00\05\00\00\00" }>, align 8
@alloc_287850658f3050b9910a06eedc5db810 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\A8\00\00\00\05\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17h4aac76d528662449E() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h4ae827201dbef81cE"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #6
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h72aa662b64fdc200E"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h9a38bcc25ba7b4e0E"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hd4afb1018d9b1901E"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; Function Attrs: nounwind nonlazybind
define ptr @createStack(i32 %capacity) unnamed_addr #2 {
start:
  %_0 = alloca [8 x i8], align 8
  %_3 = call ptr @malloc(i64 16) #7
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_6 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h72aa662b64fdc200E"(ptr %_3) #7
  br i1 %_6, label %bb4, label %bb5

bb5:                                              ; preds = %start
  %_40 = ptrtoint ptr %_3 to i64
  %_43 = and i64 %_40, 7
  %_44 = icmp eq i64 %_43, 0
  br i1 %_44, label %bb17, label %panic

bb4:                                              ; preds = %start
  store ptr null, ptr %_0, align 8
  br label %bb12

bb17:                                             ; preds = %bb5
  %_46 = ptrtoint ptr %_3 to i64
  %_49 = icmp eq i64 %_46, 0
  %_50 = and i1 %_49, true
  %_51 = xor i1 %_50, true
  br i1 %_51, label %bb18, label %panic1

panic:                                            ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_40, ptr align 8 @alloc_9cd10b5e36852d7e733992f2bdbb38d4) #6
  unreachable

bb18:                                             ; preds = %bb17
  %0 = getelementptr inbounds i8, ptr %_3, i64 4
  store i32 %capacity, ptr %0, align 4
  %_34 = ptrtoint ptr %_3 to i64
  %_37 = and i64 %_34, 7
  %_38 = icmp eq i64 %_37, 0
  br i1 %_38, label %bb16, label %panic2

panic1:                                           ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9cd10b5e36852d7e733992f2bdbb38d4) #6
  unreachable

bb16:                                             ; preds = %bb18
  %_53 = ptrtoint ptr %_3 to i64
  %_56 = icmp eq i64 %_53, 0
  %_57 = and i1 %_56, true
  %_58 = xor i1 %_57, true
  br i1 %_58, label %bb19, label %panic3

panic2:                                           ; preds = %bb18
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_34, ptr align 8 @alloc_782debb62b090b525a0675df684f112c) #6
  unreachable

bb19:                                             ; preds = %bb16
  store i32 -1, ptr %_3, align 8
  %_28 = ptrtoint ptr %_3 to i64
  %_31 = and i64 %_28, 7
  %_32 = icmp eq i64 %_31, 0
  br i1 %_32, label %bb15, label %panic4

panic3:                                           ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_782debb62b090b525a0675df684f112c) #6
  unreachable

bb15:                                             ; preds = %bb19
  %_60 = ptrtoint ptr %_3 to i64
  %_63 = icmp eq i64 %_60, 0
  %_64 = and i1 %_63, true
  %_65 = xor i1 %_64, true
  br i1 %_65, label %bb20, label %panic5

panic4:                                           ; preds = %bb19
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_28, ptr align 8 @alloc_ebb1f46e138a3d4c2b6891a66cb06229) #6
  unreachable

bb20:                                             ; preds = %bb15
  %1 = getelementptr inbounds i8, ptr %_3, i64 4
  %_10 = load i32, ptr %1, align 4
  %_9 = sext i32 %_10 to i64
  %_0.i = mul i64 %_9, 4
  %_7 = call ptr @malloc(i64 %_0.i) #7
  %_22 = ptrtoint ptr %_3 to i64
  %_25 = and i64 %_22, 7
  %_26 = icmp eq i64 %_25, 0
  br i1 %_26, label %bb14, label %panic6

panic5:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ebb1f46e138a3d4c2b6891a66cb06229) #6
  unreachable

bb14:                                             ; preds = %bb20
  %_67 = ptrtoint ptr %_3 to i64
  %_70 = icmp eq i64 %_67, 0
  %_71 = and i1 %_70, true
  %_72 = xor i1 %_71, true
  br i1 %_72, label %bb21, label %panic7

panic6:                                           ; preds = %bb20
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_22, ptr align 8 @alloc_7830c888f7e3366782590f9eab6adbed) #6
  unreachable

bb21:                                             ; preds = %bb14
  %2 = getelementptr inbounds i8, ptr %_3, i64 8
  store ptr %_7, ptr %2, align 8
  %_16 = ptrtoint ptr %_3 to i64
  %_19 = and i64 %_16, 7
  %_20 = icmp eq i64 %_19, 0
  br i1 %_20, label %bb13, label %panic8

panic7:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7830c888f7e3366782590f9eab6adbed) #6
  unreachable

bb13:                                             ; preds = %bb21
  %_74 = ptrtoint ptr %_3 to i64
  %_77 = icmp eq i64 %_74, 0
  %_78 = and i1 %_77, true
  %_79 = xor i1 %_78, true
  br i1 %_79, label %bb22, label %panic9

panic8:                                           ; preds = %bb21
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_16, ptr align 8 @alloc_422f4cb4b4e7d9533586555ac9a0fee1) #6
  unreachable

bb22:                                             ; preds = %bb13
  %3 = getelementptr inbounds i8, ptr %_3, i64 8
  %_14 = load ptr, ptr %3, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_13 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h9a38bcc25ba7b4e0E"(ptr %_14) #7
  br i1 %_13, label %bb10, label %bb11

panic9:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_422f4cb4b4e7d9533586555ac9a0fee1) #6
  unreachable

bb11:                                             ; preds = %bb22
  store ptr %_3, ptr %_0, align 8
  br label %bb12

bb10:                                             ; preds = %bb22
  store ptr null, ptr %_0, align 8
  br label %bb12

bb12:                                             ; preds = %bb4, %bb10, %bb11
  %4 = load ptr, ptr %_0, align 8
  ret ptr %4
}

; Function Attrs: nounwind nonlazybind
define i32 @isEmpty(ptr %S) unnamed_addr #2 {
start:
  %_6 = ptrtoint ptr %S to i64
  %_9 = and i64 %_6, 7
  %_10 = icmp eq i64 %_9, 0
  br i1 %_10, label %bb1, label %panic

bb1:                                              ; preds = %start
  %_12 = ptrtoint ptr %S to i64
  %_15 = icmp eq i64 %_12, 0
  %_16 = and i1 %_15, true
  %_17 = xor i1 %_16, true
  br i1 %_17, label %bb2, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_6, ptr align 8 @alloc_4fcd05f532518444ab81013c4ebdb1f3) #6
  unreachable

bb2:                                              ; preds = %bb1
  %_3 = load i32, ptr %S, align 8
  %_2 = icmp eq i32 %_3, -1
  %_0 = zext i1 %_2 to i32
  ret i32 %_0

panic1:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4fcd05f532518444ab81013c4ebdb1f3) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @size(ptr %S) unnamed_addr #2 {
start:
  %_4 = ptrtoint ptr %S to i64
  %_7 = and i64 %_4, 7
  %_8 = icmp eq i64 %_7, 0
  br i1 %_8, label %bb1, label %panic

bb1:                                              ; preds = %start
  %_10 = ptrtoint ptr %S to i64
  %_13 = icmp eq i64 %_10, 0
  %_14 = and i1 %_13, true
  %_15 = xor i1 %_14, true
  br i1 %_15, label %bb2, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_4, ptr align 8 @alloc_ee7cb415bcc6b371c7bf70293b000108) #6
  unreachable

bb2:                                              ; preds = %bb1
  %_2 = load i32, ptr %S, align 8
  %_0 = add i32 %_2, 1
  ret i32 %_0

panic1:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ee7cb415bcc6b371c7bf70293b000108) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @isFull(ptr %S) unnamed_addr #2 {
start:
  %_13 = ptrtoint ptr %S to i64
  %_16 = and i64 %_13, 7
  %_17 = icmp eq i64 %_16, 0
  br i1 %_17, label %bb2, label %panic

bb2:                                              ; preds = %start
  %_19 = ptrtoint ptr %S to i64
  %_22 = icmp eq i64 %_19, 0
  %_23 = and i1 %_22, true
  %_24 = xor i1 %_23, true
  br i1 %_24, label %bb3, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_13, ptr align 8 @alloc_f3ea51a1e0221163c8528643a2456c05) #6
  unreachable

bb3:                                              ; preds = %bb2
  %_3 = load i32, ptr %S, align 8
  %_7 = ptrtoint ptr %S to i64
  %_10 = and i64 %_7, 7
  %_11 = icmp eq i64 %_10, 0
  br i1 %_11, label %bb1, label %panic2

panic1:                                           ; preds = %bb2
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f3ea51a1e0221163c8528643a2456c05) #6
  unreachable

bb1:                                              ; preds = %bb3
  %_26 = ptrtoint ptr %S to i64
  %_29 = icmp eq i64 %_26, 0
  %_30 = and i1 %_29, true
  %_31 = xor i1 %_30, true
  br i1 %_31, label %bb4, label %panic3

panic2:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_7, ptr align 8 @alloc_8784666d14d26745b93c1fe7a9c52522) #6
  unreachable

bb4:                                              ; preds = %bb1
  %0 = getelementptr inbounds i8, ptr %S, i64 4
  %_5 = load i32, ptr %0, align 4
  %_4 = sub i32 %_5, 1
  %_2 = icmp eq i32 %_3, %_4
  %_0 = zext i1 %_2 to i32
  ret i32 %_0

panic3:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8784666d14d26745b93c1fe7a9c52522) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @doubleStack(ptr %S) unnamed_addr #2 {
start:
  %_35 = ptrtoint ptr %S to i64
  %_38 = and i64 %_35, 7
  %_39 = icmp eq i64 %_38, 0
  br i1 %_39, label %bb8, label %panic

bb8:                                              ; preds = %start
  %_29 = ptrtoint ptr %S to i64
  %_32 = and i64 %_29, 7
  %_33 = icmp eq i64 %_32, 0
  br i1 %_33, label %bb7, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_35, ptr align 8 @alloc_b9f89588b5c398670791de052c8461bf) #6
  unreachable

bb7:                                              ; preds = %bb8
  %_48 = ptrtoint ptr %S to i64
  %_51 = icmp eq i64 %_48, 0
  %_52 = and i1 %_51, true
  %_53 = xor i1 %_52, true
  br i1 %_53, label %bb10, label %panic2

panic1:                                           ; preds = %bb8
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_29, ptr align 8 @alloc_b9f89588b5c398670791de052c8461bf) #6
  unreachable

bb10:                                             ; preds = %bb7
  %_41 = ptrtoint ptr %S to i64
  %_44 = icmp eq i64 %_41, 0
  %_45 = and i1 %_44, true
  %_46 = xor i1 %_45, true
  br i1 %_46, label %bb9, label %panic3

panic2:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b9f89588b5c398670791de052c8461bf) #6
  unreachable

bb9:                                              ; preds = %bb10
  %0 = getelementptr inbounds i8, ptr %S, i64 4
  %1 = getelementptr inbounds i8, ptr %S, i64 4
  %2 = load i32, ptr %1, align 4
  %3 = mul i32 %2, 2
  store i32 %3, ptr %0, align 4
  %_23 = ptrtoint ptr %S to i64
  %_26 = and i64 %_23, 7
  %_27 = icmp eq i64 %_26, 0
  br i1 %_27, label %bb6, label %panic4

panic3:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b9f89588b5c398670791de052c8461bf) #6
  unreachable

bb6:                                              ; preds = %bb9
  %_55 = ptrtoint ptr %S to i64
  %_58 = icmp eq i64 %_55, 0
  %_59 = and i1 %_58, true
  %_60 = xor i1 %_59, true
  br i1 %_60, label %bb11, label %panic5

panic4:                                           ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_23, ptr align 8 @alloc_2e7573748233a97fbdbe7efa8a117321) #6
  unreachable

bb11:                                             ; preds = %bb6
  %4 = getelementptr inbounds i8, ptr %S, i64 8
  %_4 = load ptr, ptr %4, align 8
  %_17 = ptrtoint ptr %S to i64
  %_20 = and i64 %_17, 7
  %_21 = icmp eq i64 %_20, 0
  br i1 %_21, label %bb5, label %panic6

panic5:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2e7573748233a97fbdbe7efa8a117321) #6
  unreachable

bb5:                                              ; preds = %bb11
  %_62 = ptrtoint ptr %S to i64
  %_65 = icmp eq i64 %_62, 0
  %_66 = and i1 %_65, true
  %_67 = xor i1 %_66, true
  br i1 %_67, label %bb12, label %panic7

panic6:                                           ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_17, ptr align 8 @alloc_711d789038c6d9ff2d7ceeadb76e8092) #6
  unreachable

bb12:                                             ; preds = %bb5
  %5 = getelementptr inbounds i8, ptr %S, i64 4
  %_7 = load i32, ptr %5, align 4
  %_6 = sext i32 %_7 to i64
  %_0.i = mul i64 %_6, 4
  %_2 = call ptr @realloc(ptr %_4, i64 %_0.i) #7
  %_11 = ptrtoint ptr %S to i64
  %_14 = and i64 %_11, 7
  %_15 = icmp eq i64 %_14, 0
  br i1 %_15, label %bb4, label %panic8

panic7:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_711d789038c6d9ff2d7ceeadb76e8092) #6
  unreachable

bb4:                                              ; preds = %bb12
  %_69 = ptrtoint ptr %S to i64
  %_72 = icmp eq i64 %_69, 0
  %_73 = and i1 %_72, true
  %_74 = xor i1 %_73, true
  br i1 %_74, label %bb13, label %panic9

panic8:                                           ; preds = %bb12
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_11, ptr align 8 @alloc_ee77b197ce841c113b18b9c150190dc5) #6
  unreachable

bb13:                                             ; preds = %bb4
  %6 = getelementptr inbounds i8, ptr %S, i64 8
  store ptr %_2, ptr %6, align 8
  ret void

panic9:                                           ; preds = %bb4
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ee77b197ce841c113b18b9c150190dc5) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @push(ptr %S, i32 %data) unnamed_addr #2 {
start:
  %_3 = call i32 @isFull(ptr %S) #7
  %0 = icmp eq i32 %_3, 0
  br i1 %0, label %bb3, label %bb2

bb3:                                              ; preds = %bb2, %start
  %_34 = ptrtoint ptr %S to i64
  %_37 = and i64 %_34, 7
  %_38 = icmp eq i64 %_37, 0
  br i1 %_38, label %bb9, label %panic

bb2:                                              ; preds = %start
  call void @doubleStack(ptr %S) #7
  br label %bb3

bb9:                                              ; preds = %bb3
  %_28 = ptrtoint ptr %S to i64
  %_31 = and i64 %_28, 7
  %_32 = icmp eq i64 %_31, 0
  br i1 %_32, label %bb8, label %panic1

panic:                                            ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_34, ptr align 8 @alloc_7b3cfcd865bbaf9aa55e165bfbe8d2ee) #6
  unreachable

bb8:                                              ; preds = %bb9
  %_47 = ptrtoint ptr %S to i64
  %_50 = icmp eq i64 %_47, 0
  %_51 = and i1 %_50, true
  %_52 = xor i1 %_51, true
  br i1 %_52, label %bb11, label %panic2

panic1:                                           ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_28, ptr align 8 @alloc_7b3cfcd865bbaf9aa55e165bfbe8d2ee) #6
  unreachable

bb11:                                             ; preds = %bb8
  %_40 = ptrtoint ptr %S to i64
  %_43 = icmp eq i64 %_40, 0
  %_44 = and i1 %_43, true
  %_45 = xor i1 %_44, true
  br i1 %_45, label %bb10, label %panic3

panic2:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7b3cfcd865bbaf9aa55e165bfbe8d2ee) #6
  unreachable

bb10:                                             ; preds = %bb11
  %1 = load i32, ptr %S, align 8
  %2 = add i32 %1, 1
  store i32 %2, ptr %S, align 8
  %_22 = ptrtoint ptr %S to i64
  %_25 = and i64 %_22, 7
  %_26 = icmp eq i64 %_25, 0
  br i1 %_26, label %bb7, label %panic4

panic3:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7b3cfcd865bbaf9aa55e165bfbe8d2ee) #6
  unreachable

bb7:                                              ; preds = %bb10
  %_54 = ptrtoint ptr %S to i64
  %_57 = icmp eq i64 %_54, 0
  %_58 = and i1 %_57, true
  %_59 = xor i1 %_58, true
  br i1 %_59, label %bb12, label %panic5

panic4:                                           ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_22, ptr align 8 @alloc_43af208ab6de759742b36a2835f92976) #6
  unreachable

bb12:                                             ; preds = %bb7
  %3 = getelementptr inbounds i8, ptr %S, i64 8
  %_6 = load ptr, ptr %3, align 8
  %_16 = ptrtoint ptr %S to i64
  %_19 = and i64 %_16, 7
  %_20 = icmp eq i64 %_19, 0
  br i1 %_20, label %bb6, label %panic6

panic5:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_43af208ab6de759742b36a2835f92976) #6
  unreachable

bb6:                                              ; preds = %bb12
  %_61 = ptrtoint ptr %S to i64
  %_64 = icmp eq i64 %_61, 0
  %_65 = and i1 %_64, true
  %_66 = xor i1 %_65, true
  br i1 %_66, label %bb13, label %panic7

panic6:                                           ; preds = %bb12
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_16, ptr align 8 @alloc_01c164d64b39a75abf0efb44e7168230) #6
  unreachable

bb13:                                             ; preds = %bb6
  %_8 = load i32, ptr %S, align 8
  %_7 = sext i32 %_8 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h4ae827201dbef81cE"(ptr %_6, i64 %_7, i64 4) #7
  %_0.i = getelementptr inbounds i32, ptr %_6, i64 %_7
  %_10 = ptrtoint ptr %_0.i to i64
  %_13 = and i64 %_10, 3
  %_14 = icmp eq i64 %_13, 0
  br i1 %_14, label %bb5, label %panic8

panic7:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_01c164d64b39a75abf0efb44e7168230) #6
  unreachable

bb5:                                              ; preds = %bb13
  %_68 = ptrtoint ptr %_0.i to i64
  %_71 = icmp eq i64 %_68, 0
  %_72 = and i1 %_71, true
  %_73 = xor i1 %_72, true
  br i1 %_73, label %bb14, label %panic9

panic8:                                           ; preds = %bb13
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_10, ptr align 8 @alloc_0d39ba45476f75f650454625082e8099) #6
  unreachable

bb14:                                             ; preds = %bb5
  store i32 %data, ptr %_0.i, align 4
  ret void

panic9:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0d39ba45476f75f650454625082e8099) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @pop(ptr %S) unnamed_addr #2 {
start:
  %_0 = alloca [4 x i8], align 4
  %_2 = call i32 @isEmpty(ptr %S) #7
  %0 = icmp eq i32 %_2, 0
  br i1 %0, label %bb4, label %bb2

bb4:                                              ; preds = %start
  %_39 = ptrtoint ptr %S to i64
  %_42 = and i64 %_39, 7
  %_43 = icmp eq i64 %_42, 0
  br i1 %_43, label %bb11, label %panic

bb2:                                              ; preds = %start
  %_3 = call i32 (ptr, ...) @printf(ptr @alloc_af9944ea6fa397ba69678832a6b8b48f) #7
  store i32 -2147483648, ptr %_0, align 4
  br label %bb6

bb11:                                             ; preds = %bb4
  %_45 = ptrtoint ptr %S to i64
  %_48 = icmp eq i64 %_45, 0
  %_49 = and i1 %_48, true
  %_50 = xor i1 %_49, true
  br i1 %_50, label %bb12, label %panic1

panic:                                            ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_39, ptr align 8 @alloc_bfe501948cdc2f1aaec5f60e51234efd) #6
  unreachable

bb12:                                             ; preds = %bb11
  %fresh0 = load i32, ptr %S, align 8
  %_33 = ptrtoint ptr %S to i64
  %_36 = and i64 %_33, 7
  %_37 = icmp eq i64 %_36, 0
  br i1 %_37, label %bb10, label %panic2

panic1:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_bfe501948cdc2f1aaec5f60e51234efd) #6
  unreachable

bb10:                                             ; preds = %bb12
  %_52 = ptrtoint ptr %S to i64
  %_55 = icmp eq i64 %_52, 0
  %_56 = and i1 %_55, true
  %_57 = xor i1 %_56, true
  br i1 %_57, label %bb13, label %panic3

panic2:                                           ; preds = %bb12
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_33, ptr align 8 @alloc_1afd1e6a8d67fe170ce2f303c05db631) #6
  unreachable

bb13:                                             ; preds = %bb10
  %_10 = load i32, ptr %S, align 8
  %_27 = ptrtoint ptr %S to i64
  %_30 = and i64 %_27, 7
  %_31 = icmp eq i64 %_30, 0
  br i1 %_31, label %bb9, label %panic4

panic3:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1afd1e6a8d67fe170ce2f303c05db631) #6
  unreachable

bb9:                                              ; preds = %bb13
  %_59 = ptrtoint ptr %S to i64
  %_62 = icmp eq i64 %_59, 0
  %_63 = and i1 %_62, true
  %_64 = xor i1 %_63, true
  br i1 %_64, label %bb14, label %panic5

panic4:                                           ; preds = %bb13
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_27, ptr align 8 @alloc_02a491e6a6ac09e3a7b94b7d5cba4310) #6
  unreachable

bb14:                                             ; preds = %bb9
  %1 = sub i32 %_10, 1
  store i32 %1, ptr %S, align 8
  %_21 = ptrtoint ptr %S to i64
  %_24 = and i64 %_21, 7
  %_25 = icmp eq i64 %_24, 0
  br i1 %_25, label %bb8, label %panic6

panic5:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_02a491e6a6ac09e3a7b94b7d5cba4310) #6
  unreachable

bb8:                                              ; preds = %bb14
  %_66 = ptrtoint ptr %S to i64
  %_69 = icmp eq i64 %_66, 0
  %_70 = and i1 %_69, true
  %_71 = xor i1 %_70, true
  br i1 %_71, label %bb15, label %panic7

panic6:                                           ; preds = %bb14
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_21, ptr align 8 @alloc_505dca348bd2cf8e27af0ec399223840) #6
  unreachable

bb15:                                             ; preds = %bb8
  %2 = getelementptr inbounds i8, ptr %S, i64 8
  %_12 = load ptr, ptr %2, align 8
  %_13 = sext i32 %fresh0 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h4ae827201dbef81cE"(ptr %_12, i64 %_13, i64 4) #7
  %_0.i = getelementptr inbounds i32, ptr %_12, i64 %_13
  %_15 = ptrtoint ptr %_0.i to i64
  %_18 = and i64 %_15, 3
  %_19 = icmp eq i64 %_18, 0
  br i1 %_19, label %bb7, label %panic8

panic7:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_505dca348bd2cf8e27af0ec399223840) #6
  unreachable

bb7:                                              ; preds = %bb15
  %_73 = ptrtoint ptr %_0.i to i64
  %_76 = icmp eq i64 %_73, 0
  %_77 = and i1 %_76, true
  %_78 = xor i1 %_77, true
  br i1 %_78, label %bb16, label %panic9

panic8:                                           ; preds = %bb15
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_15, ptr align 8 @alloc_41c3733695587231cf0982a7cc06ad02) #6
  unreachable

bb16:                                             ; preds = %bb7
  %3 = load i32, ptr %_0.i, align 4
  store i32 %3, ptr %_0, align 4
  br label %bb6

panic9:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_41c3733695587231cf0982a7cc06ad02) #6
  unreachable

bb6:                                              ; preds = %bb2, %bb16
  %4 = load i32, ptr %_0, align 4
  ret i32 %4
}

; Function Attrs: nounwind nonlazybind
define i32 @peek(ptr %S) unnamed_addr #2 {
start:
  %_0 = alloca [4 x i8], align 4
  %_2 = call i32 @isEmpty(ptr %S) #7
  %0 = icmp eq i32 %_2, 0
  br i1 %0, label %bb4, label %bb2

bb4:                                              ; preds = %start
  %_26 = ptrtoint ptr %S to i64
  %_29 = and i64 %_26, 7
  %_30 = icmp eq i64 %_29, 0
  br i1 %_30, label %bb9, label %panic

bb2:                                              ; preds = %start
  %_3 = call i32 (ptr, ...) @printf(ptr @alloc_2b59a6a3da55609659daea7b91ccd9ab) #7
  store i32 -2147483648, ptr %_0, align 4
  br label %bb6

bb9:                                              ; preds = %bb4
  %_32 = ptrtoint ptr %S to i64
  %_35 = icmp eq i64 %_32, 0
  %_36 = and i1 %_35, true
  %_37 = xor i1 %_36, true
  br i1 %_37, label %bb10, label %panic1

panic:                                            ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_26, ptr align 8 @alloc_f34f9f0bf1e3f0e95c7f4b252c96ef70) #6
  unreachable

bb10:                                             ; preds = %bb9
  %1 = getelementptr inbounds i8, ptr %S, i64 8
  %_10 = load ptr, ptr %1, align 8
  %_20 = ptrtoint ptr %S to i64
  %_23 = and i64 %_20, 7
  %_24 = icmp eq i64 %_23, 0
  br i1 %_24, label %bb8, label %panic2

panic1:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f34f9f0bf1e3f0e95c7f4b252c96ef70) #6
  unreachable

bb8:                                              ; preds = %bb10
  %_39 = ptrtoint ptr %S to i64
  %_42 = icmp eq i64 %_39, 0
  %_43 = and i1 %_42, true
  %_44 = xor i1 %_43, true
  br i1 %_44, label %bb11, label %panic3

panic2:                                           ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_20, ptr align 8 @alloc_9c49e57f1317ba2a83d3622baa4f899f) #6
  unreachable

bb11:                                             ; preds = %bb8
  %_12 = load i32, ptr %S, align 8
  %_11 = sext i32 %_12 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h4ae827201dbef81cE"(ptr %_10, i64 %_11, i64 4) #7
  %_0.i = getelementptr inbounds i32, ptr %_10, i64 %_11
  %_14 = ptrtoint ptr %_0.i to i64
  %_17 = and i64 %_14, 3
  %_18 = icmp eq i64 %_17, 0
  br i1 %_18, label %bb7, label %panic4

panic3:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9c49e57f1317ba2a83d3622baa4f899f) #6
  unreachable

bb7:                                              ; preds = %bb11
  %_46 = ptrtoint ptr %_0.i to i64
  %_49 = icmp eq i64 %_46, 0
  %_50 = and i1 %_49, true
  %_51 = xor i1 %_50, true
  br i1 %_51, label %bb12, label %panic5

panic4:                                           ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_14, ptr align 8 @alloc_3f0d57d7530178370fbcb70690196195) #6
  unreachable

bb12:                                             ; preds = %bb7
  %2 = load i32, ptr %_0.i, align 4
  store i32 %2, ptr %_0, align 4
  br label %bb6

panic5:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_3f0d57d7530178370fbcb70690196195) #6
  unreachable

bb6:                                              ; preds = %bb2, %bb12
  %3 = load i32, ptr %_0, align 4
  ret i32 %3
}

; Function Attrs: nounwind nonlazybind
define void @deleteStack(ptr %S) unnamed_addr #2 {
start:
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_2 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h72aa662b64fdc200E"(ptr %S) #7
  br i1 %_2, label %bb6, label %bb2

bb2:                                              ; preds = %start
  %_17 = ptrtoint ptr %S to i64
  %_20 = and i64 %_17, 7
  %_21 = icmp eq i64 %_20, 0
  br i1 %_21, label %bb8, label %panic

bb6:                                              ; preds = %bb5, %start
  ret void

bb8:                                              ; preds = %bb2
  %_23 = ptrtoint ptr %S to i64
  %_26 = icmp eq i64 %_23, 0
  %_27 = and i1 %_26, true
  %_28 = xor i1 %_27, true
  br i1 %_28, label %bb9, label %panic1

panic:                                            ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_17, ptr align 8 @alloc_0f61e2b30829e89575ac4d78152a28c9) #6
  unreachable

bb9:                                              ; preds = %bb8
  %0 = getelementptr inbounds i8, ptr %S, i64 8
  %_4 = load ptr, ptr %0, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h9a38bcc25ba7b4e0E"(ptr %_4) #7
  br i1 %_3, label %bb5, label %bb4

panic1:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0f61e2b30829e89575ac4d78152a28c9) #6
  unreachable

bb4:                                              ; preds = %bb9
  %_11 = ptrtoint ptr %S to i64
  %_14 = and i64 %_11, 7
  %_15 = icmp eq i64 %_14, 0
  br i1 %_15, label %bb7, label %panic2

bb5:                                              ; preds = %bb10, %bb9
  call void @free(ptr %S) #7
  br label %bb6

bb7:                                              ; preds = %bb4
  %_30 = ptrtoint ptr %S to i64
  %_33 = icmp eq i64 %_30, 0
  %_34 = and i1 %_33, true
  %_35 = xor i1 %_34, true
  br i1 %_35, label %bb10, label %panic3

panic2:                                           ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_11, ptr align 8 @alloc_ceeedc4e53cdcd5b5656a381301c538d) #6
  unreachable

bb10:                                             ; preds = %bb7
  %1 = getelementptr inbounds i8, ptr %S, i64 8
  %_7 = load ptr, ptr %1, align 8
  call void @free(ptr %_7) #7
  br label %bb5

panic3:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ceeedc4e53cdcd5b5656a381301c538d) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @isEmptyA(ptr %S) unnamed_addr #2 {
start:
  %_5 = load ptr, ptr %S, align 8
  %_7 = ptrtoint ptr %_5 to i64
  %_10 = and i64 %_7, 7
  %_11 = icmp eq i64 %_10, 0
  br i1 %_11, label %bb1, label %panic

bb1:                                              ; preds = %start
  %_13 = ptrtoint ptr %_5 to i64
  %_16 = icmp eq i64 %_13, 0
  %_17 = and i1 %_16, true
  %_18 = xor i1 %_17, true
  br i1 %_18, label %bb2, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_7, ptr align 8 @alloc_0882f91a599619b9fd464d5e2869844d) #6
  unreachable

bb2:                                              ; preds = %bb1
  %_3 = load i32, ptr %_5, align 8
  %_2 = icmp eq i32 %_3, -1
  %_0 = zext i1 %_2 to i32
  ret i32 %_0

panic1:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0882f91a599619b9fd464d5e2869844d) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @sizeA(ptr %S) unnamed_addr #2 {
start:
  %_3 = load ptr, ptr %S, align 8
  %_5 = ptrtoint ptr %_3 to i64
  %_8 = and i64 %_5, 7
  %_9 = icmp eq i64 %_8, 0
  br i1 %_9, label %bb1, label %panic

bb1:                                              ; preds = %start
  %_11 = ptrtoint ptr %_3 to i64
  %_14 = icmp eq i64 %_11, 0
  %_15 = and i1 %_14, true
  %_16 = xor i1 %_15, true
  br i1 %_16, label %bb2, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_5, ptr align 8 @alloc_002f1bf9fde1a96c2beddd97d06a477b) #6
  unreachable

bb2:                                              ; preds = %bb1
  %_2 = load i32, ptr %_3, align 8
  %_0 = add i32 %_2, 1
  ret i32 %_0

panic1:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_002f1bf9fde1a96c2beddd97d06a477b) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @isFullA(ptr %S) unnamed_addr #2 {
start:
  %_6 = load ptr, ptr %S, align 8
  %_15 = ptrtoint ptr %_6 to i64
  %_18 = and i64 %_15, 7
  %_19 = icmp eq i64 %_18, 0
  br i1 %_19, label %bb2, label %panic

bb2:                                              ; preds = %start
  %_21 = ptrtoint ptr %_6 to i64
  %_24 = icmp eq i64 %_21, 0
  %_25 = and i1 %_24, true
  %_26 = xor i1 %_25, true
  br i1 %_26, label %bb3, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_15, ptr align 8 @alloc_8f8bf9c63d8e11d7dfd7c6743fca8233) #6
  unreachable

bb3:                                              ; preds = %bb2
  %_3 = load i32, ptr %_6, align 8
  %_7 = load ptr, ptr %S, align 8
  %_9 = ptrtoint ptr %_7 to i64
  %_12 = and i64 %_9, 7
  %_13 = icmp eq i64 %_12, 0
  br i1 %_13, label %bb1, label %panic2

panic1:                                           ; preds = %bb2
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_8f8bf9c63d8e11d7dfd7c6743fca8233) #6
  unreachable

bb1:                                              ; preds = %bb3
  %_28 = ptrtoint ptr %_7 to i64
  %_31 = icmp eq i64 %_28, 0
  %_32 = and i1 %_31, true
  %_33 = xor i1 %_32, true
  br i1 %_33, label %bb4, label %panic3

panic2:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_9, ptr align 8 @alloc_e19596ef73af789dbadb1998f61ff931) #6
  unreachable

bb4:                                              ; preds = %bb1
  %0 = getelementptr inbounds i8, ptr %_7, i64 4
  %_5 = load i32, ptr %0, align 4
  %_4 = sub i32 %_5, 1
  %_2 = icmp eq i32 %_3, %_4
  %_0 = zext i1 %_2 to i32
  ret i32 %_0

panic3:                                           ; preds = %bb1
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e19596ef73af789dbadb1998f61ff931) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @pushA(ptr %S, i32 %data) unnamed_addr #2 {
start:
  %_47 = ptrtoint ptr %S to i64
  %_50 = and i64 %_47, 7
  %_51 = icmp eq i64 %_50, 0
  br i1 %_51, label %bb14, label %panic

bb14:                                             ; preds = %start
  %_53 = ptrtoint ptr %S to i64
  %_56 = icmp eq i64 %_53, 0
  %_57 = and i1 %_56, true
  %_58 = xor i1 %_57, true
  br i1 %_58, label %bb15, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_47, ptr align 8 @alloc_b6fe3cd2e0115b56d59467e433fded7b) #6
  unreachable

bb15:                                             ; preds = %bb14
  %_4 = load ptr, ptr %S, align 8
  call void @push(ptr %_4, i32 %data) #7
  %_41 = ptrtoint ptr %S to i64
  %_44 = and i64 %_41, 7
  %_45 = icmp eq i64 %_44, 0
  br i1 %_45, label %bb13, label %panic2

panic1:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b6fe3cd2e0115b56d59467e433fded7b) #6
  unreachable

bb13:                                             ; preds = %bb15
  %_60 = ptrtoint ptr %S to i64
  %_63 = icmp eq i64 %_60, 0
  %_64 = and i1 %_63, true
  %_65 = xor i1 %_64, true
  br i1 %_65, label %bb16, label %panic3

panic2:                                           ; preds = %bb15
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_41, ptr align 8 @alloc_110e7b5083c51a712996e1361739408f) #6
  unreachable

bb16:                                             ; preds = %bb13
  %0 = getelementptr inbounds i8, ptr %S, i64 8
  %_6 = load ptr, ptr %0, align 8
  %_5 = call i32 @isEmpty(ptr %_6) #7
  %1 = icmp eq i32 %_5, 0
  br i1 %1, label %bb3, label %bb5

panic3:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_110e7b5083c51a712996e1361739408f) #6
  unreachable

bb3:                                              ; preds = %bb16
  %_35 = ptrtoint ptr %S to i64
  %_38 = and i64 %_35, 7
  %_39 = icmp eq i64 %_38, 0
  br i1 %_39, label %bb12, label %panic4

bb5:                                              ; preds = %bb17, %bb16
  %_29 = ptrtoint ptr %S to i64
  %_32 = and i64 %_29, 7
  %_33 = icmp eq i64 %_32, 0
  br i1 %_33, label %bb11, label %panic10

bb12:                                             ; preds = %bb3
  %_67 = ptrtoint ptr %S to i64
  %_70 = icmp eq i64 %_67, 0
  %_71 = and i1 %_70, true
  %_72 = xor i1 %_71, true
  br i1 %_72, label %bb17, label %panic5

panic4:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_35, ptr align 8 @alloc_b1e266f2dad429df751650a9fd51627c) #6
  unreachable

bb17:                                             ; preds = %bb12
  %2 = getelementptr inbounds i8, ptr %S, i64 8
  %_9 = load ptr, ptr %2, align 8
  %_8 = call i32 @peek(ptr %_9) #7
  %_7 = icmp sge i32 %_8, %data
  br i1 %_7, label %bb5, label %bb6

panic5:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b1e266f2dad429df751650a9fd51627c) #6
  unreachable

bb6:                                              ; preds = %bb17
  %_23 = ptrtoint ptr %S to i64
  %_26 = and i64 %_23, 7
  %_27 = icmp eq i64 %_26, 0
  br i1 %_27, label %bb10, label %panic6

bb10:                                             ; preds = %bb6
  %_81 = ptrtoint ptr %S to i64
  %_84 = icmp eq i64 %_81, 0
  %_85 = and i1 %_84, true
  %_86 = xor i1 %_85, true
  br i1 %_86, label %bb19, label %panic7

panic6:                                           ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_23, ptr align 8 @alloc_ae0b8ed3567dec368b724502c6e62113) #6
  unreachable

bb19:                                             ; preds = %bb10
  %3 = getelementptr inbounds i8, ptr %S, i64 8
  %_13 = load ptr, ptr %3, align 8
  %_17 = ptrtoint ptr %S to i64
  %_20 = and i64 %_17, 7
  %_21 = icmp eq i64 %_20, 0
  br i1 %_21, label %bb9, label %panic8

panic7:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ae0b8ed3567dec368b724502c6e62113) #6
  unreachable

bb9:                                              ; preds = %bb19
  %_88 = ptrtoint ptr %S to i64
  %_91 = icmp eq i64 %_88, 0
  %_92 = and i1 %_91, true
  %_93 = xor i1 %_92, true
  br i1 %_93, label %bb20, label %panic9

panic8:                                           ; preds = %bb19
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_17, ptr align 8 @alloc_7b3c506bf07d0589cf39de86b6a0b020) #6
  unreachable

bb20:                                             ; preds = %bb9
  %4 = getelementptr inbounds i8, ptr %S, i64 8
  %_15 = load ptr, ptr %4, align 8
  %_14 = call i32 @peek(ptr %_15) #7
  call void @push(ptr %_13, i32 %_14) #7
  br label %bb8

panic9:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7b3c506bf07d0589cf39de86b6a0b020) #6
  unreachable

bb8:                                              ; preds = %bb18, %bb20
  ret void

bb11:                                             ; preds = %bb5
  %_74 = ptrtoint ptr %S to i64
  %_77 = icmp eq i64 %_74, 0
  %_78 = and i1 %_77, true
  %_79 = xor i1 %_78, true
  br i1 %_79, label %bb18, label %panic11

panic10:                                          ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_29, ptr align 8 @alloc_4007f9fb6d9fadc0bdb9dd6992b61d91) #6
  unreachable

bb18:                                             ; preds = %bb11
  %5 = getelementptr inbounds i8, ptr %S, i64 8
  %_11 = load ptr, ptr %5, align 8
  call void @push(ptr %_11, i32 %data) #7
  br label %bb8

panic11:                                          ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4007f9fb6d9fadc0bdb9dd6992b61d91) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @popA(ptr %S) unnamed_addr #2 {
start:
  %temp = alloca [4 x i8], align 4
  %_0 = alloca [4 x i8], align 4
  store i32 0, ptr %temp, align 4
  %_40 = ptrtoint ptr %S to i64
  %_43 = and i64 %_40, 7
  %_44 = icmp eq i64 %_43, 0
  br i1 %_44, label %bb14, label %panic

bb14:                                             ; preds = %start
  %_46 = ptrtoint ptr %S to i64
  %_49 = icmp eq i64 %_46, 0
  %_50 = and i1 %_49, true
  %_51 = xor i1 %_50, true
  br i1 %_51, label %bb15, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_40, ptr align 8 @alloc_b22d86c6e6153abed63fe73404dc6bd5) #6
  unreachable

bb15:                                             ; preds = %bb14
  %_4 = load ptr, ptr %S, align 8
  %_3 = call i32 @isEmpty(ptr %_4) #7
  %0 = icmp eq i32 %_3, 0
  br i1 %0, label %bb3, label %bb2

panic1:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b22d86c6e6153abed63fe73404dc6bd5) #6
  unreachable

bb3:                                              ; preds = %bb15
  %_34 = ptrtoint ptr %S to i64
  %_37 = and i64 %_34, 7
  %_38 = icmp eq i64 %_37, 0
  br i1 %_38, label %bb13, label %panic2

bb2:                                              ; preds = %bb15
  store i32 -2147483648, ptr %_0, align 4
  br label %bb9

bb13:                                             ; preds = %bb3
  %_53 = ptrtoint ptr %S to i64
  %_56 = icmp eq i64 %_53, 0
  %_57 = and i1 %_56, true
  %_58 = xor i1 %_57, true
  br i1 %_58, label %bb16, label %panic3

panic2:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_34, ptr align 8 @alloc_010b28f0d5a1448e6cee22726f69d1cb) #6
  unreachable

bb16:                                             ; preds = %bb13
  %_7 = load ptr, ptr %S, align 8
  %_6 = call i32 @peek(ptr %_7) #7
  store i32 %_6, ptr %temp, align 4
  %_28 = ptrtoint ptr %S to i64
  %_31 = and i64 %_28, 7
  %_32 = icmp eq i64 %_31, 0
  br i1 %_32, label %bb12, label %panic4

panic3:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_010b28f0d5a1448e6cee22726f69d1cb) #6
  unreachable

bb12:                                             ; preds = %bb16
  %_60 = ptrtoint ptr %S to i64
  %_63 = icmp eq i64 %_60, 0
  %_64 = and i1 %_63, true
  %_65 = xor i1 %_64, true
  br i1 %_65, label %bb17, label %panic5

panic4:                                           ; preds = %bb16
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_28, ptr align 8 @alloc_6d1f9d876bb4fa79d54a252d895f9e60) #6
  unreachable

bb17:                                             ; preds = %bb12
  %1 = getelementptr inbounds i8, ptr %S, i64 8
  %_10 = load ptr, ptr %1, align 8
  %_9 = call i32 @peek(ptr %_10) #7
  %_22 = ptrtoint ptr %S to i64
  %_25 = and i64 %_22, 7
  %_26 = icmp eq i64 %_25, 0
  br i1 %_26, label %bb11, label %panic6

panic5:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6d1f9d876bb4fa79d54a252d895f9e60) #6
  unreachable

bb11:                                             ; preds = %bb17
  %_67 = ptrtoint ptr %S to i64
  %_70 = icmp eq i64 %_67, 0
  %_71 = and i1 %_70, true
  %_72 = xor i1 %_71, true
  br i1 %_72, label %bb18, label %panic7

panic6:                                           ; preds = %bb17
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_22, ptr align 8 @alloc_f8998ed56f7bbca13a1c268a2e62a339) #6
  unreachable

bb18:                                             ; preds = %bb11
  %_12 = load ptr, ptr %S, align 8
  %_11 = call i32 @pop(ptr %_12) #7
  %_8 = icmp eq i32 %_9, %_11
  br i1 %_8, label %bb7, label %bb8

panic7:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f8998ed56f7bbca13a1c268a2e62a339) #6
  unreachable

bb8:                                              ; preds = %bb19, %bb18
  %2 = load i32, ptr %temp, align 4
  store i32 %2, ptr %_0, align 4
  br label %bb9

bb7:                                              ; preds = %bb18
  %_16 = ptrtoint ptr %S to i64
  %_19 = and i64 %_16, 7
  %_20 = icmp eq i64 %_19, 0
  br i1 %_20, label %bb10, label %panic8

bb10:                                             ; preds = %bb7
  %_74 = ptrtoint ptr %S to i64
  %_77 = icmp eq i64 %_74, 0
  %_78 = and i1 %_77, true
  %_79 = xor i1 %_78, true
  br i1 %_79, label %bb19, label %panic9

panic8:                                           ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_16, ptr align 8 @alloc_645f077d7f05a638230e54f4fcbdc852) #6
  unreachable

bb19:                                             ; preds = %bb10
  %3 = getelementptr inbounds i8, ptr %S, i64 8
  %_14 = load ptr, ptr %3, align 8
  %_13 = call i32 @pop(ptr %_14) #7
  br label %bb8

panic9:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_645f077d7f05a638230e54f4fcbdc852) #6
  unreachable

bb9:                                              ; preds = %bb2, %bb8
  %4 = load i32, ptr %_0, align 4
  ret i32 %4
}

; Function Attrs: nounwind nonlazybind
define i32 @peekA(ptr %S) unnamed_addr #2 {
start:
  %_4 = ptrtoint ptr %S to i64
  %_7 = and i64 %_4, 7
  %_8 = icmp eq i64 %_7, 0
  br i1 %_8, label %bb2, label %panic

bb2:                                              ; preds = %start
  %_10 = ptrtoint ptr %S to i64
  %_13 = icmp eq i64 %_10, 0
  %_14 = and i1 %_13, true
  %_15 = xor i1 %_14, true
  br i1 %_15, label %bb3, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_4, ptr align 8 @alloc_a47402a159387a69e11b126c476cbf7f) #6
  unreachable

bb3:                                              ; preds = %bb2
  %_2 = load ptr, ptr %S, align 8
  %_0 = call i32 @peek(ptr %_2) #7
  ret i32 %_0

panic1:                                           ; preds = %bb2
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_a47402a159387a69e11b126c476cbf7f) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @getMinimum(ptr %S) unnamed_addr #2 {
start:
  %_4 = ptrtoint ptr %S to i64
  %_7 = and i64 %_4, 7
  %_8 = icmp eq i64 %_7, 0
  br i1 %_8, label %bb2, label %panic

bb2:                                              ; preds = %start
  %_10 = ptrtoint ptr %S to i64
  %_13 = icmp eq i64 %_10, 0
  %_14 = and i1 %_13, true
  %_15 = xor i1 %_14, true
  br i1 %_15, label %bb3, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_4, ptr align 8 @alloc_4949b33712781d6e2c71982ca5dad801) #6
  unreachable

bb3:                                              ; preds = %bb2
  %0 = getelementptr inbounds i8, ptr %S, i64 8
  %_2 = load ptr, ptr %0, align 8
  %_0 = call i32 @peek(ptr %_2) #7
  ret i32 %_0

panic1:                                           ; preds = %bb2
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_4949b33712781d6e2c71982ca5dad801) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define ptr @createAdvancedStack(i32 %capacity) unnamed_addr #2 {
start:
  %_0 = alloca [8 x i8], align 8
  %_3 = call ptr @malloc(i64 16) #7
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_6 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17hd4afb1018d9b1901E"(ptr %_3) #7
  br i1 %_6, label %bb4, label %bb5

bb5:                                              ; preds = %start
  %_7 = call ptr @createStack(i32 %capacity) #7
  %_16 = ptrtoint ptr %_3 to i64
  %_19 = and i64 %_16, 7
  %_20 = icmp eq i64 %_19, 0
  br i1 %_20, label %bb10, label %panic

bb4:                                              ; preds = %start
  store ptr null, ptr %_0, align 8
  br label %bb8

bb10:                                             ; preds = %bb5
  %_22 = ptrtoint ptr %_3 to i64
  %_25 = icmp eq i64 %_22, 0
  %_26 = and i1 %_25, true
  %_27 = xor i1 %_26, true
  br i1 %_27, label %bb11, label %panic1

panic:                                            ; preds = %bb5
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_16, ptr align 8 @alloc_153577ba8f98b271c09ac00094c72bfe) #6
  unreachable

bb11:                                             ; preds = %bb10
  store ptr %_7, ptr %_3, align 8
  %_8 = call ptr @createStack(i32 %capacity) #7
  %_10 = ptrtoint ptr %_3 to i64
  %_13 = and i64 %_10, 7
  %_14 = icmp eq i64 %_13, 0
  br i1 %_14, label %bb9, label %panic2

panic1:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_153577ba8f98b271c09ac00094c72bfe) #6
  unreachable

bb9:                                              ; preds = %bb11
  %_29 = ptrtoint ptr %_3 to i64
  %_32 = icmp eq i64 %_29, 0
  %_33 = and i1 %_32, true
  %_34 = xor i1 %_33, true
  br i1 %_34, label %bb12, label %panic3

panic2:                                           ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_10, ptr align 8 @alloc_287850658f3050b9910a06eedc5db810) #6
  unreachable

bb12:                                             ; preds = %bb9
  %0 = getelementptr inbounds i8, ptr %_3, i64 8
  store ptr %_8, ptr %0, align 8
  store ptr %_3, ptr %_0, align 8
  br label %bb8

panic3:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_287850658f3050b9910a06eedc5db810) #6
  unreachable

bb8:                                              ; preds = %bb4, %bb12
  %1 = load ptr, ptr %_0, align 8
  ret ptr %1
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare ptr @realloc(ptr, i64) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare i32 @printf(ptr, ...) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare void @free(ptr) unnamed_addr #2

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { noreturn nounwind }
attributes #7 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
