#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024343ccee40 .scope package, "$unit" "$unit" 2 1;
 .timescale -6 -6;
S_0000024343cc6400 .scope module, "extend_immediate" "extend_immediate" 3 1;
 .timescale -6 -6;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "out_ext_imm";
P_0000024343ccc840 .param/l "W" 0 3 1, +C4<00000000000000000000000000100000>;
o0000024343d16fb8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000024343cc69b0_0 .net "ImmSrc", 1 0, o0000024343d16fb8;  0 drivers
o0000024343d16fe8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000024343cc6590_0 .net "instruction", 31 0, o0000024343d16fe8;  0 drivers
v0000024343cc6630_0 .var "out_ext_imm", 31 0;
E_0000024343ccc880 .event anyedge, v0000024343cc69b0_0, v0000024343cc6590_0;
    .scope S_0000024343cc6400;
T_0 ;
    %wait E_0000024343ccc880;
    %load/vec4 v0000024343cc69b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %jmp T_0.3;
T_0.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000024343cc6590_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024343cc6630_0, 0, 32;
    %jmp T_0.3;
T_0.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000024343cc6590_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024343cc6630_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000024343cc6590_0;
    %parti/s 1, 23, 6;
    %replicate 8;
    %load/vec4 v0000024343cc6590_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024343cc6630_0, 0, 32;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "C:/Users/Legion/Desktop/Quartus/EE446-LABORATORY/Computer-Architecture-Verilog/Laboratory_Work_2_Modules_Cocotb_Test/ExtendImmediateTest/tests/../hdl/extend_immediate.v";
