{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1389858838219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1389858838222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 15 23:53:57 2014 " "Processing started: Wed Jan 15 23:53:57 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1389858838222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1389858838222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_clock -c FPGA_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_clock -c FPGA_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1389858838223 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1389858839114 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_clock_6_1200mv_85c_slow.vo /home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_clock_6_1200mv_85c_slow.vo in folder \"/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1389858839159 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1389858839189 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_clock_6_1200mv_0c_slow.vo /home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_clock_6_1200mv_0c_slow.vo in folder \"/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1389858839223 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1389858839256 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_clock_min_1200mv_0c_fast.vo /home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_clock_min_1200mv_0c_fast.vo in folder \"/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1389858839290 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1389858839321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_clock.vo /home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_clock.vo in folder \"/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1389858839355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_clock_6_1200mv_85c_v_slow.sdo /home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_clock_6_1200mv_85c_v_slow.sdo in folder \"/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1389858839413 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_clock_6_1200mv_0c_v_slow.sdo /home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_clock_6_1200mv_0c_v_slow.sdo in folder \"/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1389858839465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_clock_min_1200mv_0c_v_fast.sdo /home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_clock_min_1200mv_0c_v_fast.sdo in folder \"/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1389858839516 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGA_clock_v.sdo /home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/ simulation " "Generated file FPGA_clock_v.sdo in folder \"/home/brandon/Dropbox/engineering/FPGA clock/FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1389858839569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "872 " "Peak virtual memory: 872 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1389858839686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 15 23:53:59 2014 " "Processing ended: Wed Jan 15 23:53:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1389858839686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1389858839686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1389858839686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1389858839686 ""}
