#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x561838fbb3f0 .scope module, "fpga" "fpga" 2 6;
 .timescale 0 0;
    .port_info 0 /INOUT 15 "DDR_addr"
    .port_info 1 /INOUT 3 "DDR_ba"
    .port_info 2 /INOUT 1 "DDR_cas_n"
    .port_info 3 /INOUT 1 "DDR_ck_n"
    .port_info 4 /INOUT 1 "DDR_ck_p"
    .port_info 5 /INOUT 1 "DDR_cke"
    .port_info 6 /INOUT 1 "DDR_cs_n"
    .port_info 7 /INOUT 4 "DDR_dm"
    .port_info 8 /INOUT 32 "DDR_dq"
    .port_info 9 /INOUT 4 "DDR_dqs_n"
    .port_info 10 /INOUT 4 "DDR_dqs_p"
    .port_info 11 /INOUT 1 "DDR_odt"
    .port_info 12 /INOUT 1 "DDR_ras_n"
    .port_info 13 /INOUT 1 "DDR_reset_n"
    .port_info 14 /INOUT 1 "DDR_we_n"
    .port_info 15 /INOUT 1 "FIXED_IO_ddr_vrn"
    .port_info 16 /INOUT 1 "FIXED_IO_ddr_vrp"
    .port_info 17 /INOUT 54 "FIXED_IO_mio"
    .port_info 18 /INOUT 1 "FIXED_IO_ps_clk"
    .port_info 19 /INOUT 1 "FIXED_IO_ps_porb"
    .port_info 20 /INOUT 1 "FIXED_IO_ps_srstb"
o0x7f27026a0318 .functor BUFZ 15, C4<zzzzzzzzzzzzzzz>; HiZ drive
v0x561838fe20f0_0 .net "DDR_addr", 14 0, o0x7f27026a0318;  0 drivers
o0x7f27026a0348 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x561838fe21d0_0 .net "DDR_ba", 2 0, o0x7f27026a0348;  0 drivers
o0x7f27026a0378 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe2270_0 .net "DDR_cas_n", 0 0, o0x7f27026a0378;  0 drivers
o0x7f27026a03a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe2310_0 .net "DDR_ck_n", 0 0, o0x7f27026a03a8;  0 drivers
o0x7f27026a03d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe23b0_0 .net "DDR_ck_p", 0 0, o0x7f27026a03d8;  0 drivers
o0x7f27026a0408 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe24a0_0 .net "DDR_cke", 0 0, o0x7f27026a0408;  0 drivers
o0x7f27026a0438 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe2540_0 .net "DDR_cs_n", 0 0, o0x7f27026a0438;  0 drivers
o0x7f27026a0468 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561838fe25e0_0 .net "DDR_dm", 3 0, o0x7f27026a0468;  0 drivers
o0x7f27026a0498 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561838fe26b0_0 .net "DDR_dq", 31 0, o0x7f27026a0498;  0 drivers
o0x7f27026a04c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561838fe2780_0 .net "DDR_dqs_n", 3 0, o0x7f27026a04c8;  0 drivers
o0x7f27026a04f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561838fe2850_0 .net "DDR_dqs_p", 3 0, o0x7f27026a04f8;  0 drivers
o0x7f27026a0528 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe2920_0 .net "DDR_odt", 0 0, o0x7f27026a0528;  0 drivers
o0x7f27026a0558 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe29f0_0 .net "DDR_ras_n", 0 0, o0x7f27026a0558;  0 drivers
o0x7f27026a0588 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe2ac0_0 .net "DDR_reset_n", 0 0, o0x7f27026a0588;  0 drivers
o0x7f27026a05b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe2b90_0 .net "DDR_we_n", 0 0, o0x7f27026a05b8;  0 drivers
o0x7f27026a05e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe2c60_0 .net "FIXED_IO_ddr_vrn", 0 0, o0x7f27026a05e8;  0 drivers
o0x7f27026a0618 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe2d30_0 .net "FIXED_IO_ddr_vrp", 0 0, o0x7f27026a0618;  0 drivers
o0x7f27026a0648 .functor BUFZ 54, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561838fe2e00_0 .net "FIXED_IO_mio", 53 0, o0x7f27026a0648;  0 drivers
o0x7f27026a0678 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe2ed0_0 .net "FIXED_IO_ps_clk", 0 0, o0x7f27026a0678;  0 drivers
o0x7f27026a06a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe2fa0_0 .net "FIXED_IO_ps_porb", 0 0, o0x7f27026a06a8;  0 drivers
o0x7f27026a06d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe3070_0 .net "FIXED_IO_ps_srstb", 0 0, o0x7f27026a06d8;  0 drivers
o0x7f27026a0708 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561838fe3140_0 .net "M00_AXI_araddr", 31 0, o0x7f27026a0708;  0 drivers
o0x7f270269f9b8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x561838fe3210_0 .net "M00_AXI_arprot", 2 0, o0x7f270269f9b8;  0 drivers
v0x561838fe32b0_0 .net "M00_AXI_arready", 0 0, v0x561838fdb0f0_0;  1 drivers
o0x7f270269fa18 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe33a0_0 .net "M00_AXI_arvalid", 0 0, o0x7f270269fa18;  0 drivers
o0x7f27026a0738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561838fe3490_0 .net "M00_AXI_awaddr", 31 0, o0x7f27026a0738;  0 drivers
o0x7f270269fa78 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x561838fe3530_0 .net "M00_AXI_awprot", 2 0, o0x7f270269fa78;  0 drivers
v0x561838fe3620_0 .net "M00_AXI_awready", 0 0, L_0x561838f188b0;  1 drivers
o0x7f270269fad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe3710_0 .net "M00_AXI_awvalid", 0 0, o0x7f270269fad8;  0 drivers
o0x7f270269fb08 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe3800_0 .net "M00_AXI_bready", 0 0, o0x7f270269fb08;  0 drivers
L_0x7f2702654018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561838fe38f0_0 .net "M00_AXI_bresp", 1 0, L_0x7f2702654018;  1 drivers
v0x561838fe39e0_0 .net "M00_AXI_bvalid", 0 0, v0x561838fdb270_0;  1 drivers
v0x561838fe3ad0_0 .net "M00_AXI_rdata", 31 0, L_0x561838f2a850;  1 drivers
o0x7f270269fbc8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe3dd0_0 .net "M00_AXI_rready", 0 0, o0x7f270269fbc8;  0 drivers
L_0x7f2702654060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561838fe3ec0_0 .net "M00_AXI_rresp", 1 0, L_0x7f2702654060;  1 drivers
v0x561838fe3fb0_0 .net "M00_AXI_rvalid", 0 0, v0x561838fdb670_0;  1 drivers
o0x7f270269fc58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561838fe40a0_0 .net "M00_AXI_wdata", 31 0, o0x7f270269fc58;  0 drivers
v0x561838fe4190_0 .net "M00_AXI_wready", 0 0, L_0x561838f36300;  1 drivers
o0x7f270269fcb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561838fe4280_0 .net "M00_AXI_wstrb", 3 0, o0x7f270269fcb8;  0 drivers
o0x7f270269fce8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe4370_0 .net "M00_AXI_wvalid", 0 0, o0x7f270269fce8;  0 drivers
o0x7f27026a0768 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561838fe4480_0 .net "M01_AXI_araddr", 31 0, o0x7f27026a0768;  0 drivers
o0x7f270269e308 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x561838fe4540_0 .net "M01_AXI_arprot", 2 0, o0x7f270269e308;  0 drivers
v0x561838fe45e0_0 .net "M01_AXI_arready", 0 0, L_0x561838fe7320;  1 drivers
o0x7f270269d0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe46a0_0 .net "M01_AXI_arvalid", 0 0, o0x7f270269d0d8;  0 drivers
o0x7f27026a0798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561838fe47f0_0 .net "M01_AXI_awaddr", 31 0, o0x7f27026a0798;  0 drivers
o0x7f270269e368 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x561838fe48b0_0 .net "M01_AXI_awprot", 2 0, o0x7f270269e368;  0 drivers
v0x561838fe4950_0 .net "M01_AXI_awready", 0 0, L_0x561838fe7630;  1 drivers
o0x7f270269d888 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe4aa0_0 .net "M01_AXI_awvalid", 0 0, o0x7f270269d888;  0 drivers
o0x7f270269e398 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe4bf0_0 .net "M01_AXI_bready", 0 0, o0x7f270269e398;  0 drivers
L_0x7f2702654138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561838fe4cb0_0 .net "M01_AXI_bresp", 1 0, L_0x7f2702654138;  1 drivers
v0x561838fe4d70_0 .net "M01_AXI_bvalid", 0 0, v0x561838fd43a0_0;  1 drivers
v0x561838fe4e30_0 .net "M01_AXI_rdata", 31 0, L_0x561838fe8ca0;  1 drivers
o0x7f270269d558 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe4f80_0 .net "M01_AXI_rready", 0 0, o0x7f270269d558;  0 drivers
L_0x7f27026540f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x561838fe50d0_0 .net "M01_AXI_rresp", 1 0, L_0x7f27026540f0;  1 drivers
v0x561838fe5190_0 .net "M01_AXI_rvalid", 0 0, v0x561838fd1890_0;  1 drivers
o0x7f270269dbb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x561838fe52e0_0 .net "M01_AXI_wdata", 31 0, o0x7f270269dbb8;  0 drivers
v0x561838fe5430_0 .net "M01_AXI_wready", 0 0, L_0x561838fe7a30;  1 drivers
o0x7f270269e458 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x561838fe5580_0 .net "M01_AXI_wstrb", 3 0, o0x7f270269e458;  0 drivers
o0x7f270269dc48 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe5640_0 .net "M01_AXI_wvalid", 0 0, o0x7f270269dc48;  0 drivers
o0x7f27026a07c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe5790_0 .net "adc_clk_out", 0 0, o0x7f27026a07c8;  0 drivers
o0x7f270269d018 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fe5830_0 .net "axi_clock", 0 0, o0x7f270269d018;  0 drivers
v0x561838fdb4b0_1 .array/port v0x561838fdb4b0, 1;
v0x561838fe58d0_0 .net "bram_addr", 31 0, v0x561838fdb4b0_1;  1 drivers
v0x561838fe5970_0 .net "bram_read", 31 0, L_0x561838fe8ed0;  1 drivers
v0x561838fe5a10_0 .net "bram_we", 0 0, L_0x561838fe6b90;  1 drivers
v0x561838fe5ab0_0 .net "bram_write", 31 0, L_0x561838fe6990;  1 drivers
L_0x561838fe6d50 .part o0x7f27026a0738, 0, 5;
L_0x561838fe6e20 .part o0x7f27026a0708, 0, 5;
L_0x561838fe8a10 .part o0x7f27026a0798, 0, 12;
L_0x561838fe9160 .part o0x7f27026a0768, 0, 12;
L_0x561838fe9230 .part v0x561838fdb4b0_1, 0, 10;
S_0x561838fa0a80 .scope module, "axil_bram_inst" "axil_bram" 2 183, 3 15 0, S_0x561838fbb3f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "axi_clock"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 12 "s_axil_awaddr"
    .port_info 3 /INPUT 3 "s_axil_awprot"
    .port_info 4 /INPUT 1 "s_axil_awvalid"
    .port_info 5 /OUTPUT 1 "s_axil_awready"
    .port_info 6 /INPUT 32 "s_axil_wdata"
    .port_info 7 /INPUT 4 "s_axil_wstrb"
    .port_info 8 /INPUT 1 "s_axil_wvalid"
    .port_info 9 /OUTPUT 1 "s_axil_wready"
    .port_info 10 /OUTPUT 2 "s_axil_bresp"
    .port_info 11 /OUTPUT 1 "s_axil_bvalid"
    .port_info 12 /INPUT 1 "s_axil_bready"
    .port_info 13 /INPUT 12 "s_axil_araddr"
    .port_info 14 /INPUT 1 "s_axil_arvalid"
    .port_info 15 /OUTPUT 1 "s_axil_arready"
    .port_info 16 /INPUT 3 "s_axil_arprot"
    .port_info 17 /OUTPUT 32 "s_axil_rdata"
    .port_info 18 /OUTPUT 2 "s_axil_rresp"
    .port_info 19 /OUTPUT 1 "s_axil_rvalid"
    .port_info 20 /INPUT 1 "s_axil_rready"
    .port_info 21 /INPUT 1 "fpga_clk"
    .port_info 22 /INPUT 32 "bram_din"
    .port_info 23 /INPUT 10 "bram_addr"
    .port_info 24 /INPUT 1 "bram_we"
    .port_info 25 /OUTPUT 32 "bram_dout"
P_0x561838f2dd50 .param/l "ADDR_WIDTH" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x561838f2dd90 .param/l "DATA_WIDTH" 0 3 16, +C4<00000000000000000000000000100000>;
v0x561838fd89d0_0 .net "arbiter_addr", 9 0, L_0x561838fe87a0;  1 drivers
v0x561838fd8b00_0 .net "arbiter_din", 31 0, L_0x561838fe88a0;  1 drivers
v0x561838fd8c10_0 .net "arbiter_dout", 31 0, L_0x561838fe8f40;  1 drivers
v0x561838fd8cb0_0 .net "arbiter_we", 0 0, L_0x561838fe8910;  1 drivers
v0x561838fd8da0_0 .net "axi_clock", 0 0, o0x7f270269d018;  alias, 0 drivers
v0x561838fd8e90_0 .net "bram_addr", 9 0, L_0x561838fe9230;  1 drivers
v0x561838fd8f50_0 .net "bram_din", 31 0, L_0x561838fe6990;  alias, 1 drivers
v0x561838fd8ff0_0 .net "bram_dout", 31 0, L_0x561838fe8ed0;  alias, 1 drivers
v0x561838fd9090_0 .net "bram_we", 0 0, L_0x561838fe6b90;  alias, 1 drivers
v0x561838fd9160_0 .net "fpga_clk", 0 0, o0x7f270269d018;  alias, 0 drivers
L_0x7f27026542a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561838fd9310_0 .net "rst", 0 0, L_0x7f27026542a0;  1 drivers
v0x561838fd93b0_0 .net "s_axil_araddr", 11 0, L_0x561838fe9160;  1 drivers
v0x561838fd9480_0 .net "s_axil_arprot", 2 0, o0x7f270269e308;  alias, 0 drivers
v0x561838fd9550_0 .net "s_axil_arready", 0 0, L_0x561838fe7320;  alias, 1 drivers
v0x561838fd95f0_0 .net "s_axil_arvalid", 0 0, o0x7f270269d0d8;  alias, 0 drivers
v0x561838fd96e0_0 .net "s_axil_awaddr", 11 0, L_0x561838fe8a10;  1 drivers
v0x561838fd9780_0 .net "s_axil_awprot", 2 0, o0x7f270269e368;  alias, 0 drivers
v0x561838fd9930_0 .net "s_axil_awready", 0 0, L_0x561838fe7630;  alias, 1 drivers
v0x561838fd9a20_0 .net "s_axil_awvalid", 0 0, o0x7f270269d888;  alias, 0 drivers
v0x561838fd9b10_0 .net "s_axil_bready", 0 0, o0x7f270269e398;  alias, 0 drivers
v0x561838fd9bb0_0 .net "s_axil_bresp", 1 0, L_0x7f2702654138;  alias, 1 drivers
v0x561838fd9c50_0 .net "s_axil_bvalid", 0 0, v0x561838fd43a0_0;  alias, 1 drivers
v0x561838fd9d20_0 .net "s_axil_rdata", 31 0, L_0x561838fe8ca0;  alias, 1 drivers
v0x561838fd9e10_0 .net "s_axil_rready", 0 0, o0x7f270269d558;  alias, 0 drivers
v0x561838fd9f00_0 .net "s_axil_rresp", 1 0, L_0x7f27026540f0;  alias, 1 drivers
v0x561838fd9fa0_0 .net "s_axil_rvalid", 0 0, v0x561838fd1890_0;  alias, 1 drivers
v0x561838fda090_0 .net "s_axil_wdata", 31 0, o0x7f270269dbb8;  alias, 0 drivers
v0x561838fda180_0 .net "s_axil_wready", 0 0, L_0x561838fe7a30;  alias, 1 drivers
v0x561838fda270_0 .net "s_axil_wstrb", 3 0, o0x7f270269e458;  alias, 0 drivers
v0x561838fda310_0 .net "s_axil_wvalid", 0 0, o0x7f270269dc48;  alias, 0 drivers
S_0x561838fa02d0 .scope module, "axil_bram_arbiter" "axil_bram_arbiter" 3 61, 4 4 0, S_0x561838fa0a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "axi_clock"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 12 "s_axil_awaddr"
    .port_info 3 /INPUT 3 "s_axil_awprot"
    .port_info 4 /INPUT 1 "s_axil_awvalid"
    .port_info 5 /OUTPUT 1 "s_axil_awready"
    .port_info 6 /INPUT 32 "s_axil_wdata"
    .port_info 7 /INPUT 4 "s_axil_wstrb"
    .port_info 8 /INPUT 1 "s_axil_wvalid"
    .port_info 9 /OUTPUT 1 "s_axil_wready"
    .port_info 10 /OUTPUT 2 "s_axil_bresp"
    .port_info 11 /OUTPUT 1 "s_axil_bvalid"
    .port_info 12 /INPUT 1 "s_axil_bready"
    .port_info 13 /INPUT 12 "s_axil_araddr"
    .port_info 14 /INPUT 1 "s_axil_arvalid"
    .port_info 15 /OUTPUT 1 "s_axil_arready"
    .port_info 16 /INPUT 3 "s_axil_arprot"
    .port_info 17 /OUTPUT 32 "s_axil_rdata"
    .port_info 18 /OUTPUT 2 "s_axil_rresp"
    .port_info 19 /OUTPUT 1 "s_axil_rvalid"
    .port_info 20 /INPUT 1 "s_axil_rready"
    .port_info 21 /OUTPUT 10 "bram_addr"
    .port_info 22 /INPUT 32 "bram_dout"
    .port_info 23 /OUTPUT 32 "bram_din"
    .port_info 24 /OUTPUT 1 "bram_we"
P_0x561838fbbdc0 .param/l "ADDR_WIDTH" 0 4 6, +C4<00000000000000000000000000001010>;
P_0x561838fbbe00 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000100000>;
L_0x561838fe6fe0 .functor NOT 1, o0x7f270269d558, C4<0>, C4<0>, C4<0>;
L_0x561838fe7050 .functor AND 1, v0x561838fd1890_0, L_0x561838fe6fe0, C4<1>, C4<1>;
L_0x561838fe70c0 .functor NOT 1, o0x7f270269e398, C4<0>, C4<0>, C4<0>;
L_0x561838fe71c0 .functor AND 1, v0x561838fd43a0_0, L_0x561838fe70c0, C4<1>, C4<1>;
L_0x561838fe7d40 .functor OR 1, L_0x561838fe71c0, L_0x561838fe7050, C4<0>, C4<0>;
L_0x561838fe7e50 .functor NOT 1, L_0x561838fe7d40, C4<0>, C4<0>, C4<0>;
L_0x561838fe7f50 .functor AND 1, v0x561838fd0b40_0, L_0x561838fe7e50, C4<1>, C4<1>;
L_0x561838fe8060 .functor OR 1, v0x561838fd0b40_0, L_0x561838fe7050, C4<0>, C4<0>;
L_0x561838fe81b0 .functor OR 1, L_0x561838fe8060, L_0x561838fe71c0, C4<0>, C4<0>;
L_0x561838fe8220 .functor NOT 1, L_0x561838fe81b0, C4<0>, C4<0>, C4<0>;
L_0x561838fe82e0 .functor AND 1, v0x561838fd2700_0, L_0x561838fe8220, C4<1>, C4<1>;
L_0x561838fe83a0 .functor OR 1, v0x561838fd0b40_0, L_0x561838fe7050, C4<0>, C4<0>;
L_0x561838fe8510 .functor OR 1, L_0x561838fe83a0, L_0x561838fe71c0, C4<0>, C4<0>;
L_0x561838fe8610 .functor NOT 1, L_0x561838fe8510, C4<0>, C4<0>, C4<0>;
L_0x561838fe84a0 .functor AND 1, v0x561838fd35b0_0, L_0x561838fe8610, C4<1>, C4<1>;
L_0x561838fe87a0 .functor BUFZ 10, v0x561838fd4730_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x561838fe88a0 .functor BUFZ 32, v0x561838fd3350_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561838fe8910 .functor AND 1, v0x561838fd2700_0, L_0x561838fe82e0, C4<1>, C4<1>;
v0x561838fd3a50_0 .net *"_s16", 0 0, L_0x561838fe7d40;  1 drivers
v0x561838fd3b50_0 .net *"_s18", 0 0, L_0x561838fe7e50;  1 drivers
v0x561838fd3c30_0 .net *"_s22", 0 0, L_0x561838fe8060;  1 drivers
v0x561838fd3cf0_0 .net *"_s24", 0 0, L_0x561838fe81b0;  1 drivers
v0x561838fd3dd0_0 .net *"_s26", 0 0, L_0x561838fe8220;  1 drivers
v0x561838fd3eb0_0 .net *"_s30", 0 0, L_0x561838fe83a0;  1 drivers
v0x561838fd3f90_0 .net *"_s32", 0 0, L_0x561838fe8510;  1 drivers
v0x561838fd4070_0 .net *"_s34", 0 0, L_0x561838fe8610;  1 drivers
v0x561838fd4150_0 .net *"_s4", 0 0, L_0x561838fe6fe0;  1 drivers
v0x561838fd42c0_0 .net *"_s8", 0 0, L_0x561838fe70c0;  1 drivers
v0x561838fd43a0_0 .var "axi_bvalid", 0 0;
v0x561838fd4460_0 .net "axi_clock", 0 0, o0x7f270269d018;  alias, 0 drivers
v0x561838fd4590_0 .var "axi_read_valid", 0 0;
v0x561838fd4650_0 .net "bram_addr", 9 0, L_0x561838fe87a0;  alias, 1 drivers
v0x561838fd4730_0 .var "bram_addr_r", 9 0;
v0x561838fd4810_0 .net "bram_din", 31 0, L_0x561838fe88a0;  alias, 1 drivers
v0x561838fd48f0_0 .net "bram_dout", 31 0, L_0x561838fe8f40;  alias, 1 drivers
v0x561838fd4ac0_0 .net "bram_we", 0 0, L_0x561838fe8910;  alias, 1 drivers
v0x561838fd4b60_0 .var "read_busy", 0 0;
v0x561838fd4c20_0 .net "read_stall", 0 0, L_0x561838fe7050;  1 drivers
v0x561838fd4ce0_0 .net "rst", 0 0, L_0x7f27026542a0;  alias, 1 drivers
v0x561838fd4d80_0 .net "s_axil_araddr", 11 0, L_0x561838fe9160;  alias, 1 drivers
v0x561838fd4e60_0 .net "s_axil_arprot", 2 0, o0x7f270269e308;  alias, 0 drivers
v0x561838fd4f40_0 .net "s_axil_arready", 0 0, L_0x561838fe7320;  alias, 1 drivers
v0x561838fd4fe0_0 .net "s_axil_arvalid", 0 0, o0x7f270269d0d8;  alias, 0 drivers
v0x561838fd50b0_0 .net "s_axil_awaddr", 11 0, L_0x561838fe8a10;  alias, 1 drivers
v0x561838fd5150_0 .net "s_axil_awprot", 2 0, o0x7f270269e368;  alias, 0 drivers
v0x561838fd5230_0 .net "s_axil_awready", 0 0, L_0x561838fe7630;  alias, 1 drivers
v0x561838fd5300_0 .net "s_axil_awvalid", 0 0, o0x7f270269d888;  alias, 0 drivers
v0x561838fd53d0_0 .net "s_axil_bready", 0 0, o0x7f270269e398;  alias, 0 drivers
v0x561838fd5470_0 .net "s_axil_bresp", 1 0, L_0x7f2702654138;  alias, 1 drivers
v0x561838fd5530_0 .net "s_axil_bvalid", 0 0, v0x561838fd43a0_0;  alias, 1 drivers
v0x561838fd55f0_0 .net "s_axil_rdata", 31 0, L_0x561838fe8ca0;  alias, 1 drivers
v0x561838fd58f0_0 .net "s_axil_rready", 0 0, o0x7f270269d558;  alias, 0 drivers
v0x561838fd59c0_0 .net "s_axil_rresp", 1 0, L_0x7f27026540f0;  alias, 1 drivers
v0x561838fd5a60_0 .net "s_axil_rvalid", 0 0, v0x561838fd1890_0;  alias, 1 drivers
v0x561838fd5b30_0 .net "s_axil_wdata", 31 0, o0x7f270269dbb8;  alias, 0 drivers
v0x561838fd5c00_0 .net "s_axil_wready", 0 0, L_0x561838fe7a30;  alias, 1 drivers
v0x561838fd5cd0_0 .net "s_axil_wstrb", 3 0, o0x7f270269e458;  alias, 0 drivers
v0x561838fd5d70_0 .net "s_axil_wvalid", 0 0, o0x7f270269dc48;  alias, 0 drivers
v0x561838fd5e40_0 .net "skraddr", 9 0, L_0x561838fe7430;  1 drivers
v0x561838fd5f10_0 .net "skraddr_rdy", 0 0, L_0x561838fe7f50;  1 drivers
v0x561838fd5fe0_0 .net "skraddr_valid", 0 0, v0x561838fd0b40_0;  1 drivers
v0x561838fd60b0_0 .net "skrdata_rdy", 0 0, L_0x561838fe8b20;  1 drivers
v0x561838fd6180_0 .net "skrdata_valid", 0 0, v0x561838fd4590_0;  1 drivers
v0x561838fd6250_0 .net "skwaddr", 9 0, L_0x561838fe7790;  1 drivers
v0x561838fd6320_0 .net "skwaddr_rdy", 0 0, L_0x561838fe82e0;  1 drivers
v0x561838fd63f0_0 .net "skwaddr_valid", 0 0, v0x561838fd2700_0;  1 drivers
v0x561838fd64c0_0 .net "skwdata", 31 0, v0x561838fd3350_0;  1 drivers
v0x561838fd6590_0 .net "skwdata_rdy", 0 0, L_0x561838fe84a0;  1 drivers
v0x561838fd6660_0 .net "skwdata_valid", 0 0, v0x561838fd35b0_0;  1 drivers
v0x561838fd6730_0 .var "write_busy", 0 0;
v0x561838fd67d0_0 .net "write_stall", 0 0, L_0x561838fe71c0;  1 drivers
E_0x561838f2cf90 .event edge, v0x561838fd2640_0, v0x561838fd2580_0, v0x561838fd23c0_0, v0x561838fa3020_0;
L_0x561838fe7540 .part L_0x561838fe9160, 2, 10;
L_0x561838fe7940 .part L_0x561838fe8a10, 2, 10;
S_0x561838f921a0 .scope module, "skid_buffer_raddr" "skid_buffer" 4 67, 5 3 0, S_0x561838fa02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 10 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 1 "din_ready"
    .port_info 5 /OUTPUT 1 "dout_valid"
    .port_info 6 /INPUT 1 "dout_ready"
    .port_info 7 /OUTPUT 10 "dout"
P_0x561838fba900 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000001010>;
L_0x561838fe7320 .functor NOT 1, v0x561838fd0e40_0, C4<0>, C4<0>, C4<0>;
L_0x561838fe7390 .functor OR 1, o0x7f270269d0d8, v0x561838fd0e40_0, C4<0>, C4<0>;
L_0x561838fe7430 .functor BUFZ 10, v0x561838fa3de0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x561838fb2300_0 .net "clk", 0 0, o0x7f270269d018;  alias, 0 drivers
v0x561838fb29f0_0 .net "din", 9 0, L_0x561838fe7540;  1 drivers
v0x561838fb3810_0 .var "din_r", 9 0;
v0x561838fb4320_0 .net "din_ready", 0 0, L_0x561838fe7320;  alias, 1 drivers
v0x561838fa2990_0 .net "din_valid", 0 0, o0x7f270269d0d8;  alias, 0 drivers
v0x561838fa3020_0 .net "dout", 9 0, L_0x561838fe7430;  alias, 1 drivers
v0x561838fa3de0_0 .var "dout_r", 9 0;
v0x561838fd09c0_0 .net "dout_ready", 0 0, L_0x561838fe7f50;  alias, 1 drivers
v0x561838fd0a80_0 .net "dout_valid", 0 0, v0x561838fd0b40_0;  alias, 1 drivers
v0x561838fd0b40_0 .var "dout_valid_r", 0 0;
v0x561838fd0c00_0 .var "flag", 0 0;
v0x561838fd0cc0_0 .net "flag2", 0 0, L_0x561838fe7390;  1 drivers
v0x561838fd0d80_0 .net "rst", 0 0, L_0x7f27026542a0;  alias, 1 drivers
v0x561838fd0e40_0 .var "val", 0 0;
E_0x561838f2c500 .event posedge, v0x561838fb2300_0;
S_0x561838f92910 .scope module, "skid_buffer_rdata" "skid_buffer" 4 178, 5 3 0, S_0x561838fa02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 1 "din_ready"
    .port_info 5 /OUTPUT 1 "dout_valid"
    .port_info 6 /INPUT 1 "dout_ready"
    .port_info 7 /OUTPUT 32 "dout"
P_0x561838fd1070 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
L_0x561838fe8b20 .functor NOT 1, v0x561838fd1b70_0, C4<0>, C4<0>, C4<0>;
L_0x561838fe8be0 .functor OR 1, v0x561838fd4590_0, v0x561838fd1b70_0, C4<0>, C4<0>;
L_0x561838fe8ca0 .functor BUFZ 32, v0x561838fd1630_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561838fd1160_0 .net "clk", 0 0, o0x7f270269d018;  alias, 0 drivers
v0x561838fd1200_0 .net "din", 31 0, L_0x561838fe8f40;  alias, 1 drivers
v0x561838fd12c0_0 .var "din_r", 31 0;
v0x561838fd1380_0 .net "din_ready", 0 0, L_0x561838fe8b20;  alias, 1 drivers
v0x561838fd1440_0 .net "din_valid", 0 0, v0x561838fd4590_0;  alias, 1 drivers
v0x561838fd1550_0 .net "dout", 31 0, L_0x561838fe8ca0;  alias, 1 drivers
v0x561838fd1630_0 .var "dout_r", 31 0;
v0x561838fd1710_0 .net "dout_ready", 0 0, o0x7f270269d558;  alias, 0 drivers
v0x561838fd17d0_0 .net "dout_valid", 0 0, v0x561838fd1890_0;  alias, 1 drivers
v0x561838fd1890_0 .var "dout_valid_r", 0 0;
v0x561838fd1950_0 .var "flag", 0 0;
v0x561838fd1a10_0 .net "flag2", 0 0, L_0x561838fe8be0;  1 drivers
v0x561838fd1ad0_0 .net "rst", 0 0, L_0x7f27026542a0;  alias, 1 drivers
v0x561838fd1b70_0 .var "val", 0 0;
S_0x561838f93090 .scope module, "skid_buffer_waddr" "skid_buffer" 4 85, 5 3 0, S_0x561838fa02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 10 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 1 "din_ready"
    .port_info 5 /OUTPUT 1 "dout_valid"
    .port_info 6 /INPUT 1 "dout_ready"
    .port_info 7 /OUTPUT 10 "dout"
P_0x561838fd1d10 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000001010>;
L_0x561838fe7630 .functor NOT 1, v0x561838fd29e0_0, C4<0>, C4<0>, C4<0>;
L_0x561838fe76a0 .functor OR 1, o0x7f270269d888, v0x561838fd29e0_0, C4<0>, C4<0>;
L_0x561838fe7790 .functor BUFZ 10, v0x561838fd24a0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v0x561838fd1f60_0 .net "clk", 0 0, o0x7f270269d018;  alias, 0 drivers
v0x561838fd2050_0 .net "din", 9 0, L_0x561838fe7940;  1 drivers
v0x561838fd2130_0 .var "din_r", 9 0;
v0x561838fd21f0_0 .net "din_ready", 0 0, L_0x561838fe7630;  alias, 1 drivers
v0x561838fd22b0_0 .net "din_valid", 0 0, o0x7f270269d888;  alias, 0 drivers
v0x561838fd23c0_0 .net "dout", 9 0, L_0x561838fe7790;  alias, 1 drivers
v0x561838fd24a0_0 .var "dout_r", 9 0;
v0x561838fd2580_0 .net "dout_ready", 0 0, L_0x561838fe82e0;  alias, 1 drivers
v0x561838fd2640_0 .net "dout_valid", 0 0, v0x561838fd2700_0;  alias, 1 drivers
v0x561838fd2700_0 .var "dout_valid_r", 0 0;
v0x561838fd27c0_0 .var "flag", 0 0;
v0x561838fd2880_0 .net "flag2", 0 0, L_0x561838fe76a0;  1 drivers
v0x561838fd2940_0 .net "rst", 0 0, L_0x7f27026542a0;  alias, 1 drivers
v0x561838fd29e0_0 .var "val", 0 0;
S_0x561838f94020 .scope module, "skid_buffer_wdata" "skid_buffer" 4 100, 5 3 0, S_0x561838fa02d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 32 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 1 "din_ready"
    .port_info 5 /OUTPUT 1 "dout_valid"
    .port_info 6 /INPUT 1 "dout_ready"
    .port_info 7 /OUTPUT 32 "dout"
P_0x561838fd2bf0 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000100000>;
L_0x561838fe7a30 .functor NOT 1, v0x561838fd3890_0, C4<0>, C4<0>, C4<0>;
L_0x561838fe7aa0 .functor OR 1, o0x7f270269dc48, v0x561838fd3890_0, C4<0>, C4<0>;
v0x561838fd2e40_0 .net "clk", 0 0, o0x7f270269d018;  alias, 0 drivers
v0x561838fd2f00_0 .net "din", 31 0, o0x7f270269dbb8;  alias, 0 drivers
v0x561838fd2fe0_0 .var "din_r", 31 0;
v0x561838fd30a0_0 .net "din_ready", 0 0, L_0x561838fe7a30;  alias, 1 drivers
v0x561838fd3160_0 .net "din_valid", 0 0, o0x7f270269dc48;  alias, 0 drivers
v0x561838fd3270_0 .net "dout", 31 0, v0x561838fd3350_0;  alias, 1 drivers
v0x561838fd3350_0 .var "dout_r", 31 0;
v0x561838fd3430_0 .net "dout_ready", 0 0, L_0x561838fe84a0;  alias, 1 drivers
v0x561838fd34f0_0 .net "dout_valid", 0 0, v0x561838fd35b0_0;  alias, 1 drivers
v0x561838fd35b0_0 .var "dout_valid_r", 0 0;
v0x561838fd3670_0 .var "flag", 0 0;
v0x561838fd3730_0 .net "flag2", 0 0, L_0x561838fe7aa0;  1 drivers
v0x561838fd37f0_0 .net "rst", 0 0, L_0x7f27026542a0;  alias, 1 drivers
v0x561838fd3890_0 .var "val", 0 0;
S_0x561838fb4640 .scope module, "ram_inst" "async_true_dual_ram" 3 92, 6 8 0, S_0x561838fa0a80;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "addra"
    .port_info 1 /INPUT 10 "addrb"
    .port_info 2 /INPUT 32 "dina"
    .port_info 3 /INPUT 32 "dinb"
    .port_info 4 /INPUT 1 "clka"
    .port_info 5 /INPUT 1 "clkb"
    .port_info 6 /INPUT 1 "wea"
    .port_info 7 /INPUT 1 "web"
    .port_info 8 /INPUT 1 "ena"
    .port_info 9 /INPUT 1 "enb"
    .port_info 10 /INPUT 1 "rsta"
    .port_info 11 /INPUT 1 "rstb"
    .port_info 12 /INPUT 1 "regcea"
    .port_info 13 /INPUT 1 "regceb"
    .port_info 14 /OUTPUT 32 "douta"
    .port_info 15 /OUTPUT 32 "doutb"
P_0x561838fd4990 .param/str "INIT_FILE" 0 6 12, "\000";
P_0x561838fd49d0 .param/l "RAM_DEPTH" 0 6 10, +C4<00000000000000000000010000000000>;
P_0x561838fd4a10 .param/str "RAM_PERFORMANCE" 0 6 11, "LOW_LATENCY";
P_0x561838fd4a50 .param/l "RAM_WIDTH" 0 6 9, +C4<00000000000000000000000000100000>;
v0x561838fd7780 .array "BRAM", 0 1023, 31 0;
v0x561838fd7840_0 .net "addra", 9 0, L_0x561838fe9230;  alias, 1 drivers
v0x561838fd7920_0 .net "addrb", 9 0, L_0x561838fe87a0;  alias, 1 drivers
v0x561838fd7a20_0 .net "clka", 0 0, o0x7f270269d018;  alias, 0 drivers
v0x561838fd7ac0_0 .net "clkb", 0 0, o0x7f270269d018;  alias, 0 drivers
v0x561838fd7bb0_0 .net "dina", 31 0, L_0x561838fe6990;  alias, 1 drivers
v0x561838fd7c70_0 .net "dinb", 31 0, L_0x561838fe88a0;  alias, 1 drivers
v0x561838fd7d30_0 .net "douta", 31 0, L_0x561838fe8ed0;  alias, 1 drivers
v0x561838fd7df0_0 .net "doutb", 31 0, L_0x561838fe8f40;  alias, 1 drivers
L_0x7f2702654180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561838fd7f40_0 .net "ena", 0 0, L_0x7f2702654180;  1 drivers
L_0x7f27026541c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561838fd8000_0 .net "enb", 0 0, L_0x7f27026541c8;  1 drivers
v0x561838fd80c0_0 .var "ram_data_a", 31 0;
v0x561838fd81a0_0 .var "ram_data_b", 31 0;
o0x7f270269eb78 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fd8280_0 .net "regcea", 0 0, o0x7f270269eb78;  0 drivers
o0x7f270269eba8 .functor BUFZ 1, C4<z>; HiZ drive
v0x561838fd8340_0 .net "regceb", 0 0, o0x7f270269eba8;  0 drivers
L_0x7f2702654210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561838fd8400_0 .net "rsta", 0 0, L_0x7f2702654210;  1 drivers
L_0x7f2702654258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561838fd84c0_0 .net "rstb", 0 0, L_0x7f2702654258;  1 drivers
v0x561838fd8690_0 .net "wea", 0 0, L_0x561838fe6b90;  alias, 1 drivers
v0x561838fd8750_0 .net "web", 0 0, L_0x561838fe8910;  alias, 1 drivers
S_0x561838fd6f80 .scope function, "clogb2" "clogb2" 6 97, 6 97 0, S_0x561838fb4640;
 .timescale 0 0;
v0x561838fd7120_0 .var/i "clogb2", 31 0;
v0x561838fd7220_0 .var/i "depth", 31 0;
TD_fpga.axil_bram_inst.ram_inst.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fd7120_0, 0, 32;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x561838fd7220_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x561838fd7220_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x561838fd7220_0, 0, 32;
    %load/vec4 v0x561838fd7120_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561838fd7120_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x561838fd7300 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 6 38, 6 38 0, S_0x561838fb4640;
 .timescale 0 0;
v0x561838fd74a0_0 .var/i "ram_index", 31 0;
S_0x561838fd7580 .scope generate, "no_output_register" "no_output_register" 6 65, 6 65 0, S_0x561838fb4640;
 .timescale 0 0;
L_0x561838fe8ed0 .functor BUFZ 32, v0x561838fd80c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561838fe8f40 .functor BUFZ 32, v0x561838fd81a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x561838fda700 .scope module, "axil_reg_inst" "s_axil_reg" 2 150, 7 7 0, S_0x561838fbb3f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "bram_write"
    .port_info 1 /OUTPUT 32 "bram_addr"
    .port_info 2 /OUTPUT 1 "bram_we"
    .port_info 3 /INPUT 32 "bram_read"
    .port_info 4 /INPUT 1 "axi_clock"
    .port_info 5 /INPUT 1 "rst"
    .port_info 6 /INPUT 5 "s_axil_awaddr"
    .port_info 7 /INPUT 3 "s_axil_awprot"
    .port_info 8 /INPUT 1 "s_axil_awvalid"
    .port_info 9 /OUTPUT 1 "s_axil_awready"
    .port_info 10 /INPUT 32 "s_axil_wdata"
    .port_info 11 /INPUT 4 "s_axil_wstrb"
    .port_info 12 /INPUT 1 "s_axil_wvalid"
    .port_info 13 /OUTPUT 1 "s_axil_wready"
    .port_info 14 /OUTPUT 2 "s_axil_bresp"
    .port_info 15 /OUTPUT 1 "s_axil_bvalid"
    .port_info 16 /INPUT 1 "s_axil_bready"
    .port_info 17 /INPUT 5 "s_axil_araddr"
    .port_info 18 /INPUT 1 "s_axil_arvalid"
    .port_info 19 /OUTPUT 1 "s_axil_arready"
    .port_info 20 /INPUT 3 "s_axil_arprot"
    .port_info 21 /OUTPUT 32 "s_axil_rdata"
    .port_info 22 /OUTPUT 2 "s_axil_rresp"
    .port_info 23 /OUTPUT 1 "s_axil_rvalid"
    .port_info 24 /INPUT 1 "s_axil_rready"
P_0x561838fd6c40 .param/l "ADDR_WIDTH" 0 7 9, +C4<00000000000000000000000000000011>;
P_0x561838fd6c80 .param/l "DATA_WIDTH" 0 7 8, +C4<00000000000000000000000000100000>;
L_0x561838f188b0 .functor BUFZ 1, v0x561838fdb1b0_0, C4<0>, C4<0>, C4<0>;
L_0x561838f36300 .functor BUFZ 1, v0x561838fdb730_0, C4<0>, C4<0>, C4<0>;
L_0x561838f2a850 .functor BUFZ 32, v0x561838fdb3d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x561838f2a540 .functor OR 1, o0x7f270269fa18, L_0x561838fe6250, C4<0>, C4<0>;
L_0x561838fe63b0 .functor NOT 1, o0x7f270269fbc8, C4<0>, C4<0>, C4<0>;
L_0x561838fe6420 .functor AND 1, v0x561838fdb670_0, L_0x561838fe63b0, C4<1>, C4<1>;
L_0x561838fe6550 .functor NOT 1, v0x561838fdb1b0_0, C4<0>, C4<0>, C4<0>;
L_0x561838fe6620 .functor OR 1, o0x7f270269fad8, L_0x561838fe6550, C4<0>, C4<0>;
L_0x561838fe6690 .functor NOT 1, v0x561838fdb730_0, C4<0>, C4<0>, C4<0>;
L_0x561838fe6770 .functor OR 1, o0x7f270269fce8, L_0x561838fe6690, C4<0>, C4<0>;
L_0x561838fe67e0 .functor NOT 1, o0x7f270269fb08, C4<0>, C4<0>, C4<0>;
L_0x561838fe6700 .functor AND 1, v0x561838fdb270_0, L_0x561838fe67e0, C4<1>, C4<1>;
v0x561838fdb4b0_0 .array/port v0x561838fdb4b0, 0;
L_0x561838fe6990 .functor BUFZ 32, v0x561838fdb4b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x561838fdac60_0 .net *"_s17", 0 0, L_0x561838fe6250;  1 drivers
v0x561838fdad40_0 .net *"_s20", 0 0, L_0x561838fe63b0;  1 drivers
v0x561838fdae20_0 .net *"_s24", 0 0, L_0x561838fe6550;  1 drivers
v0x561838fdaee0_0 .net *"_s28", 0 0, L_0x561838fe6690;  1 drivers
v0x561838fdafc0_0 .net *"_s32", 0 0, L_0x561838fe67e0;  1 drivers
v0x561838fdb0f0_0 .var "axi_arready", 0 0;
v0x561838fdb1b0_0 .var "axi_awready", 0 0;
v0x561838fdb270_0 .var "axi_bvalid", 0 0;
v0x561838fdb330_0 .net "axi_clock", 0 0, o0x7f270269d018;  alias, 0 drivers
v0x561838fdb3d0_0 .var "axi_rdata", 31 0;
v0x561838fdb4b0 .array "axi_reg", 0 7, 31 0;
v0x561838fdb670_0 .var "axi_rvalid", 0 0;
v0x561838fdb730_0 .var "axi_wready", 0 0;
v0x561838fdb7f0_0 .net "bram_addr", 31 0, v0x561838fdb4b0_1;  alias, 1 drivers
v0x561838fdb8d0_0 .net "bram_read", 31 0, L_0x561838fe8ed0;  alias, 1 drivers
v0x561838fdb9e0_0 .net "bram_we", 0 0, L_0x561838fe6b90;  alias, 1 drivers
v0x561838fdbad0_0 .net "bram_write", 31 0, L_0x561838fe6990;  alias, 1 drivers
v0x561838fdbcf0_0 .var/i "i", 31 0;
v0x561838fdbdd0_0 .var "pre_raddr", 2 0;
v0x561838fdbeb0_0 .var "pre_waddr", 2 0;
v0x561838fdbf90_0 .var "pre_wdata", 31 0;
v0x561838fdc070_0 .var "pre_wstrb", 3 0;
v0x561838fdc150_0 .var "rd_addr", 2 0;
v0x561838fdc230_0 .net "read_resp_stall", 0 0, L_0x561838fe6420;  1 drivers
L_0x7f27026540a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x561838fdc2f0_0 .net "rst", 0 0, L_0x7f27026540a8;  1 drivers
v0x561838fdc3b0_0 .net "s_axil_araddr", 4 0, L_0x561838fe6e20;  1 drivers
v0x561838fdc490_0 .net "s_axil_arprot", 2 0, o0x7f270269f9b8;  alias, 0 drivers
v0x561838fdc570_0 .net "s_axil_arready", 0 0, v0x561838fdb0f0_0;  alias, 1 drivers
v0x561838fdc630_0 .net "s_axil_arvalid", 0 0, o0x7f270269fa18;  alias, 0 drivers
v0x561838fdc6f0_0 .net "s_axil_awaddr", 4 0, L_0x561838fe6d50;  1 drivers
v0x561838fdc7d0_0 .net "s_axil_awprot", 2 0, o0x7f270269fa78;  alias, 0 drivers
v0x561838fdc8b0_0 .net "s_axil_awready", 0 0, L_0x561838f188b0;  alias, 1 drivers
v0x561838fdc970_0 .net "s_axil_awvalid", 0 0, o0x7f270269fad8;  alias, 0 drivers
v0x561838fdcc40_0 .net "s_axil_bready", 0 0, o0x7f270269fb08;  alias, 0 drivers
v0x561838fdcd00_0 .net "s_axil_bresp", 1 0, L_0x7f2702654018;  alias, 1 drivers
v0x561838fdcde0_0 .net "s_axil_bvalid", 0 0, v0x561838fdb270_0;  alias, 1 drivers
v0x561838fdcea0_0 .net "s_axil_rdata", 31 0, L_0x561838f2a850;  alias, 1 drivers
v0x561838fdcf80_0 .net "s_axil_rready", 0 0, o0x7f270269fbc8;  alias, 0 drivers
v0x561838fdd020_0 .net "s_axil_rresp", 1 0, L_0x7f2702654060;  alias, 1 drivers
v0x561838fdd0c0_0 .net "s_axil_rvalid", 0 0, v0x561838fdb670_0;  alias, 1 drivers
v0x561838fdd180_0 .net "s_axil_wdata", 31 0, o0x7f270269fc58;  alias, 0 drivers
v0x561838fdd260_0 .net "s_axil_wready", 0 0, L_0x561838f36300;  alias, 1 drivers
v0x561838fdd320_0 .net "s_axil_wstrb", 3 0, o0x7f270269fcb8;  alias, 0 drivers
v0x561838fdd400_0 .net "s_axil_wvalid", 0 0, o0x7f270269fce8;  alias, 0 drivers
v0x561838fdd4c0_0 .net "valid_read_req", 0 0, L_0x561838f2a540;  1 drivers
v0x561838fdd580_0 .net "valid_write_addr", 0 0, L_0x561838fe6620;  1 drivers
v0x561838fdd640_0 .net "valid_write_data", 0 0, L_0x561838fe6770;  1 drivers
v0x561838fdd700_0 .var "waddr", 2 0;
v0x561838fdd7e0_0 .var "wdata", 31 0;
v0x561838fdd8c0_0 .net "write_resp_stall", 0 0, L_0x561838fe6700;  1 drivers
v0x561838fdd980_0 .var "wstrb", 3 0;
E_0x561838f2c700/0 .event edge, v0x561838fdb730_0, v0x561838fdbf90_0, v0x561838fdc070_0, v0x561838fdd180_0;
E_0x561838f2c700/1 .event edge, v0x561838fdd320_0;
E_0x561838f2c700 .event/or E_0x561838f2c700/0, E_0x561838f2c700/1;
E_0x561838f350c0 .event edge, v0x561838fdb1b0_0, v0x561838fdbeb0_0, v0x561838fdc6f0_0;
E_0x561838fbb910 .event edge, v0x561838fdb0f0_0, v0x561838fdbdd0_0, v0x561838fdc3b0_0;
L_0x561838fe6250 .reduce/nor v0x561838fdb0f0_0;
v0x561838fdb4b0_2 .array/port v0x561838fdb4b0, 2;
L_0x561838fe6b90 .part v0x561838fdb4b0_2, 0, 1;
S_0x561838fdde50 .scope module, "system_wrapper_inst" "system_wrapper" 2 78, 8 2 0, S_0x561838fbb3f0;
 .timescale 0 0;
    .port_info 0 /INOUT 15 "DDR_addr"
    .port_info 1 /INOUT 3 "DDR_ba"
    .port_info 2 /INOUT 1 "DDR_cas_n"
    .port_info 3 /INOUT 1 "DDR_ck_n"
    .port_info 4 /INOUT 1 "DDR_ck_p"
    .port_info 5 /INOUT 1 "DDR_cke"
    .port_info 6 /INOUT 1 "DDR_cs_n"
    .port_info 7 /INOUT 4 "DDR_dm"
    .port_info 8 /INOUT 32 "DDR_dq"
    .port_info 9 /INOUT 4 "DDR_dqs_n"
    .port_info 10 /INOUT 4 "DDR_dqs_p"
    .port_info 11 /INOUT 1 "DDR_odt"
    .port_info 12 /INOUT 1 "DDR_ras_n"
    .port_info 13 /INOUT 1 "DDR_reset_n"
    .port_info 14 /INOUT 1 "DDR_we_n"
    .port_info 15 /INOUT 1 "FIXED_IO_ddr_vrn"
    .port_info 16 /INOUT 1 "FIXED_IO_ddr_vrp"
    .port_info 17 /INOUT 54 "FIXED_IO_mio"
    .port_info 18 /INOUT 1 "FIXED_IO_ps_clk"
    .port_info 19 /INOUT 1 "FIXED_IO_ps_porb"
    .port_info 20 /INOUT 1 "FIXED_IO_ps_srstb"
    .port_info 21 /OUTPUT 32 "M00_AXI_araddr"
    .port_info 22 /OUTPUT 3 "M00_AXI_arprot"
    .port_info 23 /INPUT 1 "M00_AXI_arready"
    .port_info 24 /OUTPUT 1 "M00_AXI_arvalid"
    .port_info 25 /OUTPUT 32 "M00_AXI_awaddr"
    .port_info 26 /OUTPUT 3 "M00_AXI_awprot"
    .port_info 27 /INPUT 1 "M00_AXI_awready"
    .port_info 28 /OUTPUT 1 "M00_AXI_awvalid"
    .port_info 29 /OUTPUT 1 "M00_AXI_bready"
    .port_info 30 /INPUT 2 "M00_AXI_bresp"
    .port_info 31 /INPUT 1 "M00_AXI_bvalid"
    .port_info 32 /INPUT 32 "M00_AXI_rdata"
    .port_info 33 /OUTPUT 1 "M00_AXI_rready"
    .port_info 34 /INPUT 2 "M00_AXI_rresp"
    .port_info 35 /INPUT 1 "M00_AXI_rvalid"
    .port_info 36 /OUTPUT 32 "M00_AXI_wdata"
    .port_info 37 /INPUT 1 "M00_AXI_wready"
    .port_info 38 /OUTPUT 4 "M00_AXI_wstrb"
    .port_info 39 /OUTPUT 1 "M00_AXI_wvalid"
    .port_info 40 /OUTPUT 32 "M01_AXI_araddr"
    .port_info 41 /OUTPUT 3 "M01_AXI_arprot"
    .port_info 42 /INPUT 1 "M01_AXI_arready"
    .port_info 43 /OUTPUT 1 "M01_AXI_arvalid"
    .port_info 44 /OUTPUT 32 "M01_AXI_awaddr"
    .port_info 45 /OUTPUT 3 "M01_AXI_awprot"
    .port_info 46 /INPUT 1 "M01_AXI_awready"
    .port_info 47 /OUTPUT 1 "M01_AXI_awvalid"
    .port_info 48 /OUTPUT 1 "M01_AXI_bready"
    .port_info 49 /INPUT 2 "M01_AXI_bresp"
    .port_info 50 /INPUT 1 "M01_AXI_bvalid"
    .port_info 51 /INPUT 32 "M01_AXI_rdata"
    .port_info 52 /OUTPUT 1 "M01_AXI_rready"
    .port_info 53 /INPUT 2 "M01_AXI_rresp"
    .port_info 54 /INPUT 1 "M01_AXI_rvalid"
    .port_info 55 /OUTPUT 32 "M01_AXI_wdata"
    .port_info 56 /INPUT 1 "M01_AXI_wready"
    .port_info 57 /OUTPUT 4 "M01_AXI_wstrb"
    .port_info 58 /OUTPUT 1 "M01_AXI_wvalid"
    .port_info 59 /OUTPUT 1 "adc_clk_out"
    .port_info 60 /OUTPUT 1 "axi_clock"
v0x561838fde5e0_0 .net "DDR_addr", 14 0, o0x7f27026a0318;  alias, 0 drivers
v0x561838fde6c0_0 .net "DDR_ba", 2 0, o0x7f27026a0348;  alias, 0 drivers
v0x561838fde7a0_0 .net "DDR_cas_n", 0 0, o0x7f27026a0378;  alias, 0 drivers
v0x561838fde840_0 .net "DDR_ck_n", 0 0, o0x7f27026a03a8;  alias, 0 drivers
v0x561838fde900_0 .net "DDR_ck_p", 0 0, o0x7f27026a03d8;  alias, 0 drivers
v0x561838fdea10_0 .net "DDR_cke", 0 0, o0x7f27026a0408;  alias, 0 drivers
v0x561838fdead0_0 .net "DDR_cs_n", 0 0, o0x7f27026a0438;  alias, 0 drivers
v0x561838fdeb90_0 .net "DDR_dm", 3 0, o0x7f27026a0468;  alias, 0 drivers
v0x561838fdec70_0 .net "DDR_dq", 31 0, o0x7f27026a0498;  alias, 0 drivers
v0x561838fded50_0 .net "DDR_dqs_n", 3 0, o0x7f27026a04c8;  alias, 0 drivers
v0x561838fdee30_0 .net "DDR_dqs_p", 3 0, o0x7f27026a04f8;  alias, 0 drivers
v0x561838fdef10_0 .net "DDR_odt", 0 0, o0x7f27026a0528;  alias, 0 drivers
v0x561838fdefd0_0 .net "DDR_ras_n", 0 0, o0x7f27026a0558;  alias, 0 drivers
v0x561838fdf090_0 .net "DDR_reset_n", 0 0, o0x7f27026a0588;  alias, 0 drivers
v0x561838fdf150_0 .net "DDR_we_n", 0 0, o0x7f27026a05b8;  alias, 0 drivers
v0x561838fdf210_0 .net "FIXED_IO_ddr_vrn", 0 0, o0x7f27026a05e8;  alias, 0 drivers
v0x561838fdf2d0_0 .net "FIXED_IO_ddr_vrp", 0 0, o0x7f27026a0618;  alias, 0 drivers
v0x561838fdf390_0 .net "FIXED_IO_mio", 53 0, o0x7f27026a0648;  alias, 0 drivers
v0x561838fdf470_0 .net "FIXED_IO_ps_clk", 0 0, o0x7f27026a0678;  alias, 0 drivers
v0x561838fdf530_0 .net "FIXED_IO_ps_porb", 0 0, o0x7f27026a06a8;  alias, 0 drivers
v0x561838fdf5f0_0 .net "FIXED_IO_ps_srstb", 0 0, o0x7f27026a06d8;  alias, 0 drivers
v0x561838fdf6b0_0 .net "M00_AXI_araddr", 31 0, o0x7f27026a0708;  alias, 0 drivers
v0x561838fdf790_0 .net "M00_AXI_arprot", 2 0, o0x7f270269f9b8;  alias, 0 drivers
v0x561838fdf850_0 .net "M00_AXI_arready", 0 0, v0x561838fdb0f0_0;  alias, 1 drivers
v0x561838fdf8f0_0 .net "M00_AXI_arvalid", 0 0, o0x7f270269fa18;  alias, 0 drivers
v0x561838fdf990_0 .net "M00_AXI_awaddr", 31 0, o0x7f27026a0738;  alias, 0 drivers
v0x561838fdfa50_0 .net "M00_AXI_awprot", 2 0, o0x7f270269fa78;  alias, 0 drivers
v0x561838fdfb10_0 .net "M00_AXI_awready", 0 0, L_0x561838f188b0;  alias, 1 drivers
v0x561838fdfbe0_0 .net "M00_AXI_awvalid", 0 0, o0x7f270269fad8;  alias, 0 drivers
v0x561838fdfcb0_0 .net "M00_AXI_bready", 0 0, o0x7f270269fb08;  alias, 0 drivers
v0x561838fdfd80_0 .net "M00_AXI_bresp", 1 0, L_0x7f2702654018;  alias, 1 drivers
v0x561838fdfe50_0 .net "M00_AXI_bvalid", 0 0, v0x561838fdb270_0;  alias, 1 drivers
v0x561838fdff20_0 .net "M00_AXI_rdata", 31 0, L_0x561838f2a850;  alias, 1 drivers
v0x561838fe0200_0 .net "M00_AXI_rready", 0 0, o0x7f270269fbc8;  alias, 0 drivers
v0x561838fe02d0_0 .net "M00_AXI_rresp", 1 0, L_0x7f2702654060;  alias, 1 drivers
v0x561838fe03a0_0 .net "M00_AXI_rvalid", 0 0, v0x561838fdb670_0;  alias, 1 drivers
v0x561838fe0470_0 .net "M00_AXI_wdata", 31 0, o0x7f270269fc58;  alias, 0 drivers
v0x561838fe0540_0 .net "M00_AXI_wready", 0 0, L_0x561838f36300;  alias, 1 drivers
v0x561838fe0610_0 .net "M00_AXI_wstrb", 3 0, o0x7f270269fcb8;  alias, 0 drivers
v0x561838fe06e0_0 .net "M00_AXI_wvalid", 0 0, o0x7f270269fce8;  alias, 0 drivers
v0x561838fe07b0_0 .net "M01_AXI_araddr", 31 0, o0x7f27026a0768;  alias, 0 drivers
v0x561838fe0870_0 .net "M01_AXI_arprot", 2 0, o0x7f270269e308;  alias, 0 drivers
v0x561838fe0930_0 .net "M01_AXI_arready", 0 0, L_0x561838fe7320;  alias, 1 drivers
v0x561838fe09f0_0 .net "M01_AXI_arvalid", 0 0, o0x7f270269d0d8;  alias, 0 drivers
v0x561838fe0ab0_0 .net "M01_AXI_awaddr", 31 0, o0x7f27026a0798;  alias, 0 drivers
v0x561838fe0b90_0 .net "M01_AXI_awprot", 2 0, o0x7f270269e368;  alias, 0 drivers
v0x561838fe0ca0_0 .net "M01_AXI_awready", 0 0, L_0x561838fe7630;  alias, 1 drivers
v0x561838fe0d60_0 .net "M01_AXI_awvalid", 0 0, o0x7f270269d888;  alias, 0 drivers
v0x561838fe0e20_0 .net "M01_AXI_bready", 0 0, o0x7f270269e398;  alias, 0 drivers
v0x561838fe0f30_0 .net "M01_AXI_bresp", 1 0, L_0x7f2702654138;  alias, 1 drivers
v0x561838fe1040_0 .net "M01_AXI_bvalid", 0 0, v0x561838fd43a0_0;  alias, 1 drivers
v0x561838fe1150_0 .net "M01_AXI_rdata", 31 0, L_0x561838fe8ca0;  alias, 1 drivers
v0x561838fe1210_0 .net "M01_AXI_rready", 0 0, o0x7f270269d558;  alias, 0 drivers
v0x561838fe12d0_0 .net "M01_AXI_rresp", 1 0, L_0x7f27026540f0;  alias, 1 drivers
v0x561838fe13e0_0 .net "M01_AXI_rvalid", 0 0, v0x561838fd1890_0;  alias, 1 drivers
v0x561838fe14a0_0 .net "M01_AXI_wdata", 31 0, o0x7f270269dbb8;  alias, 0 drivers
v0x561838fe1560_0 .net "M01_AXI_wready", 0 0, L_0x561838fe7a30;  alias, 1 drivers
v0x561838fe1620_0 .net "M01_AXI_wstrb", 3 0, o0x7f270269e458;  alias, 0 drivers
v0x561838fe1730_0 .net "M01_AXI_wvalid", 0 0, o0x7f270269dc48;  alias, 0 drivers
v0x561838fe17f0_0 .net "adc_clk_out", 0 0, o0x7f27026a07c8;  alias, 0 drivers
v0x561838fe18b0_0 .net "axi_clock", 0 0, o0x7f270269d018;  alias, 0 drivers
    .scope S_0x561838fda700;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561838fdb1b0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x561838fda700;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561838fdb730_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x561838fda700;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fdb270_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x561838fda700;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561838fdb0f0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x561838fda700;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fdb3d0_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x561838fda700;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fdb670_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x561838fda700;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fdbcf0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x561838fdbcf0_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561838fdbcf0_0;
    %store/vec4a v0x561838fdb4b0, 4, 0;
    %load/vec4 v0x561838fdbcf0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561838fdbcf0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x561838fda700;
T_8 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fdc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fdb670_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x561838fdc230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fdb670_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x561838fdd4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fdb670_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fdb670_0, 0;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x561838fda700;
T_9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561838fdbdd0_0, 0, 3;
    %end;
    .thread T_9;
    .scope S_0x561838fda700;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561838fdc150_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_0x561838fda700;
T_11 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fdc570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x561838fdc3b0_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x561838fdbdd0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x561838fda700;
T_12 ;
    %wait E_0x561838fbb910;
    %load/vec4 v0x561838fdb0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x561838fdbdd0_0;
    %store/vec4 v0x561838fdc150_0, 0, 3;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x561838fdc3b0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x561838fdc150_0, 0, 3;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x561838fda700;
T_13 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fdc230_0;
    %nor/r;
    %load/vec4 v0x561838fdd4c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x561838fdc150_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x561838fdb8d0_0;
    %assign/vec4 v0x561838fdb3d0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x561838fdc150_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x561838fdb4b0, 4;
    %assign/vec4 v0x561838fdb3d0_0, 0;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x561838fda700;
T_14 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fdc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fdb0f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x561838fdc230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x561838fdd4c0_0;
    %inv;
    %assign/vec4 v0x561838fdb0f0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fdb0f0_0, 0;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x561838fda700;
T_15 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561838fdbeb0_0, 0, 3;
    %end;
    .thread T_15;
    .scope S_0x561838fda700;
T_16 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x561838fdd700_0, 0, 3;
    %end;
    .thread T_16;
    .scope S_0x561838fda700;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fdbf90_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x561838fda700;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fdd7e0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x561838fda700;
T_19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561838fdc070_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_0x561838fda700;
T_20 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x561838fdd980_0, 0, 4;
    %end;
    .thread T_20;
    .scope S_0x561838fda700;
T_21 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fdc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fdb1b0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x561838fdd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x561838fdd580_0;
    %nor/r;
    %assign/vec4 v0x561838fdb1b0_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x561838fdd640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fdb1b0_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x561838fdd580_0;
    %inv;
    %assign/vec4 v0x561838fdb1b0_0, 0;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x561838fda700;
T_22 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fdc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fdb730_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x561838fdd8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x561838fdd640_0;
    %nor/r;
    %assign/vec4 v0x561838fdb730_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x561838fdd640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fdb730_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x561838fdd640_0;
    %inv;
    %assign/vec4 v0x561838fdb730_0, 0;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x561838fda700;
T_23 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fdc8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x561838fdc6f0_0;
    %parti/s 3, 2, 3;
    %assign/vec4 v0x561838fdbeb0_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x561838fda700;
T_24 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fdd260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x561838fdd180_0;
    %assign/vec4 v0x561838fdbf90_0, 0;
    %load/vec4 v0x561838fdd320_0;
    %assign/vec4 v0x561838fdc070_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x561838fda700;
T_25 ;
    %wait E_0x561838f350c0;
    %load/vec4 v0x561838fdb1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x561838fdbeb0_0;
    %store/vec4 v0x561838fdd700_0, 0, 3;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x561838fdc6f0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x561838fdd700_0, 0, 3;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x561838fda700;
T_26 ;
    %wait E_0x561838f2c700;
    %load/vec4 v0x561838fdb730_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x561838fdbf90_0;
    %store/vec4 v0x561838fdd7e0_0, 0, 32;
    %load/vec4 v0x561838fdc070_0;
    %store/vec4 v0x561838fdd980_0, 0, 4;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x561838fdd180_0;
    %store/vec4 v0x561838fdd7e0_0, 0, 32;
    %load/vec4 v0x561838fdd320_0;
    %store/vec4 v0x561838fdd980_0, 0, 4;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x561838fda700;
T_27 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fdd8c0_0;
    %inv;
    %load/vec4 v0x561838fdd580_0;
    %and;
    %load/vec4 v0x561838fdd640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x561838fdd980_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x561838fdd7e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x561838fdd700_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561838fdb4b0, 0, 4;
T_27.2 ;
    %load/vec4 v0x561838fdd980_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %load/vec4 v0x561838fdd7e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x561838fdd700_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561838fdb4b0, 4, 5;
T_27.4 ;
    %load/vec4 v0x561838fdd980_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0x561838fdd7e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x561838fdd700_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561838fdb4b0, 4, 5;
T_27.6 ;
    %load/vec4 v0x561838fdd980_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %load/vec4 v0x561838fdd7e0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x561838fdd700_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x561838fdb4b0, 4, 5;
T_27.8 ;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x561838fda700;
T_28 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fdc2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fdb270_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x561838fdd580_0;
    %load/vec4 v0x561838fdd640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fdb270_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x561838fdcc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fdb270_0, 0;
T_28.4 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x561838f921a0;
T_29 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561838fb3810_0, 0, 10;
    %end;
    .thread T_29;
    .scope S_0x561838f921a0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd0e40_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x561838f921a0;
T_31 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd0e40_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x561838fa2990_0;
    %load/vec4 v0x561838fb4320_0;
    %and;
    %load/vec4 v0x561838fd0a80_0;
    %load/vec4 v0x561838fd09c0_0;
    %inv;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd0e40_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x561838fd09c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd0e40_0, 0;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x561838f921a0;
T_32 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561838fb3810_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x561838fa2990_0;
    %load/vec4 v0x561838fb4320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x561838fb29f0_0;
    %assign/vec4 v0x561838fb3810_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x561838f921a0;
T_33 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561838fa3de0_0, 0, 10;
    %end;
    .thread T_33;
    .scope S_0x561838f921a0;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd0b40_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x561838f921a0;
T_35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd0c00_0, 0, 1;
    %end;
    .thread T_35;
    .scope S_0x561838f921a0;
T_36 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd0b40_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x561838fd0a80_0;
    %inv;
    %load/vec4 v0x561838fd09c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x561838fa2990_0;
    %load/vec4 v0x561838fd0e40_0;
    %or;
    %assign/vec4 v0x561838fd0b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd0c00_0, 0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd0c00_0, 0;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x561838f921a0;
T_37 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd0d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561838fa3de0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x561838fd0a80_0;
    %inv;
    %load/vec4 v0x561838fd09c0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x561838fd0e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.4, 8;
    %load/vec4 v0x561838fb3810_0;
    %assign/vec4 v0x561838fa3de0_0, 0;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x561838fa2990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.6, 8;
    %load/vec4 v0x561838fb29f0_0;
    %assign/vec4 v0x561838fa3de0_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561838fa3de0_0, 0;
T_37.7 ;
T_37.5 ;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x561838f93090;
T_38 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561838fd2130_0, 0, 10;
    %end;
    .thread T_38;
    .scope S_0x561838f93090;
T_39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd29e0_0, 0, 1;
    %end;
    .thread T_39;
    .scope S_0x561838f93090;
T_40 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd2940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd29e0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x561838fd22b0_0;
    %load/vec4 v0x561838fd21f0_0;
    %and;
    %load/vec4 v0x561838fd2640_0;
    %load/vec4 v0x561838fd2580_0;
    %inv;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd29e0_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0x561838fd2580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd29e0_0, 0;
T_40.4 ;
T_40.3 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x561838f93090;
T_41 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd2940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561838fd2130_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x561838fd22b0_0;
    %load/vec4 v0x561838fd21f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x561838fd2050_0;
    %assign/vec4 v0x561838fd2130_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x561838f93090;
T_42 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561838fd24a0_0, 0, 10;
    %end;
    .thread T_42;
    .scope S_0x561838f93090;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd2700_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x561838f93090;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd27c0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x561838f93090;
T_45 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd2940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd2700_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x561838fd2640_0;
    %inv;
    %load/vec4 v0x561838fd2580_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x561838fd22b0_0;
    %load/vec4 v0x561838fd29e0_0;
    %or;
    %assign/vec4 v0x561838fd2700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd27c0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd27c0_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x561838f93090;
T_46 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd2940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561838fd24a0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x561838fd2640_0;
    %inv;
    %load/vec4 v0x561838fd2580_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x561838fd29e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.4, 8;
    %load/vec4 v0x561838fd2130_0;
    %assign/vec4 v0x561838fd24a0_0, 0;
    %jmp T_46.5;
T_46.4 ;
    %load/vec4 v0x561838fd22b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.6, 8;
    %load/vec4 v0x561838fd2050_0;
    %assign/vec4 v0x561838fd24a0_0, 0;
    %jmp T_46.7;
T_46.6 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x561838fd24a0_0, 0;
T_46.7 ;
T_46.5 ;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x561838f94020;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fd2fe0_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x561838f94020;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd3890_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_0x561838f94020;
T_49 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd37f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd3890_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x561838fd3160_0;
    %load/vec4 v0x561838fd30a0_0;
    %and;
    %load/vec4 v0x561838fd34f0_0;
    %load/vec4 v0x561838fd3430_0;
    %inv;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd3890_0, 0;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0x561838fd3430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd3890_0, 0;
T_49.4 ;
T_49.3 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x561838f94020;
T_50 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd37f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561838fd2fe0_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x561838fd3160_0;
    %load/vec4 v0x561838fd30a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x561838fd2f00_0;
    %assign/vec4 v0x561838fd2fe0_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x561838f94020;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fd3350_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x561838f94020;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd35b0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x561838f94020;
T_53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd3670_0, 0, 1;
    %end;
    .thread T_53;
    .scope S_0x561838f94020;
T_54 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd37f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd35b0_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x561838fd34f0_0;
    %inv;
    %load/vec4 v0x561838fd3430_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x561838fd3160_0;
    %load/vec4 v0x561838fd3890_0;
    %or;
    %assign/vec4 v0x561838fd35b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd3670_0, 0;
    %jmp T_54.3;
T_54.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd3670_0, 0;
T_54.3 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x561838f94020;
T_55 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd37f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561838fd3350_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x561838fd34f0_0;
    %inv;
    %load/vec4 v0x561838fd3430_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x561838fd3890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.4, 8;
    %load/vec4 v0x561838fd2fe0_0;
    %assign/vec4 v0x561838fd3350_0, 0;
    %jmp T_55.5;
T_55.4 ;
    %load/vec4 v0x561838fd3160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.6, 8;
    %load/vec4 v0x561838fd2f00_0;
    %assign/vec4 v0x561838fd3350_0, 0;
    %jmp T_55.7;
T_55.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561838fd3350_0, 0;
T_55.7 ;
T_55.5 ;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x561838f92910;
T_56 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fd12c0_0, 0, 32;
    %end;
    .thread T_56;
    .scope S_0x561838f92910;
T_57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd1b70_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x561838f92910;
T_58 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd1b70_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x561838fd1440_0;
    %load/vec4 v0x561838fd1380_0;
    %and;
    %load/vec4 v0x561838fd17d0_0;
    %load/vec4 v0x561838fd1710_0;
    %inv;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd1b70_0, 0;
    %jmp T_58.3;
T_58.2 ;
    %load/vec4 v0x561838fd1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd1b70_0, 0;
T_58.4 ;
T_58.3 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x561838f92910;
T_59 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561838fd12c0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x561838fd1440_0;
    %load/vec4 v0x561838fd1380_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0x561838fd1200_0;
    %assign/vec4 v0x561838fd12c0_0, 0;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x561838f92910;
T_60 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fd1630_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x561838f92910;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd1890_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x561838f92910;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd1950_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x561838f92910;
T_63 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd1890_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x561838fd17d0_0;
    %inv;
    %load/vec4 v0x561838fd1710_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x561838fd1440_0;
    %load/vec4 v0x561838fd1b70_0;
    %or;
    %assign/vec4 v0x561838fd1890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd1950_0, 0;
    %jmp T_63.3;
T_63.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd1950_0, 0;
T_63.3 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x561838f92910;
T_64 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd1ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561838fd1630_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x561838fd17d0_0;
    %inv;
    %load/vec4 v0x561838fd1710_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x561838fd1b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.4, 8;
    %load/vec4 v0x561838fd12c0_0;
    %assign/vec4 v0x561838fd1630_0, 0;
    %jmp T_64.5;
T_64.4 ;
    %load/vec4 v0x561838fd1440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.6, 8;
    %load/vec4 v0x561838fd1200_0;
    %assign/vec4 v0x561838fd1630_0, 0;
    %jmp T_64.7;
T_64.6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x561838fd1630_0, 0;
T_64.7 ;
T_64.5 ;
T_64.2 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x561838fa02d0;
T_65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd4b60_0, 0, 1;
    %end;
    .thread T_65;
    .scope S_0x561838fa02d0;
T_66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd6730_0, 0, 1;
    %end;
    .thread T_66;
    .scope S_0x561838fa02d0;
T_67 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd4ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd4b60_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x561838fd5fe0_0;
    %load/vec4 v0x561838fd5f10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd4b60_0, 0;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x561838fd4c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd4b60_0, 0;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x561838fd58f0_0;
    %load/vec4 v0x561838fd5a60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd4b60_0, 0;
T_67.6 ;
T_67.5 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x561838fa02d0;
T_68 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd4ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd6730_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x561838fd63f0_0;
    %load/vec4 v0x561838fd6320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd6730_0, 0;
    %jmp T_68.3;
T_68.2 ;
    %load/vec4 v0x561838fd67d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd6730_0, 0;
    %jmp T_68.5;
T_68.4 ;
    %load/vec4 v0x561838fd53d0_0;
    %load/vec4 v0x561838fd5530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd6730_0, 0;
T_68.6 ;
T_68.5 ;
T_68.3 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x561838fa02d0;
T_69 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x561838fd4730_0, 0, 10;
    %end;
    .thread T_69;
    .scope S_0x561838fa02d0;
T_70 ;
    %wait E_0x561838f2cf90;
    %load/vec4 v0x561838fd63f0_0;
    %load/vec4 v0x561838fd6320_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x561838fd6250_0;
    %store/vec4 v0x561838fd4730_0, 0, 10;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x561838fd5e40_0;
    %store/vec4 v0x561838fd4730_0, 0, 10;
T_70.1 ;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x561838fa02d0;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd4590_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x561838fa02d0;
T_72 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd4ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd4590_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x561838fd5f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd4590_0, 0;
    %jmp T_72.3;
T_72.2 ;
    %load/vec4 v0x561838fd58f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd4590_0, 0;
T_72.4 ;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x561838fa02d0;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561838fd43a0_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0x561838fa02d0;
T_74 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd4ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd43a0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x561838fd6320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561838fd43a0_0, 0;
    %jmp T_74.3;
T_74.2 ;
    %load/vec4 v0x561838fd53d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561838fd43a0_0, 0;
T_74.4 ;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x561838fd7300;
T_75 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fd74a0_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x561838fd74a0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_75.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x561838fd74a0_0;
    %store/vec4a v0x561838fd7780, 4, 0;
    %load/vec4 v0x561838fd74a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561838fd74a0_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %end;
    .thread T_75;
    .scope S_0x561838fb4640;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fd80c0_0, 0, 32;
    %end;
    .thread T_76;
    .scope S_0x561838fb4640;
T_77 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561838fd81a0_0, 0, 32;
    %end;
    .thread T_77;
    .scope S_0x561838fb4640;
T_78 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd7f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x561838fd8690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x561838fd7bb0_0;
    %load/vec4 v0x561838fd7840_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561838fd7780, 0, 4;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x561838fd7840_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x561838fd7780, 4;
    %assign/vec4 v0x561838fd80c0_0, 0;
T_78.3 ;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x561838fb4640;
T_79 ;
    %wait E_0x561838f2c500;
    %load/vec4 v0x561838fd8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0x561838fd8750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x561838fd7c70_0;
    %load/vec4 v0x561838fd7920_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561838fd7780, 0, 4;
    %jmp T_79.3;
T_79.2 ;
    %load/vec4 v0x561838fd7920_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x561838fd7780, 4;
    %assign/vec4 v0x561838fd81a0_0, 0;
T_79.3 ;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "fpga.v";
    "./axil_bram.v";
    "./axil_bram_arbiter.v";
    "./skid_buffer.v";
    "./async_true_dual_ram.v";
    "./s_axil_reg.v";
    "./system_wrapper.v";
