

Microchip MPLAB XC8 Assembler V2.36 build 20220127204148 
                                                                                               Mon May 30 18:21:20 2022

Microchip MPLAB XC8 C Compiler v2.36 (Free license) build 20220127204148 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.40
    15                           ; Generated 17/11/2021 GMT
    16                           ; 
    17                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49  0000                     _LATD	set	3980
    50  0000                     _PORTBbits	set	3969
    51  0000                     _PORTD	set	3971
    52  0000                     _LATDbits	set	3980
    53  0000                     _TRISBbits	set	3987
    54  0000                     _TRISD	set	3989
    55  0000                     _T0CON	set	4053
    56  0000                     _LATBbits	set	3978
    57  0000                     _INTCONbits	set	4082
    58  0000                     _TMR0L	set	4054
    59                           
    60                           ; #config settings
    61                           
    62                           	psect	cinit
    63  007F74                     __pcinit:
    64                           	callstack 0
    65  007F74                     start_initialization:
    66                           	callstack 0
    67  007F74                     __initialization:
    68                           	callstack 0
    69  007F74                     end_of_initialization:
    70                           	callstack 0
    71  007F74                     __end_of__initialization:
    72                           	callstack 0
    73  007F74  0100               	movlb	0
    74  007F76  EFC1  F03F         	goto	_main	;jump to C main() function
    75                           
    76                           	psect	cstackCOMRAM
    77  000001                     __pcstackCOMRAM:
    78                           	callstack 0
    79  000001                     ??_main:
    80                           
    81                           ; 1 bytes @ 0x0
    82  000001                     	ds	2
    83                           
    84 ;;
    85 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    86 ;;
    87 ;; *************** function _main *****************
    88 ;; Defined at:
    89 ;;		line 10 in file "../20221_sem11_el53_servo.X/maincode3.c"
    90 ;; Parameters:    Size  Location     Type
    91 ;;		None
    92 ;; Auto vars:     Size  Location     Type
    93 ;;		None
    94 ;; Return value:  Size  Location     Type
    95 ;;                  1    wreg      void 
    96 ;; Registers used:
    97 ;;		wreg, status,2, cstack
    98 ;; Tracked objects:
    99 ;;		On entry : 0/0
   100 ;;		On exit  : 0/0
   101 ;;		Unchanged: 0/0
   102 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   103 ;;      Params:         0       0       0       0       0       0       0       0       0
   104 ;;      Locals:         0       0       0       0       0       0       0       0       0
   105 ;;      Temps:          2       0       0       0       0       0       0       0       0
   106 ;;      Totals:         2       0       0       0       0       0       0       0       0
   107 ;;Total ram usage:        2 bytes
   108 ;; Hardware stack levels required when called: 1
   109 ;; This function calls:
   110 ;;		_configuro
   111 ;; This function is called by:
   112 ;;		Startup code after reset
   113 ;; This function uses a non-reentrant model
   114 ;;
   115                           
   116                           	psect	text0
   117  007F82                     __ptext0:
   118                           	callstack 0
   119  007F82                     _main:
   120                           	callstack 30
   121  007F82                     
   122                           ;../20221_sem11_el53_servo.X/maincode3.c: 11:     configuro();
   123  007F82  ECBD  F03F         	call	_configuro	;wreg free
   124  007F86                     l963:
   125                           
   126                           ;../20221_sem11_el53_servo.X/maincode3.c: 13:         if(PORTBbits.RB0 == 1){
   127  007F86  A081               	btfss	129,0,c	;volatile
   128  007F88  EFC8  F03F         	goto	u121
   129  007F8C  EFCA  F03F         	goto	u120
   130  007F90                     u121:
   131  007F90  EFE4  F03F         	goto	l97
   132  007F94                     u120:
   133  007F94                     
   134                           ;../20221_sem11_el53_servo.X/maincode3.c: 14:             LATBbits.LB7 = 1;
   135  007F94  8E8A               	bsf	138,7,c	;volatile
   136  007F96                     
   137                           ;../20221_sem11_el53_servo.X/maincode3.c: 15:             TMR0L = 162;
   138  007F96  0EA2               	movlw	162
   139  007F98  6ED6               	movwf	214,c	;volatile
   140  007F9A                     l98:
   141  007F9A  A4F2               	btfss	242,2,c	;volatile
   142  007F9C  EFD2  F03F         	goto	u131
   143  007FA0  EFD4  F03F         	goto	u130
   144  007FA4                     u131:
   145  007FA4  EFCD  F03F         	goto	l98
   146  007FA8                     u130:
   147  007FA8                     
   148                           ;../20221_sem11_el53_servo.X/maincode3.c: 17:             LATBbits.LB7 = 0;
   149  007FA8  9E8A               	bcf	138,7,c	;volatile
   150  007FAA                     
   151                           ;../20221_sem11_el53_servo.X/maincode3.c: 18:             _delay((unsigned long)((20000)
      +                          *(48000000UL/4000000.0)));
   152  007FAA  0E02               	movlw	2
   153  007FAC  6E02               	movwf	(??_main+1)^0,c
   154  007FAE  0E38               	movlw	56
   155  007FB0  6E01               	movwf	??_main^0,c
   156  007FB2  0EAD               	movlw	173
   157  007FB4                     u157:
   158  007FB4  2EE8               	decfsz	wreg,f,c
   159  007FB6  D7FE               	bra	u157
   160  007FB8  2E01               	decfsz	??_main^0,f,c
   161  007FBA  D7FC               	bra	u157
   162  007FBC  2E02               	decfsz	(??_main+1)^0,f,c
   163  007FBE  D7FA               	bra	u157
   164  007FC0  F000               	nop	
   165  007FC2                     
   166                           ;../20221_sem11_el53_servo.X/maincode3.c: 19:             INTCONbits.TMR0IF = 0;
   167  007FC2  94F2               	bcf	242,2,c	;volatile
   168                           
   169                           ;../20221_sem11_el53_servo.X/maincode3.c: 20:         }
   170  007FC4  EFC3  F03F         	goto	l963
   171  007FC8                     l97:
   172                           
   173                           ;../20221_sem11_el53_servo.X/maincode3.c: 22:             LATBbits.LB7 = 1;
   174  007FC8  8E8A               	bsf	138,7,c	;volatile
   175  007FCA                     
   176                           ;../20221_sem11_el53_servo.X/maincode3.c: 23:             TMR0L = 68;
   177  007FCA  0E44               	movlw	68
   178  007FCC  6ED6               	movwf	214,c	;volatile
   179  007FCE                     l102:
   180  007FCE  A4F2               	btfss	242,2,c	;volatile
   181  007FD0  EFEC  F03F         	goto	u141
   182  007FD4  EFEE  F03F         	goto	u140
   183  007FD8                     u141:
   184  007FD8  EFE7  F03F         	goto	l102
   185  007FDC                     u140:
   186  007FDC                     
   187                           ;../20221_sem11_el53_servo.X/maincode3.c: 25:             LATBbits.LB7 = 0;
   188  007FDC  9E8A               	bcf	138,7,c	;volatile
   189  007FDE                     
   190                           ;../20221_sem11_el53_servo.X/maincode3.c: 26:             _delay((unsigned long)((20000)
      +                          *(48000000UL/4000000.0)));
   191  007FDE  0E02               	movlw	2
   192  007FE0  6E02               	movwf	(??_main+1)^0,c
   193  007FE2  0E38               	movlw	56
   194  007FE4  6E01               	movwf	??_main^0,c
   195  007FE6  0EAD               	movlw	173
   196  007FE8                     u167:
   197  007FE8  2EE8               	decfsz	wreg,f,c
   198  007FEA  D7FE               	bra	u167
   199  007FEC  2E01               	decfsz	??_main^0,f,c
   200  007FEE  D7FC               	bra	u167
   201  007FF0  2E02               	decfsz	(??_main+1)^0,f,c
   202  007FF2  D7FA               	bra	u167
   203  007FF4  F000               	nop	
   204  007FF6                     
   205                           ;../20221_sem11_el53_servo.X/maincode3.c: 27:             INTCONbits.TMR0IF = 0;
   206  007FF6  94F2               	bcf	242,2,c	;volatile
   207  007FF8  EFC3  F03F         	goto	l963
   208  007FFC  EF00  F000         	goto	start
   209  008000                     __end_of_main:
   210                           	callstack 0
   211                           
   212 ;; *************** function _configuro *****************
   213 ;; Defined at:
   214 ;;		line 5 in file "../20221_sem11_el53_servo.X/maincode3.c"
   215 ;; Parameters:    Size  Location     Type
   216 ;;		None
   217 ;; Auto vars:     Size  Location     Type
   218 ;;		None
   219 ;; Return value:  Size  Location     Type
   220 ;;                  1    wreg      void 
   221 ;; Registers used:
   222 ;;		wreg, status,2
   223 ;; Tracked objects:
   224 ;;		On entry : 0/0
   225 ;;		On exit  : 0/0
   226 ;;		Unchanged: 0/0
   227 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   228 ;;      Params:         0       0       0       0       0       0       0       0       0
   229 ;;      Locals:         0       0       0       0       0       0       0       0       0
   230 ;;      Temps:          0       0       0       0       0       0       0       0       0
   231 ;;      Totals:         0       0       0       0       0       0       0       0       0
   232 ;;Total ram usage:        0 bytes
   233 ;; Hardware stack levels used: 1
   234 ;; This function calls:
   235 ;;		Nothing
   236 ;; This function is called by:
   237 ;;		_main
   238 ;; This function uses a non-reentrant model
   239 ;;
   240                           
   241                           	psect	text1
   242  007F7A                     __ptext1:
   243                           	callstack 0
   244  007F7A                     _configuro:
   245                           	callstack 30
   246  007F7A                     
   247                           ;../20221_sem11_el53_servo.X/maincode3.c: 6:     TRISBbits.RB7 = 0;
   248  007F7A  9E93               	bcf	147,7,c	;volatile
   249  007F7C                     
   250                           ;../20221_sem11_el53_servo.X/maincode3.c: 7:     T0CON = 0xC6;
   251  007F7C  0EC6               	movlw	198
   252  007F7E  6ED5               	movwf	213,c	;volatile
   253  007F80  0012               	return		;funcret
   254  007F82                     __end_of_configuro:
   255                           	callstack 0
   256  0000                     
   257                           	psect	rparam
   258  0000                     
   259                           	psect	idloc
   260                           
   261                           ;Config register IDLOC0 @ 0x200000
   262                           ;	unspecified, using default values
   263  200000                     	org	2097152
   264  200000  FF                 	db	255
   265                           
   266                           ;Config register IDLOC1 @ 0x200001
   267                           ;	unspecified, using default values
   268  200001                     	org	2097153
   269  200001  FF                 	db	255
   270                           
   271                           ;Config register IDLOC2 @ 0x200002
   272                           ;	unspecified, using default values
   273  200002                     	org	2097154
   274  200002  FF                 	db	255
   275                           
   276                           ;Config register IDLOC3 @ 0x200003
   277                           ;	unspecified, using default values
   278  200003                     	org	2097155
   279  200003  FF                 	db	255
   280                           
   281                           ;Config register IDLOC4 @ 0x200004
   282                           ;	unspecified, using default values
   283  200004                     	org	2097156
   284  200004  FF                 	db	255
   285                           
   286                           ;Config register IDLOC5 @ 0x200005
   287                           ;	unspecified, using default values
   288  200005                     	org	2097157
   289  200005  FF                 	db	255
   290                           
   291                           ;Config register IDLOC6 @ 0x200006
   292                           ;	unspecified, using default values
   293  200006                     	org	2097158
   294  200006  FF                 	db	255
   295                           
   296                           ;Config register IDLOC7 @ 0x200007
   297                           ;	unspecified, using default values
   298  200007                     	org	2097159
   299  200007  FF                 	db	255
   300                           
   301                           	psect	config
   302                           
   303                           ;Config register CONFIG1L @ 0x300000
   304                           ;	PLL Prescaler Selection bits
   305                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   306                           ;	System Clock Postscaler Selection bits
   307                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   308                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   309                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   310  300000                     	org	3145728
   311  300000  00                 	db	0
   312                           
   313                           ;Config register CONFIG1H @ 0x300001
   314                           ;	Oscillator Selection bits
   315                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   316                           ;	Fail-Safe Clock Monitor Enable bit
   317                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   318                           ;	Internal/External Oscillator Switchover bit
   319                           ;	IESO = OFF, Oscillator Switchover mode disabled
   320  300001                     	org	3145729
   321  300001  02                 	db	2
   322                           
   323                           ;Config register CONFIG2L @ 0x300002
   324                           ;	Power-up Timer Enable bit
   325                           ;	PWRT = ON, PWRT enabled
   326                           ;	Brown-out Reset Enable bits
   327                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   328                           ;	Brown-out Reset Voltage bits
   329                           ;	BORV = 3, Minimum setting 2.05V
   330                           ;	USB Voltage Regulator Enable bit
   331                           ;	VREGEN = OFF, USB voltage regulator disabled
   332  300002                     	org	3145730
   333  300002  18                 	db	24
   334                           
   335                           ;Config register CONFIG2H @ 0x300003
   336                           ;	Watchdog Timer Enable bit
   337                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   338                           ;	Watchdog Timer Postscale Select bits
   339                           ;	WDTPS = 32768, 1:32768
   340  300003                     	org	3145731
   341  300003  1E                 	db	30
   342                           
   343                           ; Padding undefined space
   344  300004                     	org	3145732
   345  300004  FF                 	db	255
   346                           
   347                           ;Config register CONFIG3H @ 0x300005
   348                           ;	CCP2 MUX bit
   349                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   350                           ;	PORTB A/D Enable bit
   351                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   352                           ;	Low-Power Timer 1 Oscillator Enable bit
   353                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   354                           ;	MCLR Pin Enable bit
   355                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   356  300005                     	org	3145733
   357  300005  81                 	db	129
   358                           
   359                           ;Config register CONFIG4L @ 0x300006
   360                           ;	Stack Full/Underflow Reset Enable bit
   361                           ;	STVREN = ON, Stack full/underflow will cause Reset
   362                           ;	Single-Supply ICSP Enable bit
   363                           ;	LVP = OFF, Single-Supply ICSP disabled
   364                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   365                           ;	ICPRT = OFF, ICPORT disabled
   366                           ;	Extended Instruction Set Enable bit
   367                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   368                           ;	Background Debugger Enable bit
   369                           ;	DEBUG = 0x1, unprogrammed default
   370  300006                     	org	3145734
   371  300006  81                 	db	129
   372                           
   373                           ; Padding undefined space
   374  300007                     	org	3145735
   375  300007  FF                 	db	255
   376                           
   377                           ;Config register CONFIG5L @ 0x300008
   378                           ;	Code Protection bit
   379                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   380                           ;	Code Protection bit
   381                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   382                           ;	Code Protection bit
   383                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   384                           ;	Code Protection bit
   385                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   386  300008                     	org	3145736
   387  300008  0F                 	db	15
   388                           
   389                           ;Config register CONFIG5H @ 0x300009
   390                           ;	Boot Block Code Protection bit
   391                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   392                           ;	Data EEPROM Code Protection bit
   393                           ;	CPD = OFF, Data EEPROM is not code-protected
   394  300009                     	org	3145737
   395  300009  C0                 	db	192
   396                           
   397                           ;Config register CONFIG6L @ 0x30000A
   398                           ;	Write Protection bit
   399                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   400                           ;	Write Protection bit
   401                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   402                           ;	Write Protection bit
   403                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   404                           ;	Write Protection bit
   405                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   406  30000A                     	org	3145738
   407  30000A  0F                 	db	15
   408                           
   409                           ;Config register CONFIG6H @ 0x30000B
   410                           ;	Configuration Register Write Protection bit
   411                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   412                           ;	Boot Block Write Protection bit
   413                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   414                           ;	Data EEPROM Write Protection bit
   415                           ;	WRTD = OFF, Data EEPROM is not write-protected
   416  30000B                     	org	3145739
   417  30000B  E0                 	db	224
   418                           
   419                           ;Config register CONFIG7L @ 0x30000C
   420                           ;	Table Read Protection bit
   421                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   422                           ;	Table Read Protection bit
   423                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   424                           ;	Table Read Protection bit
   425                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   426                           ;	Table Read Protection bit
   427                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   428  30000C                     	org	3145740
   429  30000C  0F                 	db	15
   430                           
   431                           ;Config register CONFIG7H @ 0x30000D
   432                           ;	Boot Block Table Read Protection bit
   433                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   434  30000D                     	org	3145741
   435  30000D  40                 	db	64
   436                           tosu	equ	0xFFF
   437                           tosh	equ	0xFFE
   438                           tosl	equ	0xFFD
   439                           stkptr	equ	0xFFC
   440                           pclatu	equ	0xFFB
   441                           pclath	equ	0xFFA
   442                           pcl	equ	0xFF9
   443                           tblptru	equ	0xFF8
   444                           tblptrh	equ	0xFF7
   445                           tblptrl	equ	0xFF6
   446                           tablat	equ	0xFF5
   447                           prodh	equ	0xFF4
   448                           prodl	equ	0xFF3
   449                           indf0	equ	0xFEF
   450                           postinc0	equ	0xFEE
   451                           postdec0	equ	0xFED
   452                           preinc0	equ	0xFEC
   453                           plusw0	equ	0xFEB
   454                           fsr0h	equ	0xFEA
   455                           fsr0l	equ	0xFE9
   456                           wreg	equ	0xFE8
   457                           indf1	equ	0xFE7
   458                           postinc1	equ	0xFE6
   459                           postdec1	equ	0xFE5
   460                           preinc1	equ	0xFE4
   461                           plusw1	equ	0xFE3
   462                           fsr1h	equ	0xFE2
   463                           fsr1l	equ	0xFE1
   464                           bsr	equ	0xFE0
   465                           indf2	equ	0xFDF
   466                           postinc2	equ	0xFDE
   467                           postdec2	equ	0xFDD
   468                           preinc2	equ	0xFDC
   469                           plusw2	equ	0xFDB
   470                           fsr2h	equ	0xFDA
   471                           fsr2l	equ	0xFD9
   472                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                          _configuro
 ---------------------------------------------------------------------------------
 (1) _configuro                                            0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _configuro

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
BITBIGSFRhhhh        D      0       0      20        0.0%
BITBIGSFRhhhl       1B      0       0      21        0.0%
BITBIGSFRhhl        3F      0       0      22        0.0%
BITBIGSFRhlh         1      0       0      23        0.0%
BITBIGSFRhll         6      0       0      24        0.0%
BITBIGSFRlhh         1      0       0      25        0.0%
BITBIGSFRlhl         6      0       0      26        0.0%
BITBIGSFRllh         1      0       0      27        0.0%
BITBIGSFRlll        21      0       0      28        0.0%
ABS                  0      0       0      29        0.0%
BIGRAM             7FF      0       0      30        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.36 build 20220127204148 
Symbol Table                                                                                   Mon May 30 18:21:20 2022

                     l91 7F80                       l97 7FC8                       l98 7F9A  
                    l100 7FA8                      l102 7FCE                      l104 7FDC  
                    l873 7F7A                      l961 7F82                      l875 7F7C  
                    l971 7FC2                      l963 7F86                      l973 7FCA  
                    l965 7F94                      l975 7FDE                      l967 7F96  
                    l977 7FF6                      l969 7FAA                      u120 7F94  
                    u121 7F90                      u130 7FA8                      u131 7FA4  
                    u140 7FDC                      u141 7FD8                      u157 7FB4  
                    u167 7FE8                      wreg 000FE8                     _LATD 000F8C  
                   _main 7F82                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _T0CON 000FD5                    _TMR0L 000FD6  
                  _PORTD 000F83                    _TRISD 000F95          __initialization 7F74  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7F74  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000        __end_of_configuro 7F82                  __pcinit 7F74  
                __ramtop 0800                  __ptext0 7F82                  __ptext1 7F7A  
   end_of_initialization 7F74                _PORTBbits 000F81                _TRISBbits 000F93  
    start_initialization 7F74                _configuro 7F7A                 _LATBbits 000F8A  
               _LATDbits 000F8C               ?_configuro 0001                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 000000              ??_configuro 0001  
             _INTCONbits 000FF2  
