Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_2.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-a42b7221_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   86 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      55,55,55,55,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,1,1,1,2 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   86 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,N:T:m:N:L,A:384:48,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      39 # L1 Hit Latency
-gpgpu_smem_latency                    29 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      38 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                  102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option      0,8,16,32,64,100 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault               102400 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   86 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      old # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3     1,4,32,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    0 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,N:B:m:N:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=29:RCD=99:RAS=232:RP=99:RC=330:CL=99:WL=15:CDLR=22:WR=85:nbkgrp=4:CCDL=15:RTPL=29 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  188 # ROP queue latency (default 85)
-dram_latency                         375 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    8 # Major compute capability version number
-gpgpu_compute_capability_minor                    6 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains  1200:1200:1200:7001 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                   32 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 4505 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,1 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                64,64 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 21,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                32,32 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                32,32 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,1 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
Se ha leido bien el NRU
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                    29 # minimal delay between activation of rows in different banks
RCD                                    99 # row to column delay
RAS                                   232 # time needed to activate row
RP                                     99 # time needed to precharge (deactivate) row
RC                                    330 # row cycle time
CDLR                                   22 # switching from write to read (changes tWTR)
WR                                     85 # last data-in to row precharge
CL                                     99 # CAS latency
WL                                     15 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                   15 # column to column delay between accesses to different bank groups
RTPL                                   29 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
Se ha leido bien el NRU
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:7001000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000014283673761
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f0e7d300000,66564
launching memcpy command : MemcpyHtoD,0x00007f0e7d310600,66564
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9673
gpu_sim_insn = 7379
gpu_ipc =       0.7628
gpu_tot_sim_cycle = 9673
gpu_tot_sim_insn = 7379
gpu_tot_ipc =       0.7628
gpu_tot_issued_cta = 1
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0115
partiton_level_parallism_total  =       0.0115
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.4406 GB/Sec
L2_BW_total  =       0.4406 GB/Sec
gpu_total_sim_rate=3689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 112
	L1D_total_cache_misses = 97
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 21120
gpgpu_n_tot_w_icount = 660
gpgpu_n_stall_shd_mem = 433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65
gpgpu_n_mem_write_global = 46
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4	W0_Idle:16136	W0_Scoreboard:3869	W1:29	W2:26	W3:26	W4:26	W5:26	W6:26	W7:26	W8:26	W9:26	W10:26	W11:26	W12:26	W13:26	W14:26	W15:26	W16:266	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:660	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520 {8:65,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1840 {40:46,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600 {40:65,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 368 {8:46,}
maxmflatency = 653 
max_icnt2mem_latency = 49 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 569 
avg_icnt2mem_latency = 61 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 3 
mrq_lat_table:75 	0 	0 	7 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	14 	0 	97 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	102 	7 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	0 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206         0      5951         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198         0      5952         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242         0      5222         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235         0      5956         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228         0      5955         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217         0      5954         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214         0      5953         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  6.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  6.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  1.000000  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.000000      -nan  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  4.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  6.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  6.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  6.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 97/18 = 5.388889
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         3         0         5         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         4         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 65
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         3         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 32
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        639    none         706    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        639    none         706    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        637       646       675       631    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        648    none         651    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        639    none         704    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        640    none         705    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        640    none         704    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        640    none         705    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651         0       647         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651         0       647         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       631         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651         0       646         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649         0       649         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651         0       651         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        653         0       647         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651         0       649         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56415 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=8 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0002127
n_activity=883 dram_eff=0.01359
bk0: 6a 56279i bk1: 0a 56429i bk2: 2a 56298i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.075601
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 56429 
util_bw = 12 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 56136 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56415 
Read = 8 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00441262
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56429i bk1: 0a 56429i bk2: 0a 56429i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56415 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=8 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0002127
n_activity=883 dram_eff=0.01359
bk0: 6a 56279i bk1: 0a 56429i bk2: 2a 56298i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.075601
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 56429 
util_bw = 12 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 56136 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56415 
Read = 8 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00466072
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56429i bk1: 0a 56429i bk2: 0a 56429i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56410 n_act=4 n_pre=0 n_ref_event=0 n_req=15 n_rd=11 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0002658
n_activity=1282 dram_eff=0.0117
bk0: 8a 56270i bk1: 1a 56330i bk2: 2a 56307i bk3: 0a 56346i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.733333
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 0.750000
Bank_Level_Parallism = 1.025751
Bank_Level_Parallism_Col = 1.025974
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.203463
GrpLevelPara = 1.025974 

BW Util details:
bwutil = 0.000266 
total_CMD = 56429 
util_bw = 15 
Wasted_Col = 451 
Wasted_Row = 0 
Idle = 55963 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56410 
Read = 11 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 15 
Row_Bus_Util =  0.000071 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00460756
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56429i bk1: 0a 56429i bk2: 0a 56429i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56415 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=8 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0002127
n_activity=794 dram_eff=0.01511
bk0: 3a 56302i bk1: 0a 56429i bk2: 5a 56302i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.087121
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 56429 
util_bw = 12 
Wasted_Col = 254 
Wasted_Row = 0 
Idle = 56163 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56415 
Read = 8 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00349111
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56429i bk1: 0a 56429i bk2: 0a 56429i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56417 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=6 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0001772
n_activity=853 dram_eff=0.01172
bk0: 4a 56306i bk1: 0a 56429i bk2: 2a 56298i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.083969
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000177 
total_CMD = 56429 
util_bw = 10 
Wasted_Col = 254 
Wasted_Row = 0 
Idle = 56165 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56417 
Read = 6 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000177 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00262276
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56429i bk1: 0a 56429i bk2: 0a 56429i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56415 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=8 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0002127
n_activity=879 dram_eff=0.01365
bk0: 6a 56279i bk1: 0a 56429i bk2: 2a 56298i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.075601
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 56429 
util_bw = 12 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 56136 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56415 
Read = 8 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00451895
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56429i bk1: 0a 56429i bk2: 0a 56429i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56415 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=8 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0002127
n_activity=883 dram_eff=0.01359
bk0: 6a 56278i bk1: 0a 56429i bk2: 2a 56298i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.075342
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 56429 
util_bw = 12 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 56135 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56415 
Read = 8 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0045544
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56429i bk1: 0a 56429i bk2: 0a 56429i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56415 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=8 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=0.0002127
n_activity=880 dram_eff=0.01364
bk0: 6a 56279i bk1: 0a 56429i bk2: 2a 56298i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.075601
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 56429 
util_bw = 12 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 56136 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56415 
Read = 8 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00451895
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=56429 n_nop=56429 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56429i bk1: 0a 56429i bk2: 0a 56429i bk3: 0a 56429i bk4: 0a 56429i bk5: 0a 56429i bk6: 0a 56429i bk7: 0a 56429i bk8: 0a 56429i bk9: 0a 56429i bk10: 0a 56429i bk11: 0a 56429i bk12: 0a 56429i bk13: 0a 56429i bk14: 0a 56429i bk15: 0a 56429i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56429 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56429 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56429 
n_nop = 56429 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 111
L2_total_cache_misses = 97
L2_total_cache_miss_rate = 0.8739
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=111
icnt_total_pkts_simt_to_mem=111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 111
Req_Network_cycles = 9673
Req_Network_injected_packets_per_cycle =       0.0115 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 111
Reply_Network_cycles = 9673
Reply_Network_injected_packets_per_cycle =        0.0115
Reply_Network_conflicts_per_cycle =        0.0035
Reply_Network_conflicts_per_cycle_util =       0.3063
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 3689 (inst/sec)
gpgpu_simulation_rate = 4836 (cycle/sec)
gpgpu_silicon_slowdown = 248138x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 2
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 9666
gpu_sim_insn = 14758
gpu_ipc =       1.5268
gpu_tot_sim_cycle = 19339
gpu_tot_sim_insn = 22137
gpu_tot_ipc =       1.1447
gpu_tot_issued_cta = 3
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0230
partiton_level_parallism_total  =       0.0172
partiton_level_parallism_util =       1.4899
partiton_level_parallism_util_total  =       1.2808
L2_BW  =       0.8819 GB/Sec
L2_BW_total  =       0.6612 GB/Sec
gpu_total_sim_rate=7379

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 336
	L1D_total_cache_misses = 291
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 63360
gpgpu_n_tot_w_icount = 1980
gpgpu_n_stall_shd_mem = 1299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 195
gpgpu_n_mem_write_global = 138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 39
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12	W0_Idle:48298	W0_Scoreboard:11585	W1:87	W2:78	W3:78	W4:78	W5:78	W6:78	W7:78	W8:78	W9:78	W10:78	W11:78	W12:78	W13:78	W14:78	W15:78	W16:798	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:1980	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1560 {8:195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5520 {40:138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7800 {40:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104 {8:138,}
maxmflatency = 653 
max_icnt2mem_latency = 49 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 546 
avg_icnt2mem_latency = 53 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:231 	5 	2 	19 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	59 	0 	274 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	333 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	323 	8 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	4 	0 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      5295         0      5954         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000  6.000000 11.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000  6.000000 11.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  3.000000      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 10.000000  8.000000  9.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  5.000000 14.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  6.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  6.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 10.000000  6.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 10.000000  6.000000 12.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 274/40 = 6.850000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         3         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         8         5         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         5         9         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10         6         6         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 178
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         6         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         6         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         4         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         5         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         6         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         6         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         6         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         6         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 96
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        683       635       734       621    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none         647       631    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        683       634       735       623    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none         648    none         707    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        683       661       705       687    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none         883       630    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        679       633       676       621    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none         883       629    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        635       635       743       617    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        696       634       743       620    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        684       635       743       618    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        684       635       744       620    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0       651         0       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       631         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0       647       631         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0       647       630         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       628         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       628         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       628         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       630         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112787 n_act=4 n_pre=0 n_ref_event=0 n_req=31 n_rd=21 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0002748
n_activity=1966 dram_eff=0.01577
bk0: 10a 112663i bk1: 6a 112691i bk2: 5a 112691i bk3: 0a 112716i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 0.900000
Bank_Level_Parallism = 1.027624
Bank_Level_Parallism_Col = 1.027829
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.243043
GrpLevelPara = 1.027829 

BW Util details:
bwutil = 0.000275 
total_CMD = 112822 
util_bw = 31 
Wasted_Col = 512 
Wasted_Row = 0 
Idle = 112279 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 146 
rwq = 0 
CCDLc_limit_alone = 146 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112787 
Read = 21 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 31 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00286292
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112817 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=1 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=2.659e-05
n_activity=464 dram_eff=0.006466
bk0: 0a 112822i bk1: 0a 112822i bk2: 1a 112723i bk3: 0a 112725i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.497462
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 112822 
util_bw = 3 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 112623 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112817 
Read = 1 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000691355
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112787 n_act=4 n_pre=0 n_ref_event=0 n_req=31 n_rd=21 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0002748
n_activity=1922 dram_eff=0.01613
bk0: 10a 112663i bk1: 6a 112691i bk2: 5a 112691i bk3: 0a 112715i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = 0.900000
Bank_Level_Parallism = 1.027574
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.244444
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000275 
total_CMD = 112822 
util_bw = 31 
Wasted_Col = 513 
Wasted_Row = 0 
Idle = 112278 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 147 
rwq = 0 
CCDLc_limit_alone = 147 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112787 
Read = 21 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 31 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003297 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00329723
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112814 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=4 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=5.318e-05
n_activity=713 dram_eff=0.008415
bk0: 0a 112822i bk1: 3a 112695i bk2: 0a 112822i bk3: 1a 112714i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.046025
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000053 
total_CMD = 112822 
util_bw = 6 
Wasted_Col = 235 
Wasted_Row = 0 
Idle = 112581 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 37 
rwq = 0 
CCDLc_limit_alone = 37 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112814 
Read = 4 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000053 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00174611
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112784 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=24 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0003014
n_activity=2291 dram_eff=0.01484
bk0: 10a 112663i bk1: 8a 112696i bk2: 5a 112700i bk3: 1a 112721i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.900000
Bank_Level_Parallism = 1.024575
Bank_Level_Parallism_Col = 1.024762
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.224762
GrpLevelPara = 1.024762 

BW Util details:
bwutil = 0.000301 
total_CMD = 112822 
util_bw = 34 
Wasted_Col = 495 
Wasted_Row = 0 
Idle = 112293 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 127 
rwq = 0 
CCDLc_limit_alone = 127 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112784 
Read = 24 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00230452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112817 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=1 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=2.659e-05
n_activity=528 dram_eff=0.005682
bk0: 0a 112822i bk1: 0a 112822i bk2: 1a 112723i bk3: 0a 112725i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.497462
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 112822 
util_bw = 3 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 112623 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112817 
Read = 1 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000691355
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112787 n_act=4 n_pre=0 n_ref_event=0 n_req=31 n_rd=21 n_rd_L2_A=0 n_write=10 n_wr_bk=0 bw_util=0.0002748
n_activity=1924 dram_eff=0.01611
bk0: 6a 112686i bk1: 5a 112705i bk2: 9a 112695i bk3: 1a 112686i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.870968
Row_Buffer_Locality_read = 0.809524
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.026266
Bank_Level_Parallism_Col = 1.026465
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.122873
GrpLevelPara = 1.026465 

BW Util details:
bwutil = 0.000275 
total_CMD = 112822 
util_bw = 31 
Wasted_Col = 502 
Wasted_Row = 0 
Idle = 112289 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 118 
rwq = 0 
CCDLc_limit_alone = 118 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112787 
Read = 21 
Write = 10 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 31 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001782 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00178157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112817 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=1 n_rd_L2_A=0 n_write=2 n_wr_bk=0 bw_util=2.659e-05
n_activity=481 dram_eff=0.006237
bk0: 0a 112822i bk1: 0a 112822i bk2: 1a 112723i bk3: 0a 112725i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = 0.500000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.497462
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000027 
total_CMD = 112822 
util_bw = 3 
Wasted_Col = 196 
Wasted_Row = 0 
Idle = 112623 

BW Util Bottlenecks: 
RCDc_limit = 99 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112817 
Read = 1 
Write = 2 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000027 
Either_Row_CoL_Bus_Util = 0.000044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000691355
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112786 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=20 n_rd_L2_A=0 n_write=12 n_wr_bk=0 bw_util=0.0002836
n_activity=1933 dram_eff=0.01655
bk0: 8a 112690i bk1: 6a 112689i bk2: 6a 112691i bk3: 0a 112707i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.028409
Bank_Level_Parallism_Col = 1.028626
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.270992
GrpLevelPara = 1.028626 

BW Util details:
bwutil = 0.000284 
total_CMD = 112822 
util_bw = 32 
Wasted_Col = 496 
Wasted_Row = 0 
Idle = 112294 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 130 
rwq = 0 
CCDLc_limit_alone = 130 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112786 
Read = 20 
Write = 12 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00202088
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112822 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112822i bk1: 0a 112822i bk2: 0a 112822i bk3: 0a 112822i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112822 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112822 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112822 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112786 n_act=4 n_pre=0 n_ref_event=0 n_req=32 n_rd=20 n_rd_L2_A=0 n_write=12 n_wr_bk=0 bw_util=0.0002836
n_activity=1946 dram_eff=0.01644
bk0: 8a 112672i bk1: 6a 112689i bk2: 6a 112691i bk3: 0a 112683i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.006885
Bank_Level_Parallism_Col = 1.006932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.287695
GrpLevelPara = 1.006932 

BW Util details:
bwutil = 0.000284 
total_CMD = 112822 
util_bw = 32 
Wasted_Col = 549 
Wasted_Row = 0 
Idle = 112241 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 173 
rwq = 0 
CCDLc_limit_alone = 173 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112786 
Read = 20 
Write = 12 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 32 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00358973
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112822 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112822i bk1: 0a 112822i bk2: 0a 112822i bk3: 0a 112822i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112822 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112822 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112822 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112784 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=22 n_rd_L2_A=0 n_write=12 n_wr_bk=0 bw_util=0.0003014
n_activity=1973 dram_eff=0.01723
bk0: 10a 112655i bk1: 6a 112690i bk2: 6a 112691i bk3: 0a 112706i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.039427
Bank_Level_Parallism_Col = 1.039711
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.258123
GrpLevelPara = 1.039711 

BW Util details:
bwutil = 0.000301 
total_CMD = 112822 
util_bw = 34 
Wasted_Col = 524 
Wasted_Row = 0 
Idle = 112264 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112784 
Read = 22 
Write = 12 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00319087
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112822 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112822i bk1: 0a 112822i bk2: 0a 112822i bk3: 0a 112822i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112822 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112822 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112822 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112784 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=22 n_rd_L2_A=0 n_write=12 n_wr_bk=0 bw_util=0.0003014
n_activity=1968 dram_eff=0.01728
bk0: 10a 112655i bk1: 6a 112690i bk2: 6a 112691i bk3: 0a 112683i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.039655
Bank_Level_Parallism_Col = 1.039931
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.288194
GrpLevelPara = 1.039931 

BW Util details:
bwutil = 0.000301 
total_CMD = 112822 
util_bw = 34 
Wasted_Col = 546 
Wasted_Row = 0 
Idle = 112242 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112784 
Read = 22 
Write = 12 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000035 
CoL_Bus_Util = 0.000301 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00378472
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=112822 n_nop=112822 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 112822i bk1: 0a 112822i bk2: 0a 112822i bk3: 0a 112822i bk4: 0a 112822i bk5: 0a 112822i bk6: 0a 112822i bk7: 0a 112822i bk8: 0a 112822i bk9: 0a 112822i bk10: 0a 112822i bk11: 0a 112822i bk12: 0a 112822i bk13: 0a 112822i bk14: 0a 112822i bk15: 0a 112822i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 112822 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 112822 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 112822 
n_nop = 112822 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 17, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 16, Miss = 14, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1, Miss = 1, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 17, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 16, Miss = 14, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 23, Miss = 17, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 19, Miss = 17, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 16, Miss = 15, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 19, Miss = 16, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2, Miss = 1, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 16, Miss = 14, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 333
L2_total_cache_misses = 274
L2_total_cache_miss_rate = 0.8228
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 81
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 47
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=333
icnt_total_pkts_simt_to_mem=333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 333
Req_Network_cycles = 19339
Req_Network_injected_packets_per_cycle =       0.0172 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0038
Req_Bank_Level_Parallism =       1.2808
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 333
Reply_Network_cycles = 19339
Reply_Network_injected_packets_per_cycle =        0.0172
Reply_Network_conflicts_per_cycle =        0.0026
Reply_Network_conflicts_per_cycle_util =       0.1771
Reply_Bank_Level_Parallism =       1.1562
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 7379 (inst/sec)
gpgpu_simulation_rate = 6446 (cycle/sec)
gpgpu_silicon_slowdown = 186161x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 3
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 3
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9645
gpu_sim_insn = 22137
gpu_ipc =       2.2952
gpu_tot_sim_cycle = 28984
gpu_tot_sim_insn = 44274
gpu_tot_ipc =       1.5275
gpu_tot_issued_cta = 6
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0345
partiton_level_parallism_total  =       0.0230
partiton_level_parallism_util =       1.9704
partiton_level_parallism_util_total  =       1.5524
L2_BW  =       1.3258 GB/Sec
L2_BW_total  =       0.8824 GB/Sec
gpu_total_sim_rate=8854

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 672
	L1D_total_cache_misses = 582
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 126720
gpgpu_n_tot_w_icount = 3960
gpgpu_n_stall_shd_mem = 2598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390
gpgpu_n_mem_write_global = 276
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:24	W0_Idle:96358	W0_Scoreboard:23124	W1:174	W2:156	W3:156	W4:156	W5:156	W6:156	W7:156	W8:156	W9:156	W10:156	W11:156	W12:156	W13:156	W14:156	W15:156	W16:1596	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:3960	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11040 {40:276,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15600 {40:390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2208 {8:276,}
maxmflatency = 653 
max_icnt2mem_latency = 49 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 538 
avg_icnt2mem_latency = 50 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:472 	5 	2 	23 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	134 	0 	532 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	666 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	652 	12 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0      5295         0      5954         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0      5217         0      5940         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0      5214         0      5939         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0      5235         0      5942         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0      5228         0      5941         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 11.000000 14.000000 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan  8.000000  1.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 11.000000 14.000000 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan  7.000000      -nan 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 10.000000 15.000000  9.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  1.000000  6.000000  2.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000 11.000000 14.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan  6.000000  1.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000 14.000000 12.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan  6.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000 14.000000 12.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan  6.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 10.000000 14.000000 12.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan  4.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 10.000000 14.000000 12.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan  6.000000      -nan  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 532/52 = 10.230769
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11        14         5         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         8         1         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        11        14         5         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         7         0         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10        15         5         5         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         1         6         1         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6        11         9         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         6         1         3         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8        14         6         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8        14         6         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        10        14         6         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         4         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        10        14         6         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         6         0         2         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 340
min_bank_accesses = 0!
chip skew: 35/6 = 5.83
number of total write accesses:
dram[0]:         0         0         7        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         7        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         4        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         1         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         5        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         6        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         6        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         6        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         6        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         4         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 192
min_bank_accesses = 0!
chip skew: 20/4 = 5.00
average mf latency per bank:
dram[0]:        678       699       724       677    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none         637       647       647    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        678       699       725       677    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none         672    none         722    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        683       709       705       709    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        646       639       750       687    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        679       695       676       649    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none         640       883       687    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        635       666       743       671    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none         640    none         703    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        696       666       743       672    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none         640    none         704    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        684       700       743       672    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none         639    none         703    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        684       700       744       673    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none         640    none         704    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0       651       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0       651         0       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       631         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0       651       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       631         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0       652         0       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       631         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0       651         0       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       631         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0       649         0       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       631         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0       651         0       649         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169038 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=33 n_rd_L2_A=0 n_write=17 n_wr_bk=0 bw_util=0.0002957
n_activity=2684 dram_eff=0.01863
bk0: 11a 168933i bk1: 14a 168925i bk2: 5a 168961i bk3: 3a 168959i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.024000
Bank_Level_Parallism_Col = 1.024155
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.265700
GrpLevelPara = 1.024155 

BW Util details:
bwutil = 0.000296 
total_CMD = 169092 
util_bw = 50 
Wasted_Col = 575 
Wasted_Row = 0 
Idle = 168467 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 209 
rwq = 0 
CCDLc_limit_alone = 209 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169038 
Read = 33 
Write = 17 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0019102
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169070 n_act=3 n_pre=0 n_ref_event=0 n_req=19 n_rd=12 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001124
n_activity=1492 dram_eff=0.01273
bk0: 0a 169092i bk1: 8a 168933i bk2: 1a 168993i bk3: 3a 168973i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842105
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 0.857143
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.307888
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 169092 
util_bw = 19 
Wasted_Col = 377 
Wasted_Row = 0 
Idle = 168696 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169070 
Read = 12 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 19 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000130 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00164999
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169038 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=33 n_rd_L2_A=0 n_write=17 n_wr_bk=0 bw_util=0.0002957
n_activity=2658 dram_eff=0.01881
bk0: 11a 168933i bk1: 14a 168925i bk2: 5a 168961i bk3: 3a 168957i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = 0.941176
Bank_Level_Parallism = 1.023923
Bank_Level_Parallism_Col = 1.024077
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.268058
GrpLevelPara = 1.024077 

BW Util details:
bwutil = 0.000296 
total_CMD = 169092 
util_bw = 50 
Wasted_Col = 577 
Wasted_Row = 0 
Idle = 168465 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 211 
rwq = 0 
CCDLc_limit_alone = 211 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169038 
Read = 33 
Write = 17 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002200 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00219999
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169071 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=12 n_rd_L2_A=0 n_write=7 n_wr_bk=0 bw_util=0.0001124
n_activity=1288 dram_eff=0.01475
bk0: 0a 169092i bk1: 7a 168942i bk2: 0a 169092i bk3: 5a 168952i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.110749
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000112 
total_CMD = 169092 
util_bw = 19 
Wasted_Col = 290 
Wasted_Row = 0 
Idle = 168783 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 92 
rwq = 0 
CCDLc_limit_alone = 92 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169071 
Read = 12 
Write = 7 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000112 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169038 n_act=4 n_pre=0 n_ref_event=0 n_req=50 n_rd=35 n_rd_L2_A=0 n_write=15 n_wr_bk=0 bw_util=0.0002957
n_activity=3017 dram_eff=0.01657
bk0: 10a 168933i bk1: 15a 168939i bk2: 5a 168970i bk3: 5a 168973i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.914286
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.022034
Bank_Level_Parallism_Col = 1.022184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.240614
GrpLevelPara = 1.022184 

BW Util details:
bwutil = 0.000296 
total_CMD = 169092 
util_bw = 50 
Wasted_Col = 540 
Wasted_Row = 0 
Idle = 168502 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 172 
rwq = 0 
CCDLc_limit_alone = 172 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169038 
Read = 35 
Write = 15 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 50 
total_req = 50 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 50 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000296 
Either_Row_CoL_Bus_Util = 0.000319 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153762
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169068 n_act=4 n_pre=0 n_ref_event=0 n_req=20 n_rd=11 n_rd_L2_A=0 n_write=9 n_wr_bk=0 bw_util=0.0001183
n_activity=1762 dram_eff=0.01135
bk0: 1a 168993i bk1: 6a 168942i bk2: 1a 168993i bk3: 3a 168954i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = 0.888889
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.262948
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000118 
total_CMD = 169092 
util_bw = 20 
Wasted_Col = 486 
Wasted_Row = 0 
Idle = 168586 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 106 
rwq = 0 
CCDLc_limit_alone = 106 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169068 
Read = 11 
Write = 9 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 20 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000118 
Either_Row_CoL_Bus_Util = 0.000142 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00164999
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169040 n_act=4 n_pre=0 n_ref_event=0 n_req=48 n_rd=32 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0002839
n_activity=2611 dram_eff=0.01838
bk0: 6a 168956i bk1: 11a 168948i bk2: 9a 168965i bk3: 6a 168919i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.916667
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.022801
Bank_Level_Parallism_Col = 1.022951
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.162295
GrpLevelPara = 1.022951 

BW Util details:
bwutil = 0.000284 
total_CMD = 169092 
util_bw = 48 
Wasted_Col = 566 
Wasted_Row = 0 
Idle = 168478 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 182 
rwq = 0 
CCDLc_limit_alone = 182 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169040 
Read = 32 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 48 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000308 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011887
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169071 n_act=3 n_pre=0 n_ref_event=0 n_req=18 n_rd=10 n_rd_L2_A=0 n_write=8 n_wr_bk=0 bw_util=0.0001065
n_activity=1388 dram_eff=0.01297
bk0: 0a 169092i bk1: 6a 168942i bk2: 1a 168993i bk3: 3a 168964i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = 0.875000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.336735
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000106 
total_CMD = 169092 
util_bw = 18 
Wasted_Col = 377 
Wasted_Row = 0 
Idle = 168697 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 96 
rwq = 0 
CCDLc_limit_alone = 96 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169071 
Read = 10 
Write = 8 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 18 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000106 
Either_Row_CoL_Bus_Util = 0.000124 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00166182
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169036 n_act=4 n_pre=0 n_ref_event=0 n_req=52 n_rd=32 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0003075
n_activity=2641 dram_eff=0.01969
bk0: 8a 168960i bk1: 14a 168912i bk2: 6a 168961i bk3: 4a 168941i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.906250
Row_Buffer_Locality_write = 0.950000
Bank_Level_Parallism = 1.023772
Bank_Level_Parallism_Col = 1.023923
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.296651
GrpLevelPara = 1.023923 

BW Util details:
bwutil = 0.000308 
total_CMD = 169092 
util_bw = 52 
Wasted_Col = 579 
Wasted_Row = 0 
Idle = 168461 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 213 
rwq = 0 
CCDLc_limit_alone = 213 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169036 
Read = 32 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00136021
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169078 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=8 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=7.097e-05
n_activity=883 dram_eff=0.01359
bk0: 0a 169092i bk1: 6a 168941i bk2: 0a 169092i bk3: 2a 168961i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.075342
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000071 
total_CMD = 169092 
util_bw = 12 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 168798 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169078 
Read = 8 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00151397
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169036 n_act=4 n_pre=0 n_ref_event=0 n_req=52 n_rd=32 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0003075
n_activity=2643 dram_eff=0.01967
bk0: 8a 168942i bk1: 14a 168912i bk2: 6a 168961i bk3: 4a 168916i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.906250
Row_Buffer_Locality_write = 0.950000
Bank_Level_Parallism = 1.005839
Bank_Level_Parallism_Col = 1.005874
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.309838
GrpLevelPara = 1.005874 

BW Util details:
bwutil = 0.000308 
total_CMD = 169092 
util_bw = 52 
Wasted_Col = 633 
Wasted_Row = 0 
Idle = 168407 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169036 
Read = 32 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 52 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000308 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00240697
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169078 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=8 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=7.097e-05
n_activity=880 dram_eff=0.01364
bk0: 0a 169092i bk1: 6a 168942i bk2: 0a 169092i bk3: 2a 168960i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.078767
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000071 
total_CMD = 169092 
util_bw = 12 
Wasted_Col = 282 
Wasted_Row = 0 
Idle = 168798 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169078 
Read = 8 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00151397
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169034 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=34 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0003194
n_activity=2685 dram_eff=0.02011
bk0: 10a 168925i bk1: 14a 168905i bk2: 6a 168961i bk3: 4a 168939i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = 0.950000
Bank_Level_Parallism = 1.032836
Bank_Level_Parallism_Col = 1.033033
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.282282
GrpLevelPara = 1.033033 

BW Util details:
bwutil = 0.000319 
total_CMD = 169092 
util_bw = 54 
Wasted_Col = 616 
Wasted_Row = 0 
Idle = 168422 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169034 
Read = 34 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000319 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002176 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00217633
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169080 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=6 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=5.914e-05
n_activity=854 dram_eff=0.01171
bk0: 0a 169092i bk1: 4a 168969i bk2: 0a 169092i bk3: 2a 168961i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.083969
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000059 
total_CMD = 169092 
util_bw = 10 
Wasted_Col = 254 
Wasted_Row = 0 
Idle = 168828 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 56 
rwq = 0 
CCDLc_limit_alone = 56 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169080 
Read = 6 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000059 
Either_Row_CoL_Bus_Util = 0.000071 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000869349
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169034 n_act=4 n_pre=0 n_ref_event=0 n_req=54 n_rd=34 n_rd_L2_A=0 n_write=20 n_wr_bk=0 bw_util=0.0003194
n_activity=2669 dram_eff=0.02023
bk0: 10a 168925i bk1: 14a 168905i bk2: 6a 168961i bk3: 4a 168917i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.911765
Row_Buffer_Locality_write = 0.950000
Bank_Level_Parallism = 1.033285
Bank_Level_Parallism_Col = 1.033479
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.305677
GrpLevelPara = 1.033479 

BW Util details:
bwutil = 0.000319 
total_CMD = 169092 
util_bw = 54 
Wasted_Col = 637 
Wasted_Row = 0 
Idle = 168401 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 279 
rwq = 0 
CCDLc_limit_alone = 279 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169034 
Read = 34 
Write = 20 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 54 
Row_Bus_Util =  0.000024 
CoL_Bus_Util = 0.000319 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00257256
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=169092 n_nop=169078 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=8 n_rd_L2_A=0 n_write=4 n_wr_bk=0 bw_util=7.097e-05
n_activity=879 dram_eff=0.01365
bk0: 0a 169092i bk1: 6a 168942i bk2: 0a 169092i bk3: 2a 168961i bk4: 0a 169092i bk5: 0a 169092i bk6: 0a 169092i bk7: 0a 169092i bk8: 0a 169092i bk9: 0a 169092i bk10: 0a 169092i bk11: 0a 169092i bk12: 0a 169092i bk13: 0a 169092i bk14: 0a 169092i bk15: 0a 169092i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.075601
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000071 
total_CMD = 169092 
util_bw = 12 
Wasted_Col = 281 
Wasted_Row = 0 
Idle = 168799 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 169092 
n_nop = 169078 
Read = 8 
Write = 4 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000071 
Either_Row_CoL_Bus_Util = 0.000083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00151397

========= L2 cache stats =========
L2_cache_bank[0]: Access = 33, Miss = 25, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 31, Miss = 25, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 10, Miss = 10, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10, Miss = 9, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 25, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 31, Miss = 25, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 14, Miss = 9, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 11, Miss = 10, Miss_rate = 0.909, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 31, Miss = 23, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 35, Miss = 27, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 13, Miss = 11, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 29, Miss = 24, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 28, Miss = 24, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 34, Miss = 28, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 32, Miss = 26, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 36, Miss = 28, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 36, Miss = 28, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8, Miss = 6, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 666
L2_total_cache_misses = 532
L2_total_cache_miss_rate = 0.7988
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 50
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=666
icnt_total_pkts_simt_to_mem=666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 666
Req_Network_cycles = 28984
Req_Network_injected_packets_per_cycle =       0.0230 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0023
Req_Bank_Level_Parallism =       1.5524
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 666
Reply_Network_cycles = 28984
Reply_Network_injected_packets_per_cycle =        0.0230
Reply_Network_conflicts_per_cycle =        0.0027
Reply_Network_conflicts_per_cycle_util =       0.1552
Reply_Bank_Level_Parallism =       1.3084
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 8854 (inst/sec)
gpgpu_simulation_rate = 5796 (cycle/sec)
gpgpu_silicon_slowdown = 207039x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 4
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 4
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 9635
gpu_sim_insn = 29516
gpu_ipc =       3.0634
gpu_tot_sim_cycle = 38619
gpu_tot_sim_insn = 73790
gpu_tot_ipc =       1.9107
gpu_tot_issued_cta = 10
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0461
partiton_level_parallism_total  =       0.0287
partiton_level_parallism_util =       3.1049
partiton_level_parallism_util_total  =       1.9406
L2_BW  =       1.7695 GB/Sec
L2_BW_total  =       1.1037 GB/Sec
gpu_total_sim_rate=10541

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1120
	L1D_total_cache_misses = 970
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 211200
gpgpu_n_tot_w_icount = 6600
gpgpu_n_stall_shd_mem = 4330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 650
gpgpu_n_mem_write_global = 460
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:40	W0_Idle:160397	W0_Scoreboard:38485	W1:290	W2:260	W3:260	W4:260	W5:260	W6:260	W7:260	W8:260	W9:260	W10:260	W11:260	W12:260	W13:260	W14:260	W15:260	W16:2660	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:6600	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5200 {8:650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18400 {40:460,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26000 {40:650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3680 {8:460,}
maxmflatency = 653 
max_icnt2mem_latency = 50 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 533 
avg_icnt2mem_latency = 49 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 2 
mrq_lat_table:800 	6 	2 	33 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	239 	0 	871 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1110 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1087 	21 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	0 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 18.000000 16.000000 20.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  6.000000 10.000000  5.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 18.000000 16.000000 20.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  6.000000 10.000000  4.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 16.000000 16.000000 15.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000 10.000000  8.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000 12.000000 20.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  5.000000 10.000000  7.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 14.000000 16.000000 18.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000 10.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 14.000000 16.000000 18.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  6.000000 10.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 16.000000 18.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  9.000000  8.000000  9.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 16.000000 18.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  6.000000  8.000000  8.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 871/64 = 13.609375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        18        16         6         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         6        10         1         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        18        16         6         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         6        10         0         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        16        16         5         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8        10         2         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12        12         9        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         5        10         2         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        14        16         6         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6        10         0         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        14        16         6         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         6        10         0         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        16         6         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         8         1         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        16         6         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         6         8         0         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 551
min_bank_accesses = 0!
chip skew: 47/20 = 2.35
number of total write accesses:
dram[0]:         0         0        14        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         4         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        14        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         4         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        10        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         6        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        11        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         5        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        12        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        12        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        12        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        12        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         8         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 320
min_bank_accesses = 0!
chip skew: 28/12 = 2.33
average mf latency per bank:
dram[0]:        672       749       706       703    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        634       683       622       672    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        672       749       706       703    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        634       683       623       722    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        663       749       669       716    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        661       683       710       722    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        654       749       658       666    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        633       683       655       722    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        632       691       700       706    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        634       684       618       743    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        668       691       700       707    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        634       683       617       744    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        664       750       700       700    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        634       634       645       743    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        663       750       701       698    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        635       696       618       743    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       632       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       628       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       628       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       634         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       634         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       629       649         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225228 n_act=4 n_pre=0 n_ref_event=0 n_req=72 n_rd=46 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0003196
n_activity=3486 dram_eff=0.02065
bk0: 18a 225118i bk1: 16a 225137i bk2: 6a 225127i bk3: 6a 225162i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 0.961538
Bank_Level_Parallism = 1.020576
Bank_Level_Parallism_Col = 1.020690
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.303448
GrpLevelPara = 1.020690 

BW Util details:
bwutil = 0.000320 
total_CMD = 225304 
util_bw = 72 
Wasted_Col = 657 
Wasted_Row = 0 
Idle = 224575 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 291 
rwq = 0 
CCDLc_limit_alone = 291 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225228 
Read = 46 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 72 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000320 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001518 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00151795
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225264 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=24 n_rd_L2_A=0 n_write=12 n_wr_bk=0 bw_util=0.0001598
n_activity=2378 dram_eff=0.01514
bk0: 6a 225172i bk1: 10a 225145i bk2: 1a 225196i bk3: 7a 225185i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.245455
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 225304 
util_bw = 36 
Wasted_Col = 518 
Wasted_Row = 0 
Idle = 224750 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 138 
rwq = 0 
CCDLc_limit_alone = 138 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225264 
Read = 24 
Write = 12 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001474 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147356
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225228 n_act=4 n_pre=0 n_ref_event=0 n_req=72 n_rd=46 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0003196
n_activity=3466 dram_eff=0.02077
bk0: 18a 225118i bk1: 16a 225137i bk2: 6a 225134i bk3: 6a 225160i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 0.961538
Bank_Level_Parallism = 1.020718
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.298611
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000320 
total_CMD = 225304 
util_bw = 72 
Wasted_Col = 652 
Wasted_Row = 0 
Idle = 224580 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 286 
rwq = 0 
CCDLc_limit_alone = 286 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225228 
Read = 46 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 72 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000320 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00165998
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225263 n_act=4 n_pre=0 n_ref_event=0 n_req=37 n_rd=25 n_rd_L2_A=0 n_write=12 n_wr_bk=0 bw_util=0.0001642
n_activity=2424 dram_eff=0.01526
bk0: 6a 225172i bk1: 10a 225144i bk2: 0a 225198i bk3: 9a 225155i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.891892
Row_Buffer_Locality_read = 0.880000
Row_Buffer_Locality_write = 0.916667
Bank_Level_Parallism = 1.001715
Bank_Level_Parallism_Col = 1.001727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.246978
GrpLevelPara = 1.001727 

BW Util details:
bwutil = 0.000164 
total_CMD = 225304 
util_bw = 37 
Wasted_Col = 546 
Wasted_Row = 0 
Idle = 224721 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 167 
rwq = 0 
CCDLc_limit_alone = 167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225263 
Read = 25 
Write = 12 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 37 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000164 
Either_Row_CoL_Bus_Util = 0.000182 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0014203
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225233 n_act=4 n_pre=0 n_ref_event=0 n_req=67 n_rd=45 n_rd_L2_A=0 n_write=22 n_wr_bk=0 bw_util=0.0002974
n_activity=3707 dram_eff=0.01807
bk0: 16a 225126i bk1: 16a 225151i bk2: 5a 225164i bk3: 8a 225175i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.940298
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = 0.954545
Bank_Level_Parallism = 1.019878
Bank_Level_Parallism_Col = 1.020000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.255385
GrpLevelPara = 1.020000 

BW Util details:
bwutil = 0.000297 
total_CMD = 225304 
util_bw = 67 
Wasted_Col = 587 
Wasted_Row = 0 
Idle = 224650 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 219 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225233 
Read = 45 
Write = 22 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 67 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000297 
Either_Row_CoL_Bus_Util = 0.000315 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001154 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.001154
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225257 n_act=4 n_pre=0 n_ref_event=0 n_req=43 n_rd=27 n_rd_L2_A=0 n_write=16 n_wr_bk=0 bw_util=0.0001909
n_activity=2595 dram_eff=0.01657
bk0: 8a 225178i bk1: 10a 225145i bk2: 2a 225187i bk3: 7a 225147i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.906977
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = 0.937500
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.262542
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 225304 
util_bw = 43 
Wasted_Col = 559 
Wasted_Row = 0 
Idle = 224702 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 179 
rwq = 0 
CCDLc_limit_alone = 179 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225257 
Read = 27 
Write = 16 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 43 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000209 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00123833
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225234 n_act=4 n_pre=0 n_ref_event=0 n_req=66 n_rd=43 n_rd_L2_A=0 n_write=23 n_wr_bk=0 bw_util=0.0002929
n_activity=3336 dram_eff=0.01978
bk0: 12a 225149i bk1: 12a 225160i bk2: 9a 225144i bk3: 10a 225121i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.906977
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.020173
Bank_Level_Parallism_Col = 1.020290
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.201449
GrpLevelPara = 1.020290 

BW Util details:
bwutil = 0.000293 
total_CMD = 225304 
util_bw = 66 
Wasted_Col = 628 
Wasted_Row = 0 
Idle = 224610 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 244 
rwq = 0 
CCDLc_limit_alone = 244 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225234 
Read = 43 
Write = 23 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 66 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000892128
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225261 n_act=4 n_pre=0 n_ref_event=0 n_req=39 n_rd=24 n_rd_L2_A=0 n_write=15 n_wr_bk=0 bw_util=0.0001731
n_activity=2321 dram_eff=0.0168
bk0: 5a 225187i bk1: 10a 225144i bk2: 2a 225187i bk3: 7a 225152i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.897436
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.933333
Bank_Level_Parallism = 1.003430
Bank_Level_Parallism_Col = 1.003454
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.293610
GrpLevelPara = 1.003454 

BW Util details:
bwutil = 0.000173 
total_CMD = 225304 
util_bw = 39 
Wasted_Col = 544 
Wasted_Row = 0 
Idle = 224721 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 165 
rwq = 0 
CCDLc_limit_alone = 165 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225261 
Read = 24 
Write = 15 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 39 
total_req = 39 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 39 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000173 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001247 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0012472
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225227 n_act=4 n_pre=0 n_ref_event=0 n_req=73 n_rd=45 n_rd_L2_A=0 n_write=28 n_wr_bk=0 bw_util=0.000324
n_activity=3396 dram_eff=0.0215
bk0: 14a 225154i bk1: 16a 225124i bk2: 6a 225155i bk3: 9a 225128i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945205
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = 0.964286
Bank_Level_Parallism = 1.021038
Bank_Level_Parallism_Col = 1.021157
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.299013
GrpLevelPara = 1.021157 

BW Util details:
bwutil = 0.000324 
total_CMD = 225304 
util_bw = 73 
Wasted_Col = 640 
Wasted_Row = 0 
Idle = 224591 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 274 
rwq = 0 
CCDLc_limit_alone = 274 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225227 
Read = 45 
Write = 28 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 73 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001021 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00102084
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225264 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=22 n_rd_L2_A=0 n_write=14 n_wr_bk=0 bw_util=0.0001598
n_activity=1964 dram_eff=0.01833
bk0: 6a 225171i bk1: 10a 225138i bk2: 0a 225180i bk3: 6a 225155i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 0.928571
Bank_Level_Parallism = 1.001647
Bank_Level_Parallism_Col = 1.001658
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.255390
GrpLevelPara = 1.001658 

BW Util details:
bwutil = 0.000160 
total_CMD = 225304 
util_bw = 36 
Wasted_Col = 571 
Wasted_Row = 0 
Idle = 224697 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 191 
rwq = 0 
CCDLc_limit_alone = 191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225264 
Read = 22 
Write = 14 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00169549
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225227 n_act=4 n_pre=0 n_ref_event=0 n_req=73 n_rd=45 n_rd_L2_A=0 n_write=28 n_wr_bk=0 bw_util=0.000324
n_activity=3349 dram_eff=0.0218
bk0: 14a 225136i bk1: 16a 225124i bk2: 6a 225139i bk3: 9a 225095i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945205
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = 0.964286
Bank_Level_Parallism = 1.005057
Bank_Level_Parallism_Col = 1.005083
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.321474
GrpLevelPara = 1.005083 

BW Util details:
bwutil = 0.000324 
total_CMD = 225304 
util_bw = 73 
Wasted_Col = 718 
Wasted_Row = 0 
Idle = 224513 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 342 
rwq = 0 
CCDLc_limit_alone = 342 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225227 
Read = 45 
Write = 28 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 73 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000324 
Either_Row_CoL_Bus_Util = 0.000342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0018242
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225264 n_act=4 n_pre=0 n_ref_event=0 n_req=36 n_rd=22 n_rd_L2_A=0 n_write=14 n_wr_bk=0 bw_util=0.0001598
n_activity=1957 dram_eff=0.0184
bk0: 6a 225171i bk1: 10a 225139i bk2: 0a 225180i bk3: 6a 225158i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.863636
Row_Buffer_Locality_write = 0.928571
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.283333
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 225304 
util_bw = 36 
Wasted_Col = 568 
Wasted_Row = 0 
Idle = 224700 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 188 
rwq = 0 
CCDLc_limit_alone = 188 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225264 
Read = 22 
Write = 14 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 36 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000178 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00169549
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225226 n_act=4 n_pre=0 n_ref_event=0 n_req=74 n_rd=46 n_rd_L2_A=0 n_write=28 n_wr_bk=0 bw_util=0.0003284
n_activity=3399 dram_eff=0.02177
bk0: 16a 225117i bk1: 16a 225117i bk2: 6a 225155i bk3: 8a 225133i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.934783
Row_Buffer_Locality_write = 0.964286
Bank_Level_Parallism = 1.029491
Bank_Level_Parallism_Col = 1.029650
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.288410
GrpLevelPara = 1.029650 

BW Util details:
bwutil = 0.000328 
total_CMD = 225304 
util_bw = 74 
Wasted_Col = 672 
Wasted_Row = 0 
Idle = 224558 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 313 
rwq = 0 
CCDLc_limit_alone = 313 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225226 
Read = 46 
Write = 28 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 74 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000328 
Either_Row_CoL_Bus_Util = 0.000346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00163335
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225262 n_act=4 n_pre=0 n_ref_event=0 n_req=38 n_rd=24 n_rd_L2_A=0 n_write=14 n_wr_bk=0 bw_util=0.0001687
n_activity=2054 dram_eff=0.0185
bk0: 9a 225150i bk1: 8a 225172i bk2: 1a 225178i bk3: 6a 225155i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.058304
Bank_Level_Parallism_Col = 1.058719
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.104982
GrpLevelPara = 1.058719 

BW Util details:
bwutil = 0.000169 
total_CMD = 225304 
util_bw = 38 
Wasted_Col = 528 
Wasted_Row = 0 
Idle = 224738 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 163 
rwq = 0 
CCDLc_limit_alone = 163 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225262 
Read = 24 
Write = 14 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 38 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000169 
Either_Row_CoL_Bus_Util = 0.000186 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00103416
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225225 n_act=4 n_pre=0 n_ref_event=0 n_req=75 n_rd=47 n_rd_L2_A=0 n_write=28 n_wr_bk=0 bw_util=0.0003329
n_activity=3346 dram_eff=0.02241
bk0: 16a 225117i bk1: 16a 225117i bk2: 6a 225140i bk3: 9a 225097i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.946667
Row_Buffer_Locality_read = 0.936170
Row_Buffer_Locality_write = 0.964286
Bank_Level_Parallism = 1.028858
Bank_Level_Parallism_Col = 1.029004
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.316520
GrpLevelPara = 1.029004 

BW Util details:
bwutil = 0.000333 
total_CMD = 225304 
util_bw = 75 
Wasted_Col = 722 
Wasted_Row = 0 
Idle = 224507 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 364 
rwq = 0 
CCDLc_limit_alone = 364 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225225 
Read = 47 
Write = 28 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 75 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000333 
Either_Row_CoL_Bus_Util = 0.000351 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001948 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00194848
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=225304 n_nop=225266 n_act=4 n_pre=0 n_ref_event=0 n_req=34 n_rd=20 n_rd_L2_A=0 n_write=14 n_wr_bk=0 bw_util=0.0001509
n_activity=1963 dram_eff=0.01732
bk0: 6a 225173i bk1: 8a 225154i bk2: 0a 225180i bk3: 6a 225159i bk4: 0a 225304i bk5: 0a 225304i bk6: 0a 225304i bk7: 0a 225304i bk8: 0a 225304i bk9: 0a 225304i bk10: 0a 225304i bk11: 0a 225304i bk12: 0a 225304i bk13: 0a 225304i bk14: 0a 225304i bk15: 0a 225304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.850000
Row_Buffer_Locality_write = 0.928571
Bank_Level_Parallism = 1.001715
Bank_Level_Parallism_Col = 1.001727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.291883
GrpLevelPara = 1.001727 

BW Util details:
bwutil = 0.000151 
total_CMD = 225304 
util_bw = 34 
Wasted_Col = 549 
Wasted_Row = 0 
Idle = 224721 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 170 
rwq = 0 
CCDLc_limit_alone = 170 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 225304 
n_nop = 225266 
Read = 20 
Write = 14 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 34 
total_req = 34 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 34 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000151 
Either_Row_CoL_Bus_Util = 0.000169 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179313

========= L2 cache stats =========
L2_cache_bank[0]: Access = 49, Miss = 36, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 47, Miss = 36, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 20, Miss = 20, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 47, Miss = 35, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 27, Miss = 20, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 19, Miss = 17, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 40, Miss = 31, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 29, Miss = 23, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 27, Miss = 20, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 42, Miss = 33, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 38, Miss = 33, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 23, Miss = 19, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 26, Miss = 20, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 46, Miss = 35, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 46, Miss = 38, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 25, Miss = 21, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 20, Miss = 17, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 49, Miss = 37, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 20, Miss = 16, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 22, Miss = 18, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1110
L2_total_cache_misses = 871
L2_total_cache_miss_rate = 0.7847
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 257
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 142
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1110
icnt_total_pkts_simt_to_mem=1110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1110
Req_Network_cycles = 38619
Req_Network_injected_packets_per_cycle =       0.0287 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0052
Req_Bank_Level_Parallism =       1.9406
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 1110
Reply_Network_cycles = 38619
Reply_Network_injected_packets_per_cycle =        0.0287
Reply_Network_conflicts_per_cycle =        0.0032
Reply_Network_conflicts_per_cycle_util =       0.1718
Reply_Bank_Level_Parallism =       1.5634
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0008
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 10541 (inst/sec)
gpgpu_simulation_rate = 5517 (cycle/sec)
gpgpu_silicon_slowdown = 217509x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 5
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 5
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 9634
gpu_sim_insn = 36895
gpu_ipc =       3.8297
gpu_tot_sim_cycle = 48253
gpu_tot_sim_insn = 110685
gpu_tot_ipc =       2.2938
gpu_tot_issued_cta = 15
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0576
partiton_level_parallism_total  =       0.0345
partiton_level_parallism_util =       3.4906
partiton_level_parallism_util_total  =       2.2777
L2_BW  =       2.2122 GB/Sec
L2_BW_total  =       1.3250 GB/Sec
gpu_total_sim_rate=13835

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1680
	L1D_total_cache_misses = 1455
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 316800
gpgpu_n_tot_w_icount = 9900
gpgpu_n_stall_shd_mem = 6495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 975
gpgpu_n_mem_write_global = 690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60	W0_Idle:240407	W0_Scoreboard:57680	W1:435	W2:390	W3:390	W4:390	W5:390	W6:390	W7:390	W8:390	W9:390	W10:390	W11:390	W12:390	W13:390	W14:390	W15:390	W16:3990	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:9900	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7800 {8:975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27600 {40:690,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39000 {40:975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5520 {8:690,}
maxmflatency = 653 
max_icnt2mem_latency = 50 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 530 
avg_icnt2mem_latency = 48 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1214 	9 	5 	33 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	374 	0 	1291 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1665 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1630 	33 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 25.000000 17.000000 32.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 10.000000 20.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 25.000000 17.000000 32.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 18.000000 10.000000 19.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 24.000000 16.000000 27.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 21.000000 11.000000 23.000000 18.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 20.000000 12.000000 32.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 17.000000 10.000000 24.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 22.000000 16.000000 30.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 20.000000 10.000000 29.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 22.000000 16.000000 30.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 20.000000 10.000000 29.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 24.000000 16.000000 30.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 21.000000  9.000000 30.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 24.000000 16.000000 30.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 22.000000  9.000000 28.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1291/64 = 20.171875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        25        17        11         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        10         6         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        25        17        11         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        18        10         5         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        24        16         9         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        21        11         8         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        20        12        13        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        17        10         9         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        22        16        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        20        10         7         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        22        16        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        20        10         7         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        24        16        10         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        21         9         9         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        24        16        10         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        22         9         7         6         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 811
min_bank_accesses = 0!
chip skew: 59/42 = 1.40
number of total write accesses:
dram[0]:         0         0        21        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        14         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        21        13         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        14         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        18        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        15        11         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        19        12         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        15        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        20        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        22         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        20        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        22         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        20        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        21         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        20        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        21         7         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 480
min_bank_accesses = 0!
chip skew: 36/22 = 1.64
average mf latency per bank:
dram[0]:        698       742       704       698    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        679       683       682       672    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        698       742       704       698    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        684       683       684       722    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        691       749       683       716    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        687       678       713       716    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        692       749       674       666    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        673       683       670       722    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        675       691       700       706    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        655       684       678       743    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        697       691       700       707    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        655       683       677       744    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        672       750       700       700    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        688       634       692       733    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        672       750       700       698    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        675       689       662       734    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       633       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       636       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       635       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       634         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       634         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       633       649         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281414 n_act=4 n_pre=0 n_ref_event=0 n_req=93 n_rd=59 n_rd_L2_A=0 n_write=34 n_wr_bk=0 bw_util=0.0003304
n_activity=4243 dram_eff=0.02192
bk0: 25a 281298i bk1: 17a 281344i bk2: 11a 281283i bk3: 6a 281369i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956989
Row_Buffer_Locality_read = 0.949153
Row_Buffer_Locality_write = 0.970588
Bank_Level_Parallism = 1.018116
Bank_Level_Parallism_Col = 1.018204
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.316748
GrpLevelPara = 1.018204 

BW Util details:
bwutil = 0.000330 
total_CMD = 281511 
util_bw = 93 
Wasted_Col = 735 
Wasted_Row = 0 
Idle = 280683 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 369 
rwq = 0 
CCDLc_limit_alone = 369 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281414 
Read = 59 
Write = 34 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 93 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000330 
Either_Row_CoL_Bus_Util = 0.000345 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001215 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00121487
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281442 n_act=4 n_pre=0 n_ref_event=0 n_req=65 n_rd=43 n_rd_L2_A=0 n_write=22 n_wr_bk=0 bw_util=0.0002309
n_activity=3309 dram_eff=0.01964
bk0: 20a 281296i bk1: 10a 281352i bk2: 6a 281323i bk3: 7a 281392i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.938462
Row_Buffer_Locality_read = 0.930233
Row_Buffer_Locality_write = 0.954545
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.288410
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000231 
total_CMD = 281511 
util_bw = 65 
Wasted_Col = 681 
Wasted_Row = 0 
Idle = 280765 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 301 
rwq = 0 
CCDLc_limit_alone = 301 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281442 
Read = 43 
Write = 22 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 65 
total_req = 65 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 65 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000245 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00132854
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281414 n_act=4 n_pre=0 n_ref_event=0 n_req=93 n_rd=59 n_rd_L2_A=0 n_write=34 n_wr_bk=0 bw_util=0.0003304
n_activity=4219 dram_eff=0.02204
bk0: 25a 281298i bk1: 17a 281344i bk2: 11a 281295i bk3: 6a 281367i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956989
Row_Buffer_Locality_read = 0.949153
Row_Buffer_Locality_write = 0.970588
Bank_Level_Parallism = 1.018337
Bank_Level_Parallism_Col = 1.018427
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.308354
GrpLevelPara = 1.018427 

BW Util details:
bwutil = 0.000330 
total_CMD = 281511 
util_bw = 93 
Wasted_Col = 725 
Wasted_Row = 0 
Idle = 280693 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 359 
rwq = 0 
CCDLc_limit_alone = 359 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281414 
Read = 59 
Write = 34 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 93 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000330 
Either_Row_CoL_Bus_Util = 0.000345 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001329 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00132854
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281443 n_act=4 n_pre=0 n_ref_event=0 n_req=64 n_rd=42 n_rd_L2_A=0 n_write=22 n_wr_bk=0 bw_util=0.0002273
n_activity=3329 dram_eff=0.01922
bk0: 18a 281324i bk1: 10a 281351i bk2: 5a 281342i bk3: 9a 281362i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.954545
Bank_Level_Parallism = 1.001374
Bank_Level_Parallism_Col = 1.001381
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.276243
GrpLevelPara = 1.001381 

BW Util details:
bwutil = 0.000227 
total_CMD = 281511 
util_bw = 64 
Wasted_Col = 664 
Wasted_Row = 0 
Idle = 280783 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 285 
rwq = 0 
CCDLc_limit_alone = 285 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281443 
Read = 42 
Write = 22 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 64 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000227 
Either_Row_CoL_Bus_Util = 0.000242 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00113672
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281420 n_act=4 n_pre=0 n_ref_event=0 n_req=87 n_rd=57 n_rd_L2_A=0 n_write=30 n_wr_bk=0 bw_util=0.000309
n_activity=4318 dram_eff=0.02015
bk0: 24a 281296i bk1: 16a 281358i bk2: 9a 281304i bk3: 8a 281382i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954023
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = 0.966667
Bank_Level_Parallism = 1.016710
Bank_Level_Parallism_Col = 1.016796
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.286822
GrpLevelPara = 1.016796 

BW Util details:
bwutil = 0.000309 
total_CMD = 281511 
util_bw = 87 
Wasted_Col = 691 
Wasted_Row = 0 
Idle = 280733 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 323 
rwq = 0 
CCDLc_limit_alone = 323 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281420 
Read = 57 
Write = 30 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 87 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000309 
Either_Row_CoL_Bus_Util = 0.000323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000931 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000930692
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281434 n_act=4 n_pre=0 n_ref_event=0 n_req=73 n_rd=47 n_rd_L2_A=0 n_write=26 n_wr_bk=0 bw_util=0.0002593
n_activity=3662 dram_eff=0.01993
bk0: 21a 281312i bk1: 11a 281352i bk2: 8a 281348i bk3: 7a 281354i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945205
Row_Buffer_Locality_read = 0.936170
Row_Buffer_Locality_write = 0.961538
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.271754
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000259 
total_CMD = 281511 
util_bw = 73 
Wasted_Col = 678 
Wasted_Row = 0 
Idle = 280760 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 298 
rwq = 0 
CCDLc_limit_alone = 298 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281434 
Read = 47 
Write = 26 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 73 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001023 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00102305
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281421 n_act=4 n_pre=0 n_ref_event=0 n_req=86 n_rd=55 n_rd_L2_A=0 n_write=31 n_wr_bk=0 bw_util=0.0003055
n_activity=3965 dram_eff=0.02169
bk0: 20a 281319i bk1: 12a 281367i bk2: 13a 281277i bk3: 10a 281328i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.927273
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.016970
Bank_Level_Parallism_Col = 1.017052
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.246041
GrpLevelPara = 1.017052 

BW Util details:
bwutil = 0.000305 
total_CMD = 281511 
util_bw = 86 
Wasted_Col = 739 
Wasted_Row = 0 
Idle = 280686 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 355 
rwq = 0 
CCDLc_limit_alone = 355 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281421 
Read = 55 
Write = 31 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 86 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000305 
Either_Row_CoL_Bus_Util = 0.000320 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000781497
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281439 n_act=4 n_pre=0 n_ref_event=0 n_req=68 n_rd=43 n_rd_L2_A=0 n_write=25 n_wr_bk=0 bw_util=0.0002416
n_activity=3336 dram_eff=0.02038
bk0: 17a 281321i bk1: 10a 281351i bk2: 9a 281323i bk3: 7a 281359i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.941176
Row_Buffer_Locality_read = 0.930233
Row_Buffer_Locality_write = 0.960000
Bank_Level_Parallism = 1.002645
Bank_Level_Parallism_Col = 1.002660
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.301862
GrpLevelPara = 1.002660 

BW Util details:
bwutil = 0.000242 
total_CMD = 281511 
util_bw = 68 
Wasted_Col = 688 
Wasted_Row = 0 
Idle = 280755 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 309 
rwq = 0 
CCDLc_limit_alone = 309 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281439 
Read = 43 
Write = 25 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 68 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000242 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010266
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281414 n_act=4 n_pre=0 n_ref_event=0 n_req=93 n_rd=57 n_rd_L2_A=0 n_write=36 n_wr_bk=0 bw_util=0.0003304
n_activity=4007 dram_eff=0.02321
bk0: 22a 281306i bk1: 16a 281331i bk2: 10a 281295i bk3: 9a 281335i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956989
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = 0.972222
Bank_Level_Parallism = 1.017544
Bank_Level_Parallism_Col = 1.017626
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.314924
GrpLevelPara = 1.017626 

BW Util details:
bwutil = 0.000330 
total_CMD = 281511 
util_bw = 93 
Wasted_Col = 762 
Wasted_Row = 0 
Idle = 280656 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 396 
rwq = 0 
CCDLc_limit_alone = 396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281414 
Read = 57 
Write = 36 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 93 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000330 
Either_Row_CoL_Bus_Util = 0.000345 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000853 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000852542
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281436 n_act=4 n_pre=0 n_ref_event=0 n_req=71 n_rd=43 n_rd_L2_A=0 n_write=28 n_wr_bk=0 bw_util=0.0002522
n_activity=2957 dram_eff=0.02401
bk0: 20a 281284i bk1: 10a 281345i bk2: 7a 281248i bk3: 6a 281362i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943662
Row_Buffer_Locality_read = 0.930233
Row_Buffer_Locality_write = 0.964286
Bank_Level_Parallism = 1.001143
Bank_Level_Parallism_Col = 1.001148
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.293915
GrpLevelPara = 1.001148 

BW Util details:
bwutil = 0.000252 
total_CMD = 281511 
util_bw = 71 
Wasted_Col = 804 
Wasted_Row = 0 
Idle = 280636 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 424 
rwq = 0 
CCDLc_limit_alone = 424 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281436 
Read = 43 
Write = 28 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 71 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00152392
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281414 n_act=4 n_pre=0 n_ref_event=0 n_req=93 n_rd=57 n_rd_L2_A=0 n_write=36 n_wr_bk=0 bw_util=0.0003304
n_activity=3948 dram_eff=0.02356
bk0: 22a 281288i bk1: 16a 281331i bk2: 10a 281271i bk3: 9a 281302i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956989
Row_Buffer_Locality_read = 0.947368
Row_Buffer_Locality_write = 0.972222
Bank_Level_Parallism = 1.004251
Bank_Level_Parallism_Col = 1.004269
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.338314
GrpLevelPara = 1.004269 

BW Util details:
bwutil = 0.000330 
total_CMD = 281511 
util_bw = 93 
Wasted_Col = 848 
Wasted_Row = 0 
Idle = 280570 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281414 
Read = 57 
Write = 36 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 93 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000330 
Either_Row_CoL_Bus_Util = 0.000345 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00155589
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281436 n_act=4 n_pre=0 n_ref_event=0 n_req=71 n_rd=43 n_rd_L2_A=0 n_write=28 n_wr_bk=0 bw_util=0.0002522
n_activity=2989 dram_eff=0.02375
bk0: 20a 281283i bk1: 10a 281346i bk2: 7a 281249i bk3: 6a 281365i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.943662
Row_Buffer_Locality_read = 0.930233
Row_Buffer_Locality_write = 0.964286
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.285714
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000252 
total_CMD = 281511 
util_bw = 71 
Wasted_Col = 801 
Wasted_Row = 0 
Idle = 280639 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 421 
rwq = 0 
CCDLc_limit_alone = 421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281436 
Read = 43 
Write = 28 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 71 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000252 
Either_Row_CoL_Bus_Util = 0.000266 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00144577
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281413 n_act=4 n_pre=0 n_ref_event=0 n_req=94 n_rd=58 n_rd_L2_A=0 n_write=36 n_wr_bk=0 bw_util=0.0003339
n_activity=4006 dram_eff=0.02346
bk0: 24a 281276i bk1: 16a 281324i bk2: 10a 281297i bk3: 8a 281340i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.948276
Row_Buffer_Locality_write = 0.972222
Bank_Level_Parallism = 1.025028
Bank_Level_Parallism_Col = 1.025143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.307429
GrpLevelPara = 1.025143 

BW Util details:
bwutil = 0.000334 
total_CMD = 281511 
util_bw = 94 
Wasted_Col = 785 
Wasted_Row = 0 
Idle = 280632 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 426 
rwq = 0 
CCDLc_limit_alone = 426 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281413 
Read = 58 
Write = 36 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 94 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000334 
Either_Row_CoL_Bus_Util = 0.000348 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00132144
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281434 n_act=4 n_pre=0 n_ref_event=0 n_req=73 n_rd=45 n_rd_L2_A=0 n_write=28 n_wr_bk=0 bw_util=0.0002593
n_activity=3095 dram_eff=0.02359
bk0: 21a 281279i bk1: 9a 281379i bk2: 9a 281227i bk3: 6a 281362i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945205
Row_Buffer_Locality_read = 0.911111
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.039427
Bank_Level_Parallism_Col = 1.039616
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.190876
GrpLevelPara = 1.039616 

BW Util details:
bwutil = 0.000259 
total_CMD = 281511 
util_bw = 73 
Wasted_Col = 764 
Wasted_Row = 0 
Idle = 280674 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 399 
rwq = 0 
CCDLc_limit_alone = 399 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281434 
Read = 45 
Write = 28 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 73 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000274 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104081
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281412 n_act=4 n_pre=0 n_ref_event=0 n_req=95 n_rd=59 n_rd_L2_A=0 n_write=36 n_wr_bk=0 bw_util=0.0003375
n_activity=3941 dram_eff=0.02411
bk0: 24a 281276i bk1: 16a 281324i bk2: 10a 281274i bk3: 9a 281304i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957895
Row_Buffer_Locality_read = 0.949153
Row_Buffer_Locality_write = 0.972222
Bank_Level_Parallism = 1.024520
Bank_Level_Parallism_Col = 1.024625
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.336188
GrpLevelPara = 1.024625 

BW Util details:
bwutil = 0.000337 
total_CMD = 281511 
util_bw = 95 
Wasted_Col = 843 
Wasted_Row = 0 
Idle = 280573 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281412 
Read = 59 
Write = 36 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 95 
total_req = 95 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 95 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000337 
Either_Row_CoL_Bus_Util = 0.000352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00162693
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=281511 n_nop=281435 n_act=4 n_pre=0 n_ref_event=0 n_req=72 n_rd=44 n_rd_L2_A=0 n_write=28 n_wr_bk=0 bw_util=0.0002558
n_activity=3046 dram_eff=0.02364
bk0: 22a 281270i bk1: 9a 281361i bk2: 7a 281278i bk3: 6a 281366i bk4: 0a 281511i bk5: 0a 281511i bk6: 0a 281511i bk7: 0a 281511i bk8: 0a 281511i bk9: 0a 281511i bk10: 0a 281511i bk11: 0a 281511i bk12: 0a 281511i bk13: 0a 281511i bk14: 0a 281511i bk15: 0a 281511i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.931818
Row_Buffer_Locality_write = 0.964286
Bank_Level_Parallism = 1.001190
Bank_Level_Parallism_Col = 1.001196
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.290670
GrpLevelPara = 1.001196 

BW Util details:
bwutil = 0.000256 
total_CMD = 281511 
util_bw = 72 
Wasted_Col = 768 
Wasted_Row = 0 
Idle = 280671 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 281511 
n_nop = 281435 
Read = 44 
Write = 28 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 72 
Row_Bus_Util =  0.000014 
CoL_Bus_Util = 0.000256 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00149905

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66, Miss = 47, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 59, Miss = 46, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 40, Miss = 36, Miss_rate = 0.900, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 39, Miss = 29, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 59, Miss = 45, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 66, Miss = 48, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 34, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 37, Miss = 30, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 54, Miss = 41, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 62, Miss = 46, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 52, Miss = 40, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 44, Miss = 33, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 56, Miss = 43, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52, Miss = 43, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38, Miss = 33, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 47, Miss = 35, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 60, Miss = 45, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60, Miss = 48, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 44, Miss = 37, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60, Miss = 47, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 62, Miss = 46, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 46, Miss = 37, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 42, Miss = 34, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 60, Miss = 46, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 39, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 45, Miss = 34, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 63, Miss = 47, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 62, Miss = 48, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 44, Miss = 35, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 45, Miss = 37, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1665
L2_total_cache_misses = 1291
L2_total_cache_miss_rate = 0.7754
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 354
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 147
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 333
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1665
icnt_total_pkts_simt_to_mem=1665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1665
Req_Network_cycles = 48253
Req_Network_injected_packets_per_cycle =       0.0345 
Req_Network_conflicts_per_cycle =       0.0001
Req_Network_conflicts_per_cycle_util =       0.0082
Req_Bank_Level_Parallism =       2.2777
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0011

Reply_Network_injected_packets_num = 1665
Reply_Network_cycles = 48253
Reply_Network_injected_packets_per_cycle =        0.0345
Reply_Network_conflicts_per_cycle =        0.0040
Reply_Network_conflicts_per_cycle_util =       0.2019
Reply_Bank_Level_Parallism =       1.7508
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0009
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 13835 (inst/sec)
gpgpu_simulation_rate = 6031 (cycle/sec)
gpgpu_silicon_slowdown = 198971x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 6
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 6
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 9638
gpu_sim_insn = 44274
gpu_ipc =       4.5937
gpu_tot_sim_cycle = 57891
gpu_tot_sim_insn = 154959
gpu_tot_ipc =       2.6767
gpu_tot_issued_cta = 21
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0691
partiton_level_parallism_total  =       0.0403
partiton_level_parallism_util =       4.6573
partiton_level_parallism_util_total  =       2.6670
L2_BW  =       2.6535 GB/Sec
L2_BW_total  =       1.5462 GB/Sec
gpu_total_sim_rate=15495

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2352
	L1D_total_cache_misses = 2037
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 387
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 443520
gpgpu_n_tot_w_icount = 13860
gpgpu_n_stall_shd_mem = 9093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1365
gpgpu_n_mem_write_global = 966
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:84	W0_Idle:336507	W0_Scoreboard:80730	W1:609	W2:546	W3:546	W4:546	W5:546	W6:546	W7:546	W8:546	W9:546	W10:546	W11:546	W12:546	W13:546	W14:546	W15:546	W16:5586	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:13860	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10920 {8:1365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38640 {40:966,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54600 {40:1365,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7728 {8:966,}
maxmflatency = 653 
max_icnt2mem_latency = 50 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 528 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:1710 	13 	6 	33 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	539 	0 	1792 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	2331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2287 	42 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	16 	0 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 26.000000 24.000000 37.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 22.000000 31.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 26.000000 24.000000 37.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 24.000000 22.000000 30.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 26.000000 22.000000 33.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 26.000000 24.000000 33.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 22.000000 18.000000 38.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 22.000000 21.000000 35.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 25.000000 36.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 26.000000 22.000000 41.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 22.000000 37.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 26.000000 22.000000 41.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 26.000000 22.000000 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 26.000000 22.000000 41.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 26.000000 22.000000 37.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 26.000000 22.000000 39.000000 27.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1792/64 = 28.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        24        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        22        13         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        26        24        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        24        22        12         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        26        22        13         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        26        24        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        22        18        17        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        21        17         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        25        14        10         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        26        22        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        22        15         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        26        22        15         6         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        26        22        15         8         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        26        22        17         7         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        26        22        15         9         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        26        22        15         7         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1120
min_bank_accesses = 0!
chip skew: 73/66 = 1.11
number of total write accesses:
dram[0]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        22        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        18        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        20        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        18        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        21        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        18        21         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        22        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        26        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        22        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        26        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        22        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        24        20         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        22        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        24        20         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 672
min_bank_accesses = 0!
chip skew: 46/36 = 1.28
average mf latency per bank:
dram[0]:        723       719       706       692    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        729       654       716       649    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        723       719       706       692    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        710       654       719       682    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        723       716       702       693    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        722       662       730       692    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        729       709       692       655    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        717       655       697       678    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        710       669       714       689    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        686       654       709       679    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        731       674       712       684    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        686       654       709       679    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        687       717       718       678    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        722       642       709       690    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        687       717       718       677    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        722       664       689       690    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       635       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       632         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       636       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       633         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       636       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       634         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       634         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       636       649         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337622 n_act=4 n_pre=0 n_ref_event=0 n_req=114 n_rd=72 n_rd_L2_A=0 n_write=42 n_wr_bk=0 bw_util=0.0003375
n_activity=5000 dram_eff=0.0228
bk0: 26a 337527i bk1: 24a 337546i bk2: 15a 337503i bk3: 7a 337547i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 0.976190
Bank_Level_Parallism = 1.016026
Bank_Level_Parallism_Col = 1.016094
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.343348
GrpLevelPara = 1.016094 

BW Util details:
bwutil = 0.000338 
total_CMD = 337740 
util_bw = 114 
Wasted_Col = 822 
Wasted_Row = 0 
Idle = 336804 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 456 
rwq = 0 
CCDLc_limit_alone = 456 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337622 
Read = 72 
Write = 42 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 114 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000338 
Either_Row_CoL_Bus_Util = 0.000349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001113 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00111328
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337634 n_act=4 n_pre=0 n_ref_event=0 n_req=102 n_rd=66 n_rd_L2_A=0 n_write=36 n_wr_bk=0 bw_util=0.000302
n_activity=4328 dram_eff=0.02357
bk0: 24a 337525i bk1: 22a 337544i bk2: 13a 337488i bk3: 7a 337585i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = 0.972222
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.303493
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000302 
total_CMD = 337740 
util_bw = 102 
Wasted_Col = 818 
Wasted_Row = 0 
Idle = 336820 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 438 
rwq = 0 
CCDLc_limit_alone = 438 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337634 
Read = 66 
Write = 36 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 102 
total_req = 102 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 102 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000302 
Either_Row_CoL_Bus_Util = 0.000314 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001125 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337622 n_act=4 n_pre=0 n_ref_event=0 n_req=114 n_rd=72 n_rd_L2_A=0 n_write=42 n_wr_bk=0 bw_util=0.0003375
n_activity=4984 dram_eff=0.02287
bk0: 26a 337527i bk1: 24a 337546i bk2: 15a 337515i bk3: 7a 337569i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 0.976190
Bank_Level_Parallism = 1.016630
Bank_Level_Parallism_Col = 1.016704
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.318486
GrpLevelPara = 1.016704 

BW Util details:
bwutil = 0.000338 
total_CMD = 337740 
util_bw = 114 
Wasted_Col = 788 
Wasted_Row = 0 
Idle = 336838 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337622 
Read = 72 
Write = 42 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 114 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000338 
Either_Row_CoL_Bus_Util = 0.000349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110736
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337633 n_act=4 n_pre=0 n_ref_event=0 n_req=103 n_rd=67 n_rd_L2_A=0 n_write=36 n_wr_bk=0 bw_util=0.000305
n_activity=4372 dram_eff=0.02356
bk0: 24a 337543i bk1: 22a 337543i bk2: 12a 337509i bk3: 9a 337562i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961165
Row_Buffer_Locality_read = 0.955224
Row_Buffer_Locality_write = 0.972222
Bank_Level_Parallism = 1.002212
Bank_Level_Parallism_Col = 1.002222
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.270000
GrpLevelPara = 1.002222 

BW Util details:
bwutil = 0.000305 
total_CMD = 337740 
util_bw = 103 
Wasted_Col = 801 
Wasted_Row = 0 
Idle = 336836 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 422 
rwq = 0 
CCDLc_limit_alone = 422 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337633 
Read = 67 
Write = 36 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 103 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000305 
Either_Row_CoL_Bus_Util = 0.000317 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000991887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337629 n_act=4 n_pre=0 n_ref_event=0 n_req=107 n_rd=69 n_rd_L2_A=0 n_write=38 n_wr_bk=0 bw_util=0.0003168
n_activity=4905 dram_eff=0.02181
bk0: 26a 337525i bk1: 22a 337569i bk2: 13a 337515i bk3: 8a 337590i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962617
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = 0.973684
Bank_Level_Parallism = 1.015205
Bank_Level_Parallism_Col = 1.015276
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.294947
GrpLevelPara = 1.015276 

BW Util details:
bwutil = 0.000317 
total_CMD = 337740 
util_bw = 107 
Wasted_Col = 748 
Wasted_Row = 0 
Idle = 336885 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 380 
rwq = 0 
CCDLc_limit_alone = 380 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337629 
Read = 69 
Write = 38 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 107 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000317 
Either_Row_CoL_Bus_Util = 0.000329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000776 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000775745
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337623 n_act=4 n_pre=0 n_ref_event=0 n_req=113 n_rd=73 n_rd_L2_A=0 n_write=40 n_wr_bk=0 bw_util=0.0003346
n_activity=4860 dram_eff=0.02325
bk0: 26a 337524i bk1: 24a 337535i bk2: 15a 337513i bk3: 8a 337543i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964602
Row_Buffer_Locality_read = 0.958904
Row_Buffer_Locality_write = 0.975000
Bank_Level_Parallism = 1.001045
Bank_Level_Parallism_Col = 1.001049
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.284365
GrpLevelPara = 1.001049 

BW Util details:
bwutil = 0.000335 
total_CMD = 337740 
util_bw = 113 
Wasted_Col = 844 
Wasted_Row = 0 
Idle = 336783 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 464 
rwq = 0 
CCDLc_limit_alone = 464 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337623 
Read = 73 
Write = 40 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 113 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000335 
Either_Row_CoL_Bus_Util = 0.000346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000870492
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337630 n_act=4 n_pre=0 n_ref_event=0 n_req=106 n_rd=67 n_rd_L2_A=0 n_write=39 n_wr_bk=0 bw_util=0.0003139
n_activity=4575 dram_eff=0.02317
bk0: 22a 337548i bk1: 18a 337578i bk2: 17a 337488i bk3: 10a 337539i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.940298
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.015573
Bank_Level_Parallism_Col = 1.015642
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.254749
GrpLevelPara = 1.015642 

BW Util details:
bwutil = 0.000314 
total_CMD = 337740 
util_bw = 106 
Wasted_Col = 793 
Wasted_Row = 0 
Idle = 336841 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337630 
Read = 67 
Write = 39 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 106 
total_req = 106 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 106 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000314 
Either_Row_CoL_Bus_Util = 0.000326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000651 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000651389
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337629 n_act=4 n_pre=0 n_ref_event=0 n_req=107 n_rd=68 n_rd_L2_A=0 n_write=39 n_wr_bk=0 bw_util=0.0003168
n_activity=4456 dram_eff=0.02401
bk0: 22a 337534i bk1: 21a 337543i bk2: 17a 337487i bk3: 8a 337551i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962617
Row_Buffer_Locality_read = 0.955882
Row_Buffer_Locality_write = 0.974359
Bank_Level_Parallism = 1.004219
Bank_Level_Parallism_Col = 1.004237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.294492
GrpLevelPara = 1.004237 

BW Util details:
bwutil = 0.000317 
total_CMD = 337740 
util_bw = 107 
Wasted_Col = 841 
Wasted_Row = 0 
Idle = 336792 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 462 
rwq = 0 
CCDLc_limit_alone = 462 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337629 
Read = 68 
Write = 39 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 107 
total_req = 107 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 107 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000317 
Either_Row_CoL_Bus_Util = 0.000329 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000906022
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337617 n_act=4 n_pre=0 n_ref_event=0 n_req=119 n_rd=73 n_rd_L2_A=0 n_write=46 n_wr_bk=0 bw_util=0.0003523
n_activity=4762 dram_eff=0.02499
bk0: 24a 337535i bk1: 25a 337517i bk2: 14a 337506i bk3: 10a 337537i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966387
Row_Buffer_Locality_read = 0.958904
Row_Buffer_Locality_write = 0.978261
Bank_Level_Parallism = 1.015480
Bank_Level_Parallism_Col = 1.015544
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.316062
GrpLevelPara = 1.015544 

BW Util details:
bwutil = 0.000352 
total_CMD = 337740 
util_bw = 119 
Wasted_Col = 850 
Wasted_Row = 0 
Idle = 336771 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 484 
rwq = 0 
CCDLc_limit_alone = 484 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337617 
Read = 73 
Write = 46 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 119 
total_req = 119 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 119 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000352 
Either_Row_CoL_Bus_Util = 0.000364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000725 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00072541
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337623 n_act=4 n_pre=0 n_ref_event=0 n_req=113 n_rd=69 n_rd_L2_A=0 n_write=44 n_wr_bk=0 bw_util=0.0003346
n_activity=4042 dram_eff=0.02796
bk0: 26a 337504i bk1: 22a 337537i bk2: 15a 337381i bk3: 6a 337550i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964602
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = 0.977273
Bank_Level_Parallism = 1.001820
Bank_Level_Parallism_Col = 1.001827
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.298630
GrpLevelPara = 1.001827 

BW Util details:
bwutil = 0.000335 
total_CMD = 337740 
util_bw = 113 
Wasted_Col = 986 
Wasted_Row = 0 
Idle = 336641 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 606 
rwq = 0 
CCDLc_limit_alone = 606 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337623 
Read = 69 
Write = 44 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 113 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000335 
Either_Row_CoL_Bus_Util = 0.000346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133831
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337620 n_act=4 n_pre=0 n_ref_event=0 n_req=116 n_rd=70 n_rd_L2_A=0 n_write=46 n_wr_bk=0 bw_util=0.0003435
n_activity=4580 dram_eff=0.02533
bk0: 24a 337517i bk1: 22a 337541i bk2: 15a 337468i bk3: 9a 337504i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.957143
Row_Buffer_Locality_write = 0.978261
Bank_Level_Parallism = 1.003839
Bank_Level_Parallism_Col = 1.003854
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.341040
GrpLevelPara = 1.003854 

BW Util details:
bwutil = 0.000343 
total_CMD = 337740 
util_bw = 116 
Wasted_Col = 926 
Wasted_Row = 0 
Idle = 336698 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337620 
Read = 70 
Write = 46 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 116 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000343 
Either_Row_CoL_Bus_Util = 0.000355 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001309 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0013087
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337623 n_act=4 n_pre=0 n_ref_event=0 n_req=113 n_rd=69 n_rd_L2_A=0 n_write=44 n_wr_bk=0 bw_util=0.0003346
n_activity=4086 dram_eff=0.02766
bk0: 26a 337502i bk1: 22a 337538i bk2: 15a 337399i bk3: 6a 337556i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964602
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = 0.977273
Bank_Level_Parallism = 1.000929
Bank_Level_Parallism_Col = 1.000932
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.281454
GrpLevelPara = 1.000932 

BW Util details:
bwutil = 0.000335 
total_CMD = 337740 
util_bw = 113 
Wasted_Col = 964 
Wasted_Row = 0 
Idle = 336663 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 584 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337623 
Read = 69 
Write = 44 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 113 
total_req = 113 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 113 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000335 
Either_Row_CoL_Bus_Util = 0.000346 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00128205
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337619 n_act=4 n_pre=0 n_ref_event=0 n_req=117 n_rd=71 n_rd_L2_A=0 n_write=46 n_wr_bk=0 bw_util=0.0003464
n_activity=4651 dram_eff=0.02516
bk0: 26a 337505i bk1: 22a 337534i bk2: 15a 337500i bk3: 8a 337542i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965812
Row_Buffer_Locality_read = 0.957747
Row_Buffer_Locality_write = 0.978261
Bank_Level_Parallism = 1.022587
Bank_Level_Parallism_Col = 1.022680
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.315464
GrpLevelPara = 1.022680 

BW Util details:
bwutil = 0.000346 
total_CMD = 337740 
util_bw = 117 
Wasted_Col = 857 
Wasted_Row = 0 
Idle = 336766 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 498 
rwq = 0 
CCDLc_limit_alone = 498 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337619 
Read = 71 
Write = 46 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 117 
total_req = 117 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 117 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000346 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110144
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337620 n_act=4 n_pre=0 n_ref_event=0 n_req=116 n_rd=72 n_rd_L2_A=0 n_write=44 n_wr_bk=0 bw_util=0.0003435
n_activity=4318 dram_eff=0.02686
bk0: 26a 337499i bk1: 22a 337562i bk2: 17a 337408i bk3: 7a 337526i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.032474
Bank_Level_Parallism_Col = 1.032598
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.230105
GrpLevelPara = 1.032598 

BW Util details:
bwutil = 0.000343 
total_CMD = 337740 
util_bw = 116 
Wasted_Col = 931 
Wasted_Row = 0 
Idle = 336693 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 566 
rwq = 0 
CCDLc_limit_alone = 566 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337620 
Read = 72 
Write = 44 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 116 
total_req = 116 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 116 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000343 
Either_Row_CoL_Bus_Util = 0.000355 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000944514
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337618 n_act=4 n_pre=0 n_ref_event=0 n_req=118 n_rd=72 n_rd_L2_A=0 n_write=46 n_wr_bk=0 bw_util=0.0003494
n_activity=4580 dram_eff=0.02576
bk0: 26a 337505i bk1: 22a 337534i bk2: 15a 337470i bk3: 9a 337505i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 0.978261
Bank_Level_Parallism = 1.022094
Bank_Level_Parallism_Col = 1.022179
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.339441
GrpLevelPara = 1.022179 

BW Util details:
bwutil = 0.000349 
total_CMD = 337740 
util_bw = 118 
Wasted_Col = 923 
Wasted_Row = 0 
Idle = 336699 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 565 
rwq = 0 
CCDLc_limit_alone = 565 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337618 
Read = 72 
Write = 46 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 118 
total_req = 118 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 118 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000349 
Either_Row_CoL_Bus_Util = 0.000361 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00137088
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=337740 n_nop=337622 n_act=4 n_pre=0 n_ref_event=0 n_req=114 n_rd=70 n_rd_L2_A=0 n_write=44 n_wr_bk=0 bw_util=0.0003375
n_activity=4260 dram_eff=0.02676
bk0: 26a 337499i bk1: 22a 337544i bk2: 15a 337459i bk3: 7a 337539i bk4: 0a 337740i bk5: 0a 337740i bk6: 0a 337740i bk7: 0a 337740i bk8: 0a 337740i bk9: 0a 337740i bk10: 0a 337740i bk11: 0a 337740i bk12: 0a 337740i bk13: 0a 337740i bk14: 0a 337740i bk15: 0a 337740i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964912
Row_Buffer_Locality_read = 0.957143
Row_Buffer_Locality_write = 0.977273
Bank_Level_Parallism = 1.001940
Bank_Level_Parallism_Col = 1.001947
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.306719
GrpLevelPara = 1.001947 

BW Util details:
bwutil = 0.000338 
total_CMD = 337740 
util_bw = 114 
Wasted_Col = 917 
Wasted_Row = 0 
Idle = 336709 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 538 
rwq = 0 
CCDLc_limit_alone = 538 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 337740 
n_nop = 337622 
Read = 70 
Write = 44 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 114 
total_req = 114 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 114 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000338 
Either_Row_CoL_Bus_Util = 0.000349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00128205

========= L2 cache stats =========
L2_cache_bank[0]: Access = 81, Miss = 57, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 73, Miss = 57, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 66, Miss = 54, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 63, Miss = 48, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 73, Miss = 56, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 81, Miss = 58, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 69, Miss = 52, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 63, Miss = 51, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 68, Miss = 51, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 76, Miss = 56, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 79, Miss = 58, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 71, Miss = 55, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 70, Miss = 53, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 66, Miss = 53, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 62, Miss = 52, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 73, Miss = 55, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 78, Miss = 58, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 77, Miss = 61, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 70, Miss = 57, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 72, Miss = 56, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 76, Miss = 59, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 77, Miss = 57, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 74, Miss = 57, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 68, Miss = 56, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 74, Miss = 58, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 80, Miss = 59, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 76, Miss = 60, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 74, Miss = 56, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 79, Miss = 59, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 76, Miss = 59, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 73, Miss = 55, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 73, Miss = 59, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2331
L2_total_cache_misses = 1792
L2_total_cache_miss_rate = 0.7688
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 481
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 639
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 285
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=2331
icnt_total_pkts_simt_to_mem=2331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2331
Req_Network_cycles = 57891
Req_Network_injected_packets_per_cycle =       0.0403 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0126
Req_Bank_Level_Parallism =       2.6670
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0013

Reply_Network_injected_packets_num = 2331
Reply_Network_cycles = 57891
Reply_Network_injected_packets_per_cycle =        0.0403
Reply_Network_conflicts_per_cycle =        0.0044
Reply_Network_conflicts_per_cycle_util =       0.2227
Reply_Bank_Level_Parallism =       2.0199
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0011
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 15495 (inst/sec)
gpgpu_simulation_rate = 5789 (cycle/sec)
gpgpu_silicon_slowdown = 207289x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 7
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 7
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 9638
gpu_sim_insn = 51653
gpu_ipc =       5.3593
gpu_tot_sim_cycle = 67529
gpu_tot_sim_insn = 206612
gpu_tot_ipc =       3.0596
gpu_tot_issued_cta = 28
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0806
partiton_level_parallism_total  =       0.0460
partiton_level_parallism_util =       3.8657
partiton_level_parallism_util_total  =       2.8912
L2_BW  =       3.0957 GB/Sec
L2_BW_total  =       1.7673 GB/Sec
gpu_total_sim_rate=17217

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3136
	L1D_total_cache_misses = 2716
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 591360
gpgpu_n_tot_w_icount = 18480
gpgpu_n_stall_shd_mem = 12124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1820
gpgpu_n_mem_write_global = 1288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 364
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:112	W0_Idle:448578	W0_Scoreboard:107622	W1:812	W2:728	W3:728	W4:728	W5:728	W6:728	W7:728	W8:728	W9:728	W10:728	W11:728	W12:728	W13:728	W14:728	W15:728	W16:7448	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:18480	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14560 {8:1820,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51520 {40:1288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72800 {40:1820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10304 {8:1288,}
maxmflatency = 653 
max_icnt2mem_latency = 50 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 527 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2273 	32 	6 	33 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	734 	0 	2374 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3108 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3047 	59 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 26.000000 37.000000 38.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 25.000000 38.000000 31.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 26.000000 37.000000 38.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 25.000000 38.000000 30.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 26.000000 36.000000 33.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 26.000000 39.000000 34.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 23.000000 30.000000 38.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 22.000000 35.000000 36.000000 52.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 37.000000 36.000000 55.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 27.000000 38.000000 41.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 38.000000 38.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 27.000000 38.000000 41.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 27.000000 36.000000 37.000000 53.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 26.000000 37.000000 42.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 27.000000 36.000000 37.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 26.000000 37.000000 40.000000 51.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2374/64 = 37.093750
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        37        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        25        38        13        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        26        37        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        25        38        12        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        26        36        13        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        26        39        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        23        30        17        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        22        35        17        17         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        37        14        18         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        27        38        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        38        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        27        38        15        14         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        27        36        15        15         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        26        37        17        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        27        36        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        26        37        15        16         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1478
min_bank_accesses = 0!
chip skew: 96/86 = 1.12
number of total write accesses:
dram[0]:         0         0        23        31         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        18        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        23        31         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        18        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        20        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        19        35         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        21        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        19        35         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        22        37         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        26        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        23        37         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        26        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        22        38         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        25        35         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        22        38         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        25        35         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 896
min_bank_accesses = 0!
chip skew: 60/50 = 1.20
average mf latency per bank:
dram[0]:        723       714       704       696    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        725       681       716       673    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        723       714       704       695    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        706       681       719       690    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        723       709       702       696    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        722       698       727       700    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        724       709       692       673    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        717       692       695       680    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        710       688       714       698    none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        684       681       709       690    none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        731       681       709       683    none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        684       681       709       690    none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        685       697       718       687    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        722       688       707       695    none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        685       697       718       686    none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        722       702       687       695    none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       634         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       635       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       636       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       636       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       636       649         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393820 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=92 n_rd_L2_A=0 n_write=54 n_wr_bk=0 bw_util=0.0003706
n_activity=6092 dram_eff=0.02397
bk0: 26a 393757i bk1: 37a 393703i bk2: 15a 393733i bk3: 14a 393669i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = 0.981481
Bank_Level_Parallism = 1.013055
Bank_Level_Parallism_Col = 1.013100
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.356332
GrpLevelPara = 1.013100 

BW Util details:
bwutil = 0.000371 
total_CMD = 393970 
util_bw = 146 
Wasted_Col = 1003 
Wasted_Row = 0 
Idle = 392821 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 637 
rwq = 0 
CCDLc_limit_alone = 637 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393820 
Read = 92 
Write = 54 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001028 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.001028
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393826 n_act=4 n_pre=0 n_ref_event=0 n_req=140 n_rd=90 n_rd_L2_A=0 n_write=50 n_wr_bk=0 bw_util=0.0003554
n_activity=5394 dram_eff=0.02595
bk0: 25a 393755i bk1: 38a 393699i bk2: 13a 393718i bk3: 14a 393652i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = 0.980000
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.339765
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000355 
total_CMD = 393970 
util_bw = 140 
Wasted_Col = 1056 
Wasted_Row = 0 
Idle = 392774 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 676 
rwq = 0 
CCDLc_limit_alone = 676 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393826 
Read = 90 
Write = 50 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 140 
total_req = 140 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 140 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000355 
Either_Row_CoL_Bus_Util = 0.000366 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00109399
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393820 n_act=4 n_pre=0 n_ref_event=0 n_req=146 n_rd=92 n_rd_L2_A=0 n_write=54 n_wr_bk=0 bw_util=0.0003706
n_activity=6079 dram_eff=0.02402
bk0: 26a 393757i bk1: 37a 393703i bk2: 15a 393745i bk3: 14a 393721i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = 0.981481
Bank_Level_Parallism = 1.013825
Bank_Level_Parallism_Col = 1.013876
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.313599
GrpLevelPara = 1.013876 

BW Util details:
bwutil = 0.000371 
total_CMD = 393970 
util_bw = 146 
Wasted_Col = 939 
Wasted_Row = 0 
Idle = 392885 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 573 
rwq = 0 
CCDLc_limit_alone = 573 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393820 
Read = 92 
Write = 54 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 146 
total_req = 146 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 146 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000371 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000997538
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393825 n_act=4 n_pre=0 n_ref_event=0 n_req=141 n_rd=91 n_rd_L2_A=0 n_write=50 n_wr_bk=0 bw_util=0.0003579
n_activity=5455 dram_eff=0.02585
bk0: 25a 393773i bk1: 38a 393680i bk2: 12a 393739i bk3: 16a 393651i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971631
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = 0.980000
Bank_Level_Parallism = 1.001701
Bank_Level_Parallism_Col = 1.001706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.282423
GrpLevelPara = 1.001706 

BW Util details:
bwutil = 0.000358 
total_CMD = 393970 
util_bw = 141 
Wasted_Col = 1035 
Wasted_Row = 0 
Idle = 392794 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 656 
rwq = 0 
CCDLc_limit_alone = 656 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393825 
Read = 91 
Write = 50 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 141 
total_req = 141 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 141 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000358 
Either_Row_CoL_Bus_Util = 0.000368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000926466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393827 n_act=4 n_pre=0 n_ref_event=0 n_req=139 n_rd=89 n_rd_L2_A=0 n_write=50 n_wr_bk=0 bw_util=0.0003528
n_activity=5888 dram_eff=0.02361
bk0: 26a 393755i bk1: 36a 393715i bk2: 13a 393745i bk3: 14a 393711i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971223
Row_Buffer_Locality_read = 0.966292
Row_Buffer_Locality_write = 0.980000
Bank_Level_Parallism = 1.012037
Bank_Level_Parallism_Col = 1.012082
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.315985
GrpLevelPara = 1.012082 

BW Util details:
bwutil = 0.000353 
total_CMD = 393970 
util_bw = 139 
Wasted_Col = 941 
Wasted_Row = 0 
Idle = 392890 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 573 
rwq = 0 
CCDLc_limit_alone = 573 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393827 
Read = 89 
Write = 50 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 139 
total_req = 139 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 139 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000353 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000749 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000748788
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393816 n_act=4 n_pre=0 n_ref_event=0 n_req=150 n_rd=96 n_rd_L2_A=0 n_write=54 n_wr_bk=0 bw_util=0.0003807
n_activity=6038 dram_eff=0.02484
bk0: 26a 393754i bk1: 39a 393689i bk2: 15a 393743i bk3: 16a 393635i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = 0.981481
Bank_Level_Parallism = 1.000828
Bank_Level_Parallism_Col = 1.000831
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.307309
GrpLevelPara = 1.000831 

BW Util details:
bwutil = 0.000381 
total_CMD = 393970 
util_bw = 150 
Wasted_Col = 1058 
Wasted_Row = 0 
Idle = 392762 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 678 
rwq = 0 
CCDLc_limit_alone = 678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393816 
Read = 96 
Write = 54 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 150 
total_req = 150 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 150 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000381 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000840165
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393829 n_act=4 n_pre=0 n_ref_event=0 n_req=137 n_rd=86 n_rd_L2_A=0 n_write=51 n_wr_bk=0 bw_util=0.0003477
n_activity=5551 dram_eff=0.02468
bk0: 23a 393778i bk1: 30a 393753i bk2: 17a 393718i bk3: 16a 393670i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970803
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.012915
Bank_Level_Parallism_Col = 1.012963
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.284259
GrpLevelPara = 1.012963 

BW Util details:
bwutil = 0.000348 
total_CMD = 393970 
util_bw = 137 
Wasted_Col = 947 
Wasted_Row = 0 
Idle = 392886 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 563 
rwq = 0 
CCDLc_limit_alone = 563 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393829 
Read = 86 
Write = 51 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 137 
total_req = 137 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 137 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000348 
Either_Row_CoL_Bus_Util = 0.000358 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000576186
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393821 n_act=4 n_pre=0 n_ref_event=0 n_req=145 n_rd=91 n_rd_L2_A=0 n_write=54 n_wr_bk=0 bw_util=0.000368
n_activity=5616 dram_eff=0.02582
bk0: 22a 393764i bk1: 35a 393691i bk2: 17a 393717i bk3: 17a 393639i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972414
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = 0.981481
Bank_Level_Parallism = 1.004136
Bank_Level_Parallism_Col = 1.004149
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.295436
GrpLevelPara = 1.004149 

BW Util details:
bwutil = 0.000368 
total_CMD = 393970 
util_bw = 145 
Wasted_Col = 1064 
Wasted_Row = 0 
Idle = 392761 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 685 
rwq = 0 
CCDLc_limit_alone = 685 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393821 
Read = 91 
Write = 54 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 145 
total_req = 145 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 145 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000875701
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393814 n_act=4 n_pre=0 n_ref_event=0 n_req=152 n_rd=93 n_rd_L2_A=0 n_write=59 n_wr_bk=0 bw_util=0.0003858
n_activity=5803 dram_eff=0.02619
bk0: 24a 393765i bk1: 37a 393669i bk2: 14a 393736i bk3: 18a 393623i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = 0.983051
Bank_Level_Parallism = 1.012255
Bank_Level_Parallism_Col = 1.012295
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.332787
GrpLevelPara = 1.012295 

BW Util details:
bwutil = 0.000386 
total_CMD = 393970 
util_bw = 152 
Wasted_Col = 1072 
Wasted_Row = 0 
Idle = 392746 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 706 
rwq = 0 
CCDLc_limit_alone = 706 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393814 
Read = 93 
Write = 59 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 152 
total_req = 152 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 152 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000758941
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393812 n_act=4 n_pre=0 n_ref_event=0 n_req=154 n_rd=94 n_rd_L2_A=0 n_write=60 n_wr_bk=0 bw_util=0.0003909
n_activity=5202 dram_eff=0.0296
bk0: 27a 393734i bk1: 38a 393682i bk2: 15a 393611i bk3: 14a 393585i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = 0.983333
Bank_Level_Parallism = 1.001408
Bank_Level_Parallism_Col = 1.001412
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.319915
GrpLevelPara = 1.001412 

BW Util details:
bwutil = 0.000391 
total_CMD = 393970 
util_bw = 154 
Wasted_Col = 1266 
Wasted_Row = 0 
Idle = 392550 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 886 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393812 
Read = 94 
Write = 60 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 154 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136051
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393813 n_act=4 n_pre=0 n_ref_event=0 n_req=153 n_rd=93 n_rd_L2_A=0 n_write=60 n_wr_bk=0 bw_util=0.0003884
n_activity=5681 dram_eff=0.02693
bk0: 24a 393747i bk1: 38a 393660i bk2: 15a 393698i bk3: 16a 393622i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973856
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = 0.983333
Bank_Level_Parallism = 1.003843
Bank_Level_Parallism_Col = 1.003855
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.333847
GrpLevelPara = 1.003855 

BW Util details:
bwutil = 0.000388 
total_CMD = 393970 
util_bw = 153 
Wasted_Col = 1148 
Wasted_Row = 0 
Idle = 392669 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 772 
rwq = 0 
CCDLc_limit_alone = 772 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393813 
Read = 93 
Write = 60 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 153 
total_req = 153 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 153 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00120314
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393812 n_act=4 n_pre=0 n_ref_event=0 n_req=154 n_rd=94 n_rd_L2_A=0 n_write=60 n_wr_bk=0 bw_util=0.0003909
n_activity=5222 dram_eff=0.02949
bk0: 27a 393732i bk1: 38a 393684i bk2: 15a 393629i bk3: 14a 393632i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = 0.983333
Bank_Level_Parallism = 1.000737
Bank_Level_Parallism_Col = 1.000740
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.290680
GrpLevelPara = 1.000740 

BW Util details:
bwutil = 0.000391 
total_CMD = 393970 
util_bw = 154 
Wasted_Col = 1202 
Wasted_Row = 0 
Idle = 392614 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 822 
rwq = 0 
CCDLc_limit_alone = 822 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393812 
Read = 94 
Write = 60 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 154 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001180 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00118029
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393813 n_act=4 n_pre=0 n_ref_event=0 n_req=153 n_rd=93 n_rd_L2_A=0 n_write=60 n_wr_bk=0 bw_util=0.0003884
n_activity=5666 dram_eff=0.027
bk0: 27a 393735i bk1: 36a 393670i bk2: 15a 393730i bk3: 15a 393644i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973856
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = 0.983333
Bank_Level_Parallism = 1.017857
Bank_Level_Parallism_Col = 1.017915
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.327362
GrpLevelPara = 1.017915 

BW Util details:
bwutil = 0.000388 
total_CMD = 393970 
util_bw = 153 
Wasted_Col = 1079 
Wasted_Row = 0 
Idle = 392738 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 720 
rwq = 0 
CCDLc_limit_alone = 720 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393813 
Read = 93 
Write = 60 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 153 
total_req = 153 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 153 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000399 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103561
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393810 n_act=4 n_pre=0 n_ref_event=0 n_req=156 n_rd=96 n_rd_L2_A=0 n_write=60 n_wr_bk=0 bw_util=0.000396
n_activity=5529 dram_eff=0.02821
bk0: 26a 393729i bk1: 37a 393709i bk2: 17a 393638i bk3: 16a 393587i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.025392
Bank_Level_Parallism_Col = 1.025468
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.259925
GrpLevelPara = 1.025468 

BW Util details:
bwutil = 0.000396 
total_CMD = 393970 
util_bw = 156 
Wasted_Col = 1183 
Wasted_Row = 0 
Idle = 392631 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 818 
rwq = 0 
CCDLc_limit_alone = 818 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393810 
Read = 96 
Write = 60 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 156 
total_req = 156 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 156 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000396 
Either_Row_CoL_Bus_Util = 0.000406 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000947 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000946773
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393812 n_act=4 n_pre=0 n_ref_event=0 n_req=154 n_rd=94 n_rd_L2_A=0 n_write=60 n_wr_bk=0 bw_util=0.0003909
n_activity=5615 dram_eff=0.02743
bk0: 27a 393735i bk1: 36a 393670i bk2: 15a 393700i bk3: 16a 393601i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = 0.983333
Bank_Level_Parallism = 1.017624
Bank_Level_Parallism_Col = 1.017679
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.339739
GrpLevelPara = 1.017679 

BW Util details:
bwutil = 0.000391 
total_CMD = 393970 
util_bw = 154 
Wasted_Col = 1151 
Wasted_Row = 0 
Idle = 392665 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 793 
rwq = 0 
CCDLc_limit_alone = 793 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393812 
Read = 94 
Write = 60 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 154 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00124121
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=393970 n_nop=393812 n_act=4 n_pre=0 n_ref_event=0 n_req=154 n_rd=94 n_rd_L2_A=0 n_write=60 n_wr_bk=0 bw_util=0.0003909
n_activity=5473 dram_eff=0.02814
bk0: 26a 393729i bk1: 37a 393692i bk2: 15a 393689i bk3: 16a 393586i bk4: 0a 393970i bk5: 0a 393970i bk6: 0a 393970i bk7: 0a 393970i bk8: 0a 393970i bk9: 0a 393970i bk10: 0a 393970i bk11: 0a 393970i bk12: 0a 393970i bk13: 0a 393970i bk14: 0a 393970i bk15: 0a 393970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = 0.983333
Bank_Level_Parallism = 1.001497
Bank_Level_Parallism_Col = 1.001502
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.322823
GrpLevelPara = 1.001502 

BW Util details:
bwutil = 0.000391 
total_CMD = 393970 
util_bw = 154 
Wasted_Col = 1182 
Wasted_Row = 0 
Idle = 392634 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 803 
rwq = 0 
CCDLc_limit_alone = 803 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 393970 
n_nop = 393812 
Read = 94 
Write = 60 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 154 
total_req = 154 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 154 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00120568

========= L2 cache stats =========
L2_cache_bank[0]: Access = 101, Miss = 73, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 95, Miss = 73, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 72, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 91, Miss = 68, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 97, Miss = 72, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 99, Miss = 74, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 93, Miss = 69, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 90, Miss = 72, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 90, Miss = 67, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 96, Miss = 72, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 102, Miss = 75, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 101, Miss = 75, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 92, Miss = 69, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 85, Miss = 68, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 89, Miss = 71, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 97, Miss = 74, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 102, Miss = 74, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 99, Miss = 78, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98, Miss = 77, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 99, Miss = 77, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 99, Miss = 78, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 100, Miss = 75, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 101, Miss = 78, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 96, Miss = 76, Miss_rate = 0.792, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 96, Miss = 74, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 103, Miss = 79, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 106, Miss = 80, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 100, Miss = 76, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 100, Miss = 76, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 100, Miss = 78, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 99, Miss = 75, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 103, Miss = 79, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3108
L2_total_cache_misses = 2374
L2_total_cache_miss_rate = 0.7638
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 342
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 869
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 605
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3108
icnt_total_pkts_simt_to_mem=3108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3108
Req_Network_cycles = 67529
Req_Network_injected_packets_per_cycle =       0.0460 
Req_Network_conflicts_per_cycle =       0.0002
Req_Network_conflicts_per_cycle_util =       0.0140
Req_Bank_Level_Parallism =       2.8912
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0014

Reply_Network_injected_packets_num = 3108
Reply_Network_cycles = 67529
Reply_Network_injected_packets_per_cycle =        0.0460
Reply_Network_conflicts_per_cycle =        0.0052
Reply_Network_conflicts_per_cycle_util =       0.2434
Reply_Bank_Level_Parallism =       2.1674
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 17217 (inst/sec)
gpgpu_simulation_rate = 5627 (cycle/sec)
gpgpu_silicon_slowdown = 213257x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 8
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 9652
gpu_sim_insn = 59032
gpu_ipc =       6.1160
gpu_tot_sim_cycle = 77181
gpu_tot_sim_insn = 265644
gpu_tot_ipc =       3.4418
gpu_tot_issued_cta = 36
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0920
partiton_level_parallism_total  =       0.0518
partiton_level_parallism_util =       3.8777
partiton_level_parallism_util_total  =       3.0644
L2_BW  =       3.5329 GB/Sec
L2_BW_total  =       1.9881 GB/Sec
gpu_total_sim_rate=18974

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4032
	L1D_total_cache_misses = 3492
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 476
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 676
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
660, 
gpgpu_n_tot_thrd_icount = 760320
gpgpu_n_tot_w_icount = 23760
gpgpu_n_stall_shd_mem = 15588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2340
gpgpu_n_mem_write_global = 1656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 468
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:144	W0_Idle:576807	W0_Scoreboard:138389	W1:1044	W2:936	W3:936	W4:936	W5:936	W6:936	W7:936	W8:936	W9:936	W10:936	W11:936	W12:936	W13:936	W14:936	W15:936	W16:9576	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:23760	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18720 {8:2340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66240 {40:1656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93600 {40:2340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13248 {8:1656,}
maxmflatency = 653 
max_icnt2mem_latency = 50 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 524 
avg_icnt2mem_latency = 46 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:2879 	55 	9 	37 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	986 	0 	3010 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	3996 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3908 	85 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	0 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954      5937         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550         0      5939         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940      9618         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553         0      5940         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939      9610         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942      9629         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567         0      5938         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941      9626         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 36.000000 42.000000 50.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 38.000000 42.000000 43.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 36.000000 42.000000 51.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 38.000000 42.000000 42.000000 59.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 36.000000 40.000000 42.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 38.000000 42.000000 48.000000 61.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 33.000000 36.000000 47.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 34.000000 38.000000 50.000000 63.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 36.000000 42.000000 46.000000 66.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 40.000000 42.000000 53.000000 60.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 34.000000 42.000000 49.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 40.000000 42.000000 53.000000 60.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 38.000000 42.000000 47.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 38.000000 40.000000 56.000000 62.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 38.000000 42.000000 47.000000 66.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 38.000000 40.000000 54.000000 62.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3010/72 = 41.805557
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        42        18        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        38        42        13        21         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        36        42        19        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        38        42        12        23         1         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        36        40        13        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        38        42        16        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        33        36        17        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        34        38        18        25         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        36        42        14        26         0         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        40        42        15        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        34        42        16        24         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        40        42        15        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        38        42        15        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        38        40        18        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        38        42        15        24         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        38        40        16        24         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1872
min_bank_accesses = 0!
chip skew: 120/110 = 1.09
number of total write accesses:
dram[0]:         0         0        32        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        30        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        32        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        30        36         2         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        29        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        32        38         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        30        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        32        38         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        32        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        38        38         2         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        33        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        38        38         2         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        32        42         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        38        38         2         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        32        42         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        38        38         2         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1138
min_bank_accesses = 0!
chip skew: 78/63 = 1.24
average mf latency per bank:
dram[0]:        710       732       702       707    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        699       710       688       693    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        710       732       701       707    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        686       710       689       706       707    none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        703       736       689       716    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        693       732       704       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        710       722       682       696    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        686       731       682       693    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        683       710       702       707    none         885    none      none      none      none      none      none      none      none      none      none  
dram[9]:        672       710       688       709       630    none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        715       710       712       695    none         885    none      none      none      none      none      none      none      none      none      none  
dram[11]:        672       710       688       709       629    none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        687       710       706       705    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        693       725       693       706       631    none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        687       710       706       704    none         652    none      none      none      none      none      none      none      none      none      none  
dram[15]:        693       738       677       706       629    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       635       646       646         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       637         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       636         0       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       636       647       631         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       636         0       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       636       647       630         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647       632         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       636         0       652         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       636       649       630         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450093 n_act=4 n_pre=0 n_ref_event=0 n_req=184 n_rd=118 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004086
n_activity=7282 dram_eff=0.02527
bk0: 36a 450027i bk1: 42a 449999i bk2: 18a 450008i bk3: 22a 449920i bk4: 0a 450281i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978261
Row_Buffer_Locality_read = 0.974576
Row_Buffer_Locality_write = 0.984848
Bank_Level_Parallism = 1.011202
Bank_Level_Parallism_Col = 1.011236
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.334831
GrpLevelPara = 1.011236 

BW Util details:
bwutil = 0.000409 
total_CMD = 450281 
util_bw = 184 
Wasted_Col = 1155 
Wasted_Row = 0 
Idle = 448942 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 789 
rwq = 0 
CCDLc_limit_alone = 789 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450093 
Read = 118 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 184 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000934972
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450097 n_act=4 n_pre=0 n_ref_event=0 n_req=180 n_rd=114 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0003998
n_activity=6537 dram_eff=0.02754
bk0: 38a 450002i bk1: 42a 450010i bk2: 13a 449955i bk3: 21a 449934i bk4: 0a 450281i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = 0.984848
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.353824
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000400 
total_CMD = 450281 
util_bw = 180 
Wasted_Col = 1223 
Wasted_Row = 0 
Idle = 448878 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 843 
rwq = 0 
CCDLc_limit_alone = 843 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450097 
Read = 114 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 180 
total_req = 180 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 180 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000409 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104601
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450092 n_act=4 n_pre=0 n_ref_event=0 n_req=185 n_rd=119 n_rd_L2_A=0 n_write=66 n_wr_bk=0 bw_util=0.0004109
n_activity=7356 dram_eff=0.02515
bk0: 36a 450041i bk1: 42a 449999i bk2: 19a 450006i bk3: 22a 449954i bk4: 0a 450281i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978378
Row_Buffer_Locality_read = 0.974790
Row_Buffer_Locality_write = 0.984848
Bank_Level_Parallism = 1.012374
Bank_Level_Parallism_Col = 1.012413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.293251
GrpLevelPara = 1.012413 

BW Util details:
bwutil = 0.000411 
total_CMD = 450281 
util_bw = 185 
Wasted_Col = 1108 
Wasted_Row = 0 
Idle = 448988 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 742 
rwq = 0 
CCDLc_limit_alone = 742 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450092 
Read = 119 
Write = 66 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 185 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000953 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000952738
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450092 n_act=5 n_pre=0 n_ref_event=0 n_req=184 n_rd=116 n_rd_L2_A=0 n_write=68 n_wr_bk=0 bw_util=0.0004086
n_activity=6795 dram_eff=0.02708
bk0: 38a 450032i bk1: 42a 449991i bk2: 12a 449995i bk3: 23a 449925i bk4: 1a 450173i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972826
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = 0.985294
Bank_Level_Parallism = 1.027913
Bank_Level_Parallism_Col = 1.028011
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.285014
GrpLevelPara = 1.028011 

BW Util details:
bwutil = 0.000409 
total_CMD = 450281 
util_bw = 184 
Wasted_Col = 1249 
Wasted_Row = 0 
Idle = 448848 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 806 
rwq = 0 
CCDLc_limit_alone = 806 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450092 
Read = 116 
Write = 68 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 184 
total_req = 184 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 184 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000409 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000861684
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450103 n_act=4 n_pre=0 n_ref_event=0 n_req=174 n_rd=111 n_rd_L2_A=0 n_write=63 n_wr_bk=0 bw_util=0.0003864
n_activity=6973 dram_eff=0.02495
bk0: 36a 450031i bk1: 40a 450026i bk2: 13a 450029i bk3: 22a 449918i bk4: 0a 450281i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = 0.984127
Bank_Level_Parallism = 1.010148
Bank_Level_Parallism_Col = 1.010180
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.311668
GrpLevelPara = 1.010180 

BW Util details:
bwutil = 0.000386 
total_CMD = 450281 
util_bw = 174 
Wasted_Col = 1107 
Wasted_Row = 0 
Idle = 449000 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 739 
rwq = 0 
CCDLc_limit_alone = 739 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450103 
Read = 111 
Write = 63 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 174 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00082393
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450088 n_act=4 n_pre=0 n_ref_event=0 n_req=189 n_rd=119 n_rd_L2_A=0 n_write=70 n_wr_bk=0 bw_util=0.0004197
n_activity=7338 dram_eff=0.02576
bk0: 38a 450028i bk1: 42a 450000i bk2: 16a 449980i bk3: 23a 449919i bk4: 0a 450281i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978836
Row_Buffer_Locality_read = 0.974790
Row_Buffer_Locality_write = 0.985714
Bank_Level_Parallism = 1.001445
Bank_Level_Parallism_Col = 1.001449
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.332609
GrpLevelPara = 1.001449 

BW Util details:
bwutil = 0.000420 
total_CMD = 450281 
util_bw = 189 
Wasted_Col = 1195 
Wasted_Row = 0 
Idle = 448897 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 815 
rwq = 0 
CCDLc_limit_alone = 815 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450088 
Read = 119 
Write = 70 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 189 
total_req = 189 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 189 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000420 
Either_Row_CoL_Bus_Util = 0.000429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000775 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000775072
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450103 n_act=4 n_pre=0 n_ref_event=0 n_req=174 n_rd=110 n_rd_L2_A=0 n_write=64 n_wr_bk=0 bw_util=0.0003864
n_activity=6694 dram_eff=0.02599
bk0: 33a 450068i bk1: 36a 450045i bk2: 17a 450010i bk3: 24a 449888i bk4: 0a 450281i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.010998
Bank_Level_Parallism_Col = 1.011032
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.267139
GrpLevelPara = 1.011032 

BW Util details:
bwutil = 0.000386 
total_CMD = 450281 
util_bw = 174 
Wasted_Col = 1099 
Wasted_Row = 0 
Idle = 449008 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 715 
rwq = 0 
CCDLc_limit_alone = 715 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450103 
Read = 110 
Write = 64 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 174 
total_req = 174 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 174 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000763967
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450092 n_act=4 n_pre=0 n_ref_event=0 n_req=185 n_rd=115 n_rd_L2_A=0 n_write=70 n_wr_bk=0 bw_util=0.0004109
n_activity=6846 dram_eff=0.02702
bk0: 34a 450019i bk1: 38a 450002i bk2: 18a 449982i bk3: 25a 449909i bk4: 0a 450281i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978378
Row_Buffer_Locality_read = 0.973913
Row_Buffer_Locality_write = 0.985714
Bank_Level_Parallism = 1.003592
Bank_Level_Parallism_Col = 1.003602
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.303314
GrpLevelPara = 1.003602 

BW Util details:
bwutil = 0.000411 
total_CMD = 450281 
util_bw = 185 
Wasted_Col = 1207 
Wasted_Row = 0 
Idle = 448889 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 828 
rwq = 0 
CCDLc_limit_alone = 828 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450092 
Read = 115 
Write = 70 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 185 
total_req = 185 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 185 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000837255
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450085 n_act=5 n_pre=0 n_ref_event=0 n_req=191 n_rd=119 n_rd_L2_A=0 n_write=72 n_wr_bk=0 bw_util=0.0004242
n_activity=7183 dram_eff=0.02659
bk0: 36a 450028i bk1: 42a 449970i bk2: 14a 450019i bk3: 26a 449887i bk4: 0a 450281i bk5: 1a 450182i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973822
Row_Buffer_Locality_read = 0.966387
Row_Buffer_Locality_write = 0.986111
Bank_Level_Parallism = 1.041379
Bank_Level_Parallism_Col = 1.041523
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.314879
GrpLevelPara = 1.041523 

BW Util details:
bwutil = 0.000424 
total_CMD = 450281 
util_bw = 191 
Wasted_Col = 1259 
Wasted_Row = 0 
Idle = 448831 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 838 
rwq = 0 
CCDLc_limit_alone = 838 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450085 
Read = 119 
Write = 72 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 191 
total_req = 191 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 191 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000424 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000679576
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450079 n_act=5 n_pre=0 n_ref_event=0 n_req=197 n_rd=119 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004375
n_activity=6501 dram_eff=0.0303
bk0: 40a 450000i bk1: 42a 449993i bk2: 15a 449867i bk3: 22a 449828i bk4: 0a 450184i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974619
Row_Buffer_Locality_read = 0.974790
Row_Buffer_Locality_write = 0.974359
Bank_Level_Parallism = 1.015854
Bank_Level_Parallism_Col = 1.015901
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.351590
GrpLevelPara = 1.015901 

BW Util details:
bwutil = 0.000438 
total_CMD = 450281 
util_bw = 197 
Wasted_Col = 1506 
Wasted_Row = 0 
Idle = 448578 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1068 
rwq = 0 
CCDLc_limit_alone = 1068 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450079 
Read = 119 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 197 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00143466
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450086 n_act=5 n_pre=0 n_ref_event=0 n_req=190 n_rd=117 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.000422
n_activity=7041 dram_eff=0.02698
bk0: 34a 450030i bk1: 42a 449971i bk2: 16a 449981i bk3: 24a 449872i bk4: 0a 450281i bk5: 1a 450182i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.965812
Row_Buffer_Locality_write = 0.986301
Bank_Level_Parallism = 1.048420
Bank_Level_Parallism_Col = 1.048583
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.319838
GrpLevelPara = 1.048583 

BW Util details:
bwutil = 0.000422 
total_CMD = 450281 
util_bw = 190 
Wasted_Col = 1297 
Wasted_Row = 0 
Idle = 448794 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 889 
rwq = 0 
CCDLc_limit_alone = 889 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450086 
Read = 117 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 190 
total_req = 190 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 190 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000422 
Either_Row_CoL_Bus_Util = 0.000433 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00107044
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450079 n_act=5 n_pre=0 n_ref_event=0 n_req=197 n_rd=119 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004375
n_activity=6510 dram_eff=0.03026
bk0: 40a 449981i bk1: 42a 449992i bk2: 15a 449885i bk3: 22a 449838i bk4: 0a 450184i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974619
Row_Buffer_Locality_read = 0.974790
Row_Buffer_Locality_write = 0.974359
Bank_Level_Parallism = 1.011157
Bank_Level_Parallism_Col = 1.011190
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.328622
GrpLevelPara = 1.011190 

BW Util details:
bwutil = 0.000438 
total_CMD = 450281 
util_bw = 197 
Wasted_Col = 1506 
Wasted_Row = 0 
Idle = 448578 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 165 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1058 
rwq = 0 
CCDLc_limit_alone = 1058 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450079 
Read = 119 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 197 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.000449 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139691
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450085 n_act=4 n_pre=0 n_ref_event=0 n_req=192 n_rd=118 n_rd_L2_A=0 n_write=74 n_wr_bk=0 bw_util=0.0004264
n_activity=6823 dram_eff=0.02814
bk0: 38a 449997i bk1: 42a 449971i bk2: 15a 449995i bk3: 23a 449894i bk4: 0a 450281i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.974576
Row_Buffer_Locality_write = 0.986486
Bank_Level_Parallism = 1.017434
Bank_Level_Parallism_Col = 1.017483
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.334965
GrpLevelPara = 1.017483 

BW Util details:
bwutil = 0.000426 
total_CMD = 450281 
util_bw = 192 
Wasted_Col = 1242 
Wasted_Row = 0 
Idle = 448847 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 883 
rwq = 0 
CCDLc_limit_alone = 883 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450085 
Read = 118 
Write = 74 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 192 
total_req = 192 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 192 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000946076
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450078 n_act=5 n_pre=0 n_ref_event=0 n_req=198 n_rd=120 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004397
n_activity=6909 dram_eff=0.02866
bk0: 38a 450003i bk1: 40a 450020i bk2: 18a 449888i bk3: 24a 449828i bk4: 0a 450184i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974747
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = 0.987179
Bank_Level_Parallism = 1.027523
Bank_Level_Parallism_Col = 1.027607
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.313497
GrpLevelPara = 1.027607 

BW Util details:
bwutil = 0.000440 
total_CMD = 450281 
util_bw = 198 
Wasted_Col = 1437 
Wasted_Row = 0 
Idle = 448646 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1000 
rwq = 0 
CCDLc_limit_alone = 1000 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450078 
Read = 120 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 198 
total_req = 198 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 198 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000440 
Either_Row_CoL_Bus_Util = 0.000451 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108155
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450082 n_act=5 n_pre=0 n_ref_event=0 n_req=194 n_rd=120 n_rd_L2_A=0 n_write=74 n_wr_bk=0 bw_util=0.0004308
n_activity=6894 dram_eff=0.02814
bk0: 38a 450003i bk1: 42a 449963i bk2: 15a 449979i bk3: 24a 449850i bk4: 0a 450281i bk5: 1a 450182i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974227
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = 0.986486
Bank_Level_Parallism = 1.052563
Bank_Level_Parallism_Col = 1.052049
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.317502
GrpLevelPara = 1.052049 

BW Util details:
bwutil = 0.000431 
total_CMD = 450281 
util_bw = 194 
Wasted_Col = 1347 
Wasted_Row = 0 
Idle = 448740 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 947 
rwq = 0 
CCDLc_limit_alone = 947 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450082 
Read = 120 
Write = 74 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 194 
total_req = 194 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 194 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000431 
Either_Row_CoL_Bus_Util = 0.000442 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011193
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=450281 n_nop=450080 n_act=5 n_pre=0 n_ref_event=0 n_req=196 n_rd=118 n_rd_L2_A=0 n_write=78 n_wr_bk=0 bw_util=0.0004353
n_activity=6791 dram_eff=0.02886
bk0: 38a 449984i bk1: 40a 449993i bk2: 16a 449955i bk3: 24a 449841i bk4: 0a 450184i bk5: 0a 450281i bk6: 0a 450281i bk7: 0a 450281i bk8: 0a 450281i bk9: 0a 450281i bk10: 0a 450281i bk11: 0a 450281i bk12: 0a 450281i bk13: 0a 450281i bk14: 0a 450281i bk15: 0a 450281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974490
Row_Buffer_Locality_read = 0.974576
Row_Buffer_Locality_write = 0.974359
Bank_Level_Parallism = 1.007971
Bank_Level_Parallism_Col = 1.007995
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.355474
GrpLevelPara = 1.007995 

BW Util details:
bwutil = 0.000435 
total_CMD = 450281 
util_bw = 196 
Wasted_Col = 1435 
Wasted_Row = 0 
Idle = 448650 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 984 
rwq = 0 
CCDLc_limit_alone = 984 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 450281 
n_nop = 450080 
Read = 118 
Write = 78 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 196 
total_req = 196 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 196 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000435 
Either_Row_CoL_Bus_Util = 0.000446 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131918

========= L2 cache stats =========
L2_cache_bank[0]: Access = 129, Miss = 93, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 122, Miss = 91, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 115, Miss = 92, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 119, Miss = 88, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 124, Miss = 90, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 128, Miss = 95, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 123, Miss = 91, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 118, Miss = 93, Miss_rate = 0.788, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 115, Miss = 85, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 122, Miss = 89, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 129, Miss = 95, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 128, Miss = 94, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 118, Miss = 88, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 111, Miss = 86, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 116, Miss = 90, Miss_rate = 0.776, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 125, Miss = 95, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 129, Miss = 95, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 125, Miss = 96, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 128, Miss = 99, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 127, Miss = 98, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 127, Miss = 97, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 129, Miss = 93, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 131, Miss = 101, Miss_rate = 0.771, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 124, Miss = 96, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 124, Miss = 94, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 131, Miss = 98, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 135, Miss = 101, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 128, Miss = 97, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 128, Miss = 97, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 129, Miss = 97, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 129, Miss = 98, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 130, Miss = 98, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3996
L2_total_cache_misses = 3010
L2_total_cache_miss_rate = 0.7533
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 738
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1134
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 431
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 707
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=3996
icnt_total_pkts_simt_to_mem=3996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3996
Req_Network_cycles = 77181
Req_Network_injected_packets_per_cycle =       0.0518 
Req_Network_conflicts_per_cycle =       0.0006
Req_Network_conflicts_per_cycle_util =       0.0337
Req_Bank_Level_Parallism =       3.0644
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 3996
Reply_Network_cycles = 77181
Reply_Network_injected_packets_per_cycle =        0.0518
Reply_Network_conflicts_per_cycle =        0.0061
Reply_Network_conflicts_per_cycle_util =       0.2628
Reply_Bank_Level_Parallism =       2.2487
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 18974 (inst/sec)
gpgpu_simulation_rate = 5512 (cycle/sec)
gpgpu_silicon_slowdown = 217706x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 9
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 9
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 9660
gpu_sim_insn = 51877
gpu_ipc =       5.3703
gpu_tot_sim_cycle = 86841
gpu_tot_sim_insn = 317521
gpu_tot_ipc =       3.6563
gpu_tot_issued_cta = 43
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0804
partiton_level_parallism_total  =       0.0550
partiton_level_parallism_util =       5.5500
partiton_level_parallism_util_total  =       3.3054
L2_BW  =       3.0887 GB/Sec
L2_BW_total  =       2.1106 GB/Sec
gpu_total_sim_rate=19845

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4816
	L1D_total_cache_misses = 4171
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 893
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978

Total_core_cache_fail_stats:
ctas_completed 43, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 908608
gpgpu_n_tot_w_icount = 28394
gpgpu_n_stall_shd_mem = 18619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2795
gpgpu_n_mem_write_global = 1978
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12427
gpgpu_n_store_insn = 11008
gpgpu_n_shmem_insn = 78475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18060
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 559
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:172	W0_Idle:689195	W0_Scoreboard:165358	W1:1247	W2:1118	W3:1118	W4:1118	W5:1118	W6:1118	W7:1118	W8:1118	W9:1118	W10:1118	W11:1118	W12:1118	W13:1118	W14:1118	W15:1118	W16:11452	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:28394	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22360 {8:2795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79120 {40:1978,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111800 {40:2795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15824 {8:1978,}
maxmflatency = 653 
max_icnt2mem_latency = 50 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 521 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3404 	71 	9 	37 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1222 	0 	3551 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	4773 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4684 	86 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	25 	0 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954      5937      9639         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550         0      5939         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940      9618         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553         0      5940         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939      9610         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942      9629         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567         0      5938         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941      9626         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 46.000000 42.000000 66.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 53.000000 42.000000 66.000000 57.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 46.000000 42.000000 66.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 53.000000 43.000000 66.000000 59.000000  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 46.000000 40.000000 57.000000 56.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 54.000000 42.000000 71.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 42.000000 36.000000 61.000000 58.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 50.000000 38.000000 73.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 46.000000 42.000000 62.000000 66.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 55.000000 43.000000 77.000000 60.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 46.000000 42.000000 64.000000 64.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 55.000000 43.000000 77.000000 60.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 47.000000 43.000000 63.000000 65.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 54.000000 40.000000 80.000000 62.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 47.000000 43.000000 63.000000 66.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 54.000000 40.000000 78.000000 63.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 3551/73 = 48.643837
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        46        42        26        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        53        42        21        21         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        46        42        26        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        53        43        20        23         2         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        46        40        18        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        54        42        25        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        42        36        22        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        38        27        25         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        46        42        20        26         0         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        55        43        23        22         1         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        46        42        22        24         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        55        43        23        22         1         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        47        43        21        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        54        40        27        24         1         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        47        43        21        24         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        54        40        25        24         1         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2203
min_bank_accesses = 0!
chip skew: 146/124 = 1.18
number of total write accesses:
dram[0]:         0         0        40        35         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        45        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        40        35         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        46        36         3         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        39        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        46        39         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        39        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        46        39         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        42        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        54        38         4         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        42        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        54        38         4         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        42        42         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        53        38         4         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        42        42         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        53        39         4         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1348
min_bank_accesses = 0!
chip skew: 96/73 = 1.32
average mf latency per bank:
dram[0]:        733       732       712       706    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        706       715       690       693    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        733       732       715       704    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        697       708       686       706       721       631    none      none      none      none      none      none      none      none      none      none  
dram[4]:        708       736       688       716    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        709       732       714       710    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        726       722       691       696    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        706       731       699       692    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        713       710       712       707    none         885    none      none      none      none      none      none      none      none      none      none  
dram[9]:        686       708       686       709       671    none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        723       710       721       695    none         885    none      none      none      none      none      none      none      none      none      none  
dram[11]:        686       708       685       709       670    none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        706       708       707       705    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        709       725       701       710       624    none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        706       708       707       704    none         652    none      none      none      none      none      none      none      none      none      none  
dram[15]:        709       738       691       704       670    none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       635       646       646       631         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       637         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       636         0       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       636       647       631         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       636         0       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       636       647       630         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647       632         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       636         0       652         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       636       649       630         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506425 n_act=4 n_pre=0 n_ref_event=0 n_req=211 n_rd=136 n_rd_L2_A=0 n_write=75 n_wr_bk=0 bw_util=0.0004165
n_activity=8262 dram_eff=0.02554
bk0: 46a 506349i bk1: 42a 506358i bk2: 26a 506321i bk3: 22a 506279i bk4: 0a 506640i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981043
Row_Buffer_Locality_read = 0.977941
Row_Buffer_Locality_write = 0.986667
Bank_Level_Parallism = 1.011050
Bank_Level_Parallism_Col = 1.011080
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.334488
GrpLevelPara = 1.011080 

BW Util details:
bwutil = 0.000416 
total_CMD = 506640 
util_bw = 211 
Wasted_Col = 1237 
Wasted_Row = 0 
Idle = 505192 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 871 
rwq = 0 
CCDLc_limit_alone = 871 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506425 
Read = 136 
Write = 75 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 211 
total_req = 211 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 211 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000424 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000831 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000830965
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506418 n_act=4 n_pre=0 n_ref_event=0 n_req=218 n_rd=137 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0004303
n_activity=7650 dram_eff=0.0285
bk0: 53a 506296i bk1: 42a 506369i bk2: 21a 506146i bk3: 21a 506293i bk4: 0a 506640i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981651
Row_Buffer_Locality_read = 0.978102
Row_Buffer_Locality_write = 0.987654
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.365269
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000430 
total_CMD = 506640 
util_bw = 218 
Wasted_Col = 1456 
Wasted_Row = 0 
Idle = 504966 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1076 
rwq = 0 
CCDLc_limit_alone = 1076 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506418 
Read = 137 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 218 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 218 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000999 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000998737
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506424 n_act=4 n_pre=0 n_ref_event=0 n_req=212 n_rd=137 n_rd_L2_A=0 n_write=75 n_wr_bk=0 bw_util=0.0004184
n_activity=8368 dram_eff=0.02533
bk0: 46a 506363i bk1: 42a 506358i bk2: 26a 506334i bk3: 23a 506313i bk4: 0a 506640i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.978102
Row_Buffer_Locality_write = 0.986667
Bank_Level_Parallism = 1.011527
Bank_Level_Parallism_Col = 1.011561
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.299133
GrpLevelPara = 1.011561 

BW Util details:
bwutil = 0.000418 
total_CMD = 506640 
util_bw = 212 
Wasted_Col = 1176 
Wasted_Row = 0 
Idle = 505252 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 810 
rwq = 0 
CCDLc_limit_alone = 810 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506424 
Read = 137 
Write = 75 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 212 
total_req = 212 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 212 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000418 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000846755
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506407 n_act=6 n_pre=0 n_ref_event=0 n_req=227 n_rd=141 n_rd_L2_A=0 n_write=86 n_wr_bk=0 bw_util=0.000448
n_activity=7977 dram_eff=0.02846
bk0: 53a 506326i bk1: 43a 506350i bk2: 20a 506158i bk3: 23a 506284i bk4: 2a 506532i bk5: 0a 506557i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973568
Row_Buffer_Locality_read = 0.971631
Row_Buffer_Locality_write = 0.976744
Bank_Level_Parallism = 1.032187
Bank_Level_Parallism_Col = 1.031720
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.343907
GrpLevelPara = 1.031720 

BW Util details:
bwutil = 0.000448 
total_CMD = 506640 
util_bw = 227 
Wasted_Col = 1575 
Wasted_Row = 0 
Idle = 504838 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1066 
rwq = 0 
CCDLc_limit_alone = 1066 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506407 
Read = 141 
Write = 86 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 227 
total_req = 227 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 227 
Row_Bus_Util =  0.000012 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000890 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000890178
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506437 n_act=4 n_pre=0 n_ref_event=0 n_req=199 n_rd=126 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0003928
n_activity=7755 dram_eff=0.02566
bk0: 46a 506344i bk1: 40a 506385i bk2: 18a 506293i bk3: 22a 506277i bk4: 0a 506640i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979900
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = 0.986301
Bank_Level_Parallism = 1.008984
Bank_Level_Parallism_Col = 1.009009
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.326403
GrpLevelPara = 1.009009 

BW Util details:
bwutil = 0.000393 
total_CMD = 506640 
util_bw = 199 
Wasted_Col = 1248 
Wasted_Row = 0 
Idle = 505193 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506437 
Read = 126 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 199 
total_req = 199 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 199 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000393 
Either_Row_CoL_Bus_Util = 0.000401 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000748066
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506407 n_act=4 n_pre=0 n_ref_event=0 n_req=229 n_rd=144 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.000452
n_activity=8582 dram_eff=0.02668
bk0: 54a 506313i bk1: 42a 506359i bk2: 25a 506186i bk3: 23a 506278i bk4: 0a 506640i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982533
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.988235
Bank_Level_Parallism = 1.001211
Bank_Level_Parallism_Col = 1.001214
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.332119
GrpLevelPara = 1.001214 

BW Util details:
bwutil = 0.000452 
total_CMD = 506640 
util_bw = 229 
Wasted_Col = 1422 
Wasted_Row = 0 
Idle = 504989 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1042 
rwq = 0 
CCDLc_limit_alone = 1042 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506407 
Read = 144 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 229 
total_req = 229 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 229 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000452 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000748066
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506439 n_act=4 n_pre=0 n_ref_event=0 n_req=197 n_rd=124 n_rd_L2_A=0 n_write=73 n_wr_bk=0 bw_util=0.0003888
n_activity=7435 dram_eff=0.0265
bk0: 42a 506390i bk1: 36a 506404i bk2: 22a 506295i bk3: 24a 506247i bk4: 0a 506640i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979695
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.009950
Bank_Level_Parallism_Col = 1.009979
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.286529
GrpLevelPara = 1.009979 

BW Util details:
bwutil = 0.000389 
total_CMD = 506640 
util_bw = 197 
Wasted_Col = 1210 
Wasted_Row = 0 
Idle = 505233 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 826 
rwq = 0 
CCDLc_limit_alone = 826 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506439 
Read = 124 
Write = 73 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 197 
total_req = 197 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 197 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000695 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000694773
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506411 n_act=4 n_pre=0 n_ref_event=0 n_req=225 n_rd=140 n_rd_L2_A=0 n_write=85 n_wr_bk=0 bw_util=0.0004441
n_activity=8066 dram_eff=0.02789
bk0: 50a 506304i bk1: 38a 506361i bk2: 27a 506188i bk3: 25a 506268i bk4: 0a 506640i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982222
Row_Buffer_Locality_read = 0.978571
Row_Buffer_Locality_write = 0.988235
Bank_Level_Parallism = 1.003014
Bank_Level_Parallism_Col = 1.003021
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.307553
GrpLevelPara = 1.003021 

BW Util details:
bwutil = 0.000444 
total_CMD = 506640 
util_bw = 225 
Wasted_Col = 1434 
Wasted_Row = 0 
Idle = 504981 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1055 
rwq = 0 
CCDLc_limit_alone = 1055 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506411 
Read = 140 
Write = 85 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 225 
total_req = 225 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 225 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000803332
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506418 n_act=5 n_pre=0 n_ref_event=0 n_req=217 n_rd=135 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0004283
n_activity=8077 dram_eff=0.02687
bk0: 46a 506350i bk1: 42a 506329i bk2: 20a 506291i bk3: 26a 506246i bk4: 0a 506640i bk5: 1a 506541i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976959
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = 0.987805
Bank_Level_Parallism = 1.037500
Bank_Level_Parallism_Col = 1.037618
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.325392
GrpLevelPara = 1.037618 

BW Util details:
bwutil = 0.000428 
total_CMD = 506640 
util_bw = 217 
Wasted_Col = 1383 
Wasted_Row = 0 
Idle = 505040 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 962 
rwq = 0 
CCDLc_limit_alone = 962 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506418 
Read = 135 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 217 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000619769
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506395 n_act=5 n_pre=0 n_ref_event=0 n_req=240 n_rd=144 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0004737
n_activity=7789 dram_eff=0.03081
bk0: 55a 506294i bk1: 43a 506352i bk2: 23a 506030i bk3: 22a 506187i bk4: 1a 506534i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.013393
Bank_Level_Parallism_Col = 1.013426
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.373943
GrpLevelPara = 1.013426 

BW Util details:
bwutil = 0.000474 
total_CMD = 506640 
util_bw = 240 
Wasted_Col = 1776 
Wasted_Row = 0 
Idle = 504624 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1338 
rwq = 0 
CCDLc_limit_alone = 1338 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506395 
Read = 144 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 240 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139942
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506418 n_act=5 n_pre=0 n_ref_event=0 n_req=217 n_rd=135 n_rd_L2_A=0 n_write=82 n_wr_bk=0 bw_util=0.0004283
n_activity=7979 dram_eff=0.0272
bk0: 46a 506333i bk1: 42a 506330i bk2: 22a 506260i bk3: 24a 506231i bk4: 0a 506640i bk5: 1a 506541i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976959
Row_Buffer_Locality_read = 0.970370
Row_Buffer_Locality_write = 0.987805
Bank_Level_Parallism = 1.043636
Bank_Level_Parallism_Col = 1.043769
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.327052
GrpLevelPara = 1.043769 

BW Util details:
bwutil = 0.000428 
total_CMD = 506640 
util_bw = 217 
Wasted_Col = 1433 
Wasted_Row = 0 
Idle = 504990 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1025 
rwq = 0 
CCDLc_limit_alone = 1025 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506418 
Read = 135 
Write = 82 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 217 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000428 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000967156
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506395 n_act=5 n_pre=0 n_ref_event=0 n_req=240 n_rd=144 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0004737
n_activity=7756 dram_eff=0.03094
bk0: 55a 506275i bk1: 43a 506351i bk2: 23a 506065i bk3: 22a 506197i bk4: 1a 506534i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.009505
Bank_Level_Parallism_Col = 1.009529
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.349047
GrpLevelPara = 1.009529 

BW Util details:
bwutil = 0.000474 
total_CMD = 506640 
util_bw = 240 
Wasted_Col = 1759 
Wasted_Row = 0 
Idle = 504641 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 165 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1311 
rwq = 0 
CCDLc_limit_alone = 1311 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506395 
Read = 144 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 240 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0013106
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506418 n_act=4 n_pre=0 n_ref_event=0 n_req=218 n_rd=134 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0004303
n_activity=7691 dram_eff=0.02834
bk0: 47a 506328i bk1: 43a 506330i bk2: 21a 506290i bk3: 23a 506253i bk4: 0a 506640i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981651
Row_Buffer_Locality_read = 0.977612
Row_Buffer_Locality_write = 0.988095
Bank_Level_Parallism = 1.016108
Bank_Level_Parallism_Col = 1.016150
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.352713
GrpLevelPara = 1.016150 

BW Util details:
bwutil = 0.000430 
total_CMD = 506640 
util_bw = 218 
Wasted_Col = 1334 
Wasted_Row = 0 
Idle = 505088 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 975 
rwq = 0 
CCDLc_limit_alone = 975 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506418 
Read = 134 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 218 
total_req = 218 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 218 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000438 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000878336
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506394 n_act=5 n_pre=0 n_ref_event=0 n_req=241 n_rd=146 n_rd_L2_A=0 n_write=95 n_wr_bk=0 bw_util=0.0004757
n_activity=8351 dram_eff=0.02886
bk0: 54a 506288i bk1: 40a 506379i bk2: 27a 506084i bk3: 24a 506187i bk4: 1a 506535i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979253
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = 0.989474
Bank_Level_Parallism = 1.023401
Bank_Level_Parallism_Col = 1.023462
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.322732
GrpLevelPara = 1.023462 

BW Util details:
bwutil = 0.000476 
total_CMD = 506640 
util_bw = 241 
Wasted_Col = 1682 
Wasted_Row = 0 
Idle = 504717 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1245 
rwq = 0 
CCDLc_limit_alone = 1245 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506394 
Read = 146 
Write = 95 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 241 
total_req = 241 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 241 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000486 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001020 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00102045
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506415 n_act=5 n_pre=0 n_ref_event=0 n_req=220 n_rd=136 n_rd_L2_A=0 n_write=84 n_wr_bk=0 bw_util=0.0004342
n_activity=7767 dram_eff=0.02832
bk0: 47a 506334i bk1: 43a 506322i bk2: 21a 506252i bk3: 24a 506209i bk4: 0a 506640i bk5: 1a 506541i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 0.988095
Bank_Level_Parallism = 1.048186
Bank_Level_Parallism_Col = 1.047704
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.341085
GrpLevelPara = 1.047704 

BW Util details:
bwutil = 0.000434 
total_CMD = 506640 
util_bw = 220 
Wasted_Col = 1461 
Wasted_Row = 0 
Idle = 504959 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1061 
rwq = 0 
CCDLc_limit_alone = 1061 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506415 
Read = 136 
Write = 84 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 220 
total_req = 220 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 220 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000434 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001088 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108756
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=506640 n_nop=506395 n_act=5 n_pre=0 n_ref_event=0 n_req=240 n_rd=144 n_rd_L2_A=0 n_write=96 n_wr_bk=0 bw_util=0.0004737
n_activity=8247 dram_eff=0.0291
bk0: 54a 506269i bk1: 40a 506352i bk2: 25a 506152i bk3: 24a 506200i bk4: 1a 506534i bk5: 0a 506640i bk6: 0a 506640i bk7: 0a 506640i bk8: 0a 506640i bk9: 0a 506640i bk10: 0a 506640i bk11: 0a 506640i bk12: 0a 506640i bk13: 0a 506640i bk14: 0a 506640i bk15: 0a 506640i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.979167
Bank_Level_Parallism = 1.006771
Bank_Level_Parallism_Col = 1.006788
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.358747
GrpLevelPara = 1.006788 

BW Util details:
bwutil = 0.000474 
total_CMD = 506640 
util_bw = 240 
Wasted_Col = 1680 
Wasted_Row = 0 
Idle = 504720 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1229 
rwq = 0 
CCDLc_limit_alone = 1229 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 506640 
n_nop = 506395 
Read = 144 
Write = 96 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 240 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000474 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00123164

========= L2 cache stats =========
L2_cache_bank[0]: Access = 149, Miss = 105, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 145, Miss = 106, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 140, Miss = 111, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 146, Miss = 107, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 144, Miss = 104, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 152, Miss = 108, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 153, Miss = 114, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 144, Miss = 113, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 132, Miss = 98, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 138, Miss = 101, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 159, Miss = 115, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 157, Miss = 114, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 136, Miss = 100, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 128, Miss = 97, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 145, Miss = 111, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 155, Miss = 114, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 151, Miss = 109, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 145, Miss = 108, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 159, Miss = 123, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 152, Miss = 117, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 148, Miss = 110, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 149, Miss = 107, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 160, Miss = 123, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 151, Miss = 117, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 145, Miss = 109, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 148, Miss = 109, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 167, Miss = 124, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 158, Miss = 117, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 147, Miss = 110, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 148, Miss = 110, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 163, Miss = 121, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 159, Miss = 119, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4773
L2_total_cache_misses = 3551
L2_total_cache_miss_rate = 0.7440
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1369
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 436
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 912
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4773
icnt_total_pkts_simt_to_mem=4773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4773
Req_Network_cycles = 86841
Req_Network_injected_packets_per_cycle =       0.0550 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0305
Req_Bank_Level_Parallism =       3.3054
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 4773
Reply_Network_cycles = 86841
Reply_Network_injected_packets_per_cycle =        0.0550
Reply_Network_conflicts_per_cycle =        0.0058
Reply_Network_conflicts_per_cycle_util =       0.2574
Reply_Bank_Level_Parallism =       2.4477
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 19845 (inst/sec)
gpgpu_simulation_rate = 5427 (cycle/sec)
gpgpu_silicon_slowdown = 221116x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 10
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 10
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 9661
gpu_sim_insn = 44466
gpu_ipc =       4.6026
gpu_tot_sim_cycle = 96502
gpu_tot_sim_insn = 361987
gpu_tot_ipc =       3.7511
gpu_tot_issued_cta = 49
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0689
partiton_level_parallism_total  =       0.0564
partiton_level_parallism_util =       4.3247
partiton_level_parallism_util_total  =       3.4036
L2_BW  =       2.6472 GB/Sec
L2_BW_total  =       2.1643 GB/Sec
gpu_total_sim_rate=21293

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5488
	L1D_total_cache_misses = 4753
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 621
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 947
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254

Total_core_cache_fail_stats:
ctas_completed 49, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1035712
gpgpu_n_tot_w_icount = 32366
gpgpu_n_stall_shd_mem = 21217
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3185
gpgpu_n_mem_write_global = 2254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14161
gpgpu_n_store_insn = 12544
gpgpu_n_shmem_insn = 89425
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20580
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:196	W0_Idle:785572	W0_Scoreboard:188487	W1:1421	W2:1274	W3:1274	W4:1274	W5:1274	W6:1274	W7:1274	W8:1274	W9:1274	W10:1274	W11:1274	W12:1274	W13:1274	W14:1274	W15:1274	W16:13060	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:32366	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25480 {8:3185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90160 {40:2254,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127400 {40:3185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18032 {8:2254,}
maxmflatency = 653 
max_icnt2mem_latency = 51 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 520 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:3850 	80 	10 	41 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1428 	0 	4011 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5439 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5344 	92 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	0 	40 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954      5937      9639         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550         0      5939         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940      9618      9627         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553         0      5940         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939      9610      9619         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942      9629      9638         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567         0      5938         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941      9626      9635         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 48.000000 48.000000 71.000000 67.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 56.000000 52.000000 77.000000 66.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 48.000000 48.000000 71.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 56.000000 53.000000 77.000000 68.000000  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 46.000000 63.000000 62.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 58.000000 52.000000 81.000000 72.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 44.000000 42.000000 67.000000 64.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 54.000000 48.000000 83.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 48.000000 48.000000 68.000000 72.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 58.000000 54.000000 89.000000 70.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 48.000000 48.000000 70.000000 70.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 58.000000 54.000000 89.000000 70.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 48.000000 50.000000 69.000000 71.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 58.000000 52.000000 91.000000 72.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 48.000000 50.000000 69.000000 72.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 58.000000 50.000000 89.000000 74.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4011/77 = 52.090908
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        48        30        25         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        52        28        21         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48        30        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        56        53        27        23         2         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        46        22        22         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        58        52        32        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        44        42        26        24         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        54        48        34        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        48        48        24        26         0         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        58        54        31        22         2         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        48        48        26        24         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        58        54        31        22         2         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        48        50        25        23         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        58        52        35        24         2         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        48        50        25        24         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        58        50        33        25         2         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2485
min_bank_accesses = 0!
chip skew: 171/136 = 1.26
number of total write accesses:
dram[0]:         0         0        41        42         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        49        45         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        41        42         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        50        45         3         3         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        41        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        49        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        41        40         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        49        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        44        46         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        58        48         4         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        44        46         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        58        48         4         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        44        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        56        48         4         2         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        44        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        56        49         4         2         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1526
min_bank_accesses = 0!
chip skew: 112/81 = 1.38
average mf latency per bank:
dram[0]:        749       719       719       700    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        723       703       696       686    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        749       719       722       702    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        714       702       696       698       721       683    none      none      none      none      none      none      none      none      none      none  
dram[4]:        724       722       697       706    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        736       722       724       710    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        743       709       700       689    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        735       719       710       695    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        729       700       719       700    none         885    none      none      none      none      none      none      none      none      none      none  
dram[9]:        704       705       694       703       703       630    none      none      none      none      none      none      none      none      none      none  
dram[10]:        739       700       726       689    none         885    none      none      none      none      none      none      none      none      none      none  
dram[11]:        704       705       694       702       703       629    none      none      none      none      none      none      none      none      none      none  
dram[12]:        710       702       707       698    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        736       703       713       703       625       631    none      none      none      none      none      none      none      none      none      none  
dram[14]:        710       702       707       697    none         652    none      none      none      none      none      none      none      none      none      none  
dram[15]:        736       725       704       707       703       629    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       635       646       646       631         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       637         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       636         0       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       637       647       631       631         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       636         0       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       637       647       630       630         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647       632       632         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       636         0       652         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       636       649       630       630         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562765 n_act=4 n_pre=0 n_ref_event=0 n_req=234 n_rd=151 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004156
n_activity=9039 dram_eff=0.02589
bk0: 48a 562712i bk1: 48a 562703i bk2: 30a 562681i bk3: 25a 562605i bk4: 0a 563003i bk5: 0a 563003i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982906
Row_Buffer_Locality_read = 0.980132
Row_Buffer_Locality_write = 0.987952
Bank_Level_Parallism = 1.010464
Bank_Level_Parallism_Col = 1.010492
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.339672
GrpLevelPara = 1.010492 

BW Util details:
bwutil = 0.000416 
total_CMD = 563003 
util_bw = 234 
Wasted_Col = 1295 
Wasted_Row = 0 
Idle = 561474 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 929 
rwq = 0 
CCDLc_limit_alone = 929 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562765 
Read = 151 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 234 
total_req = 234 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 234 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000416 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000747776
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562748 n_act=4 n_pre=0 n_ref_event=0 n_req=251 n_rd=157 n_rd_L2_A=0 n_write=94 n_wr_bk=0 bw_util=0.0004458
n_activity=8676 dram_eff=0.02893
bk0: 56a 562659i bk1: 52a 562704i bk2: 28a 562447i bk3: 21a 562628i bk4: 0a 563003i bk5: 0a 563003i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984064
Row_Buffer_Locality_read = 0.980892
Row_Buffer_Locality_write = 0.989362
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.357496
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000446 
total_CMD = 563003 
util_bw = 251 
Wasted_Col = 1574 
Wasted_Row = 0 
Idle = 561178 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1194 
rwq = 0 
CCDLc_limit_alone = 1194 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562748 
Read = 157 
Write = 94 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 251 
total_req = 251 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 251 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000446 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000934276
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562764 n_act=4 n_pre=0 n_ref_event=0 n_req=235 n_rd=152 n_rd_L2_A=0 n_write=83 n_wr_bk=0 bw_util=0.0004174
n_activity=9185 dram_eff=0.02559
bk0: 48a 562726i bk1: 48a 562703i bk2: 30a 562694i bk3: 26a 562640i bk4: 0a 563003i bk5: 0a 563003i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982979
Row_Buffer_Locality_read = 0.980263
Row_Buffer_Locality_write = 0.987952
Bank_Level_Parallism = 1.010899
Bank_Level_Parallism_Col = 1.010929
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.306694
GrpLevelPara = 1.010929 

BW Util details:
bwutil = 0.000417 
total_CMD = 563003 
util_bw = 235 
Wasted_Col = 1233 
Wasted_Row = 0 
Idle = 561535 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 867 
rwq = 0 
CCDLc_limit_alone = 867 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562764 
Read = 152 
Write = 83 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 235 
total_req = 235 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 235 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000761985
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562734 n_act=6 n_pre=0 n_ref_event=0 n_req=263 n_rd=162 n_rd_L2_A=0 n_write=101 n_wr_bk=0 bw_util=0.0004671
n_activity=9218 dram_eff=0.02853
bk0: 56a 562689i bk1: 53a 562686i bk2: 27a 562439i bk3: 23a 562612i bk4: 2a 562895i bk5: 1a 562911i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977186
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = 0.980198
Bank_Level_Parallism = 1.031722
Bank_Level_Parallism_Col = 1.031297
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.348309
GrpLevelPara = 1.031297 

BW Util details:
bwutil = 0.000467 
total_CMD = 563003 
util_bw = 263 
Wasted_Col = 1723 
Wasted_Row = 0 
Idle = 561017 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1217 
rwq = 0 
CCDLc_limit_alone = 1217 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562734 
Read = 162 
Write = 101 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 263 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000478 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000824 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000824152
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562780 n_act=4 n_pre=0 n_ref_event=0 n_req=219 n_rd=138 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.000389
n_activity=8365 dram_eff=0.02618
bk0: 48a 562707i bk1: 46a 562730i bk2: 22a 562638i bk3: 22a 562622i bk4: 0a 563003i bk5: 0a 563003i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981735
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = 0.987654
Bank_Level_Parallism = 1.008547
Bank_Level_Parallism_Col = 1.008570
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.327620
GrpLevelPara = 1.008570 

BW Util details:
bwutil = 0.000389 
total_CMD = 563003 
util_bw = 219 
Wasted_Col = 1302 
Wasted_Row = 0 
Idle = 561482 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 934 
rwq = 0 
CCDLc_limit_alone = 934 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562780 
Read = 138 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 219 
total_req = 219 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 219 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000673 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000673176
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562736 n_act=4 n_pre=0 n_ref_event=0 n_req=263 n_rd=166 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.0004671
n_activity=9742 dram_eff=0.027
bk0: 58a 562676i bk1: 52a 562695i bk2: 32a 562507i bk3: 24a 562613i bk4: 0a 563003i bk5: 0a 563003i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984791
Row_Buffer_Locality_read = 0.981928
Row_Buffer_Locality_write = 0.989691
Bank_Level_Parallism = 1.001122
Bank_Level_Parallism_Col = 1.001125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.330146
GrpLevelPara = 1.001125 

BW Util details:
bwutil = 0.000467 
total_CMD = 563003 
util_bw = 263 
Wasted_Col = 1519 
Wasted_Row = 0 
Idle = 561221 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1139 
rwq = 0 
CCDLc_limit_alone = 1139 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562736 
Read = 166 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 263 
total_req = 263 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 263 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000474 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000687385
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562782 n_act=4 n_pre=0 n_ref_event=0 n_req=217 n_rd=136 n_rd_L2_A=0 n_write=81 n_wr_bk=0 bw_util=0.0003854
n_activity=8045 dram_eff=0.02697
bk0: 44a 562753i bk1: 42a 562749i bk2: 26a 562640i bk3: 24a 562592i bk4: 0a 563003i bk5: 0a 563003i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981567
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.009453
Bank_Level_Parallism_Col = 1.009479
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.289777
GrpLevelPara = 1.009479 

BW Util details:
bwutil = 0.000385 
total_CMD = 563003 
util_bw = 217 
Wasted_Col = 1264 
Wasted_Row = 0 
Idle = 561522 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 880 
rwq = 0 
CCDLc_limit_alone = 880 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562782 
Read = 136 
Write = 81 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 217 
total_req = 217 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 217 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000393 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000625219
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562740 n_act=4 n_pre=0 n_ref_event=0 n_req=259 n_rd=162 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.00046
n_activity=9209 dram_eff=0.02812
bk0: 54a 562667i bk1: 48a 562697i bk2: 34a 562495i bk3: 26a 562603i bk4: 0a 563003i bk5: 0a 563003i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984556
Row_Buffer_Locality_read = 0.981481
Row_Buffer_Locality_write = 0.989691
Bank_Level_Parallism = 1.002772
Bank_Level_Parallism_Col = 1.002778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.312778
GrpLevelPara = 1.002778 

BW Util details:
bwutil = 0.000460 
total_CMD = 563003 
util_bw = 259 
Wasted_Col = 1545 
Wasted_Row = 0 
Idle = 561199 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1166 
rwq = 0 
CCDLc_limit_alone = 1166 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562740 
Read = 162 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 259 
total_req = 259 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 259 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000726 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000726461
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562761 n_act=5 n_pre=0 n_ref_event=0 n_req=237 n_rd=147 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.000421
n_activity=8685 dram_eff=0.02729
bk0: 48a 562713i bk1: 48a 562674i bk2: 24a 562636i bk3: 26a 562591i bk4: 0a 563003i bk5: 1a 562904i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978903
Row_Buffer_Locality_read = 0.972789
Row_Buffer_Locality_write = 0.988889
Bank_Level_Parallism = 1.035842
Bank_Level_Parallism_Col = 1.035950
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.326543
GrpLevelPara = 1.035950 

BW Util details:
bwutil = 0.000421 
total_CMD = 563003 
util_bw = 237 
Wasted_Col = 1437 
Wasted_Row = 0 
Idle = 561329 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1016 
rwq = 0 
CCDLc_limit_alone = 1016 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562761 
Read = 147 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 237 
total_req = 237 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 237 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000557724
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562718 n_act=6 n_pre=0 n_ref_event=0 n_req=279 n_rd=167 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0004956
n_activity=8966 dram_eff=0.03112
bk0: 58a 562657i bk1: 54a 562678i bk2: 31a 562302i bk3: 22a 562499i bk4: 2a 562897i bk5: 0a 562905i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.982036
Row_Buffer_Locality_write = 0.973214
Bank_Level_Parallism = 1.032385
Bank_Level_Parallism_Col = 1.032470
Bank_Level_Parallism_Ready = 1.003584
write_to_read_ratio_blp_rw_average = 0.381746
GrpLevelPara = 1.032470 

BW Util details:
bwutil = 0.000496 
total_CMD = 563003 
util_bw = 279 
Wasted_Col = 2006 
Wasted_Row = 0 
Idle = 560718 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 243 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1528 
rwq = 0 
CCDLc_limit_alone = 1528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562718 
Read = 167 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 279 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 279 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00155949
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562761 n_act=5 n_pre=0 n_ref_event=0 n_req=237 n_rd=147 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.000421
n_activity=8564 dram_eff=0.02767
bk0: 48a 562696i bk1: 48a 562675i bk2: 26a 562605i bk3: 24a 562564i bk4: 0a 563003i bk5: 1a 562904i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978903
Row_Buffer_Locality_read = 0.972789
Row_Buffer_Locality_write = 0.988889
Bank_Level_Parallism = 1.041475
Bank_Level_Parallism_Col = 1.041595
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.332756
GrpLevelPara = 1.041595 

BW Util details:
bwutil = 0.000421 
total_CMD = 563003 
util_bw = 237 
Wasted_Col = 1499 
Wasted_Row = 0 
Idle = 561267 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1091 
rwq = 0 
CCDLc_limit_alone = 1091 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562761 
Read = 147 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 237 
total_req = 237 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 237 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000873885
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562718 n_act=6 n_pre=0 n_ref_event=0 n_req=279 n_rd=167 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0004956
n_activity=8974 dram_eff=0.03109
bk0: 58a 562638i bk1: 54a 562677i bk2: 31a 562307i bk3: 22a 562530i bk4: 2a 562897i bk5: 0a 562906i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.982036
Row_Buffer_Locality_write = 0.973214
Bank_Level_Parallism = 1.013414
Bank_Level_Parallism_Col = 1.013449
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.370933
GrpLevelPara = 1.013449 

BW Util details:
bwutil = 0.000496 
total_CMD = 563003 
util_bw = 279 
Wasted_Col = 2032 
Wasted_Row = 0 
Idle = 560692 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 247 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1511 
rwq = 0 
CCDLc_limit_alone = 1511 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562718 
Read = 167 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 279 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 279 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00141029
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562761 n_act=4 n_pre=0 n_ref_event=0 n_req=238 n_rd=146 n_rd_L2_A=0 n_write=92 n_wr_bk=0 bw_util=0.0004227
n_activity=8283 dram_eff=0.02873
bk0: 48a 562691i bk1: 50a 562665i bk2: 25a 562638i bk3: 23a 562598i bk4: 0a 563003i bk5: 0a 563003i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.979452
Row_Buffer_Locality_write = 0.989130
Bank_Level_Parallism = 1.015309
Bank_Level_Parallism_Col = 1.015347
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.352977
GrpLevelPara = 1.015347 

BW Util details:
bwutil = 0.000423 
total_CMD = 563003 
util_bw = 238 
Wasted_Col = 1395 
Wasted_Row = 0 
Idle = 561370 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1036 
rwq = 0 
CCDLc_limit_alone = 1036 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562761 
Read = 146 
Write = 92 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 238 
total_req = 238 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 238 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000423 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000790404
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562716 n_act=6 n_pre=0 n_ref_event=0 n_req=281 n_rd=171 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0004991
n_activity=9638 dram_eff=0.02916
bk0: 58a 562651i bk1: 52a 562706i bk2: 35a 562375i bk3: 24a 562521i bk4: 2a 562898i bk5: 0a 562906i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978648
Row_Buffer_Locality_read = 0.976608
Row_Buffer_Locality_write = 0.981818
Bank_Level_Parallism = 1.020482
Bank_Level_Parallism_Col = 1.020539
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.346417
GrpLevelPara = 1.020539 

BW Util details:
bwutil = 0.000499 
total_CMD = 563003 
util_bw = 281 
Wasted_Col = 1916 
Wasted_Row = 0 
Idle = 560806 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1396 
rwq = 0 
CCDLc_limit_alone = 1396 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562716 
Read = 171 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 281 
total_req = 281 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 281 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000499 
Either_Row_CoL_Bus_Util = 0.000510 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001096 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00109591
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562758 n_act=5 n_pre=0 n_ref_event=0 n_req=240 n_rd=148 n_rd_L2_A=0 n_write=92 n_wr_bk=0 bw_util=0.0004263
n_activity=8348 dram_eff=0.02875
bk0: 48a 562697i bk1: 50a 562657i bk2: 25a 562600i bk3: 24a 562534i bk4: 0a 563003i bk5: 1a 562904i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = 0.989130
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.044994
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.349269
GrpLevelPara = 1.044994 

BW Util details:
bwutil = 0.000426 
total_CMD = 563003 
util_bw = 240 
Wasted_Col = 1542 
Wasted_Row = 0 
Idle = 561221 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1142 
rwq = 0 
CCDLc_limit_alone = 1142 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562758 
Read = 148 
Write = 92 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 240 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000426 
Either_Row_CoL_Bus_Util = 0.000435 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103197
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=563003 n_nop=562718 n_act=6 n_pre=0 n_ref_event=0 n_req=279 n_rd=168 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0004956
n_activity=9535 dram_eff=0.02926
bk0: 58a 562632i bk1: 50a 562688i bk2: 33a 562431i bk3: 25a 562533i bk4: 2a 562897i bk5: 0a 562906i bk6: 0a 563003i bk7: 0a 563003i bk8: 0a 563003i bk9: 0a 563003i bk10: 0a 563003i bk11: 0a 563003i bk12: 0a 563003i bk13: 0a 563003i bk14: 0a 563003i bk15: 0a 563003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.982143
Row_Buffer_Locality_write = 0.972973
Bank_Level_Parallism = 1.006375
Bank_Level_Parallism_Col = 1.006393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.381735
GrpLevelPara = 1.006393 

BW Util details:
bwutil = 0.000496 
total_CMD = 563003 
util_bw = 279 
Wasted_Col = 1917 
Wasted_Row = 0 
Idle = 560807 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 246 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1384 
rwq = 0 
CCDLc_limit_alone = 1384 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 563003 
n_nop = 562718 
Read = 168 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 279 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 279 
Row_Bus_Util =  0.000011 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001304 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00130372

========= L2 cache stats =========
L2_cache_bank[0]: Access = 164, Miss = 116, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 163, Miss = 118, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 162, Miss = 127, Miss_rate = 0.784, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 169, Miss = 124, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 165, Miss = 118, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 165, Miss = 117, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 179, Miss = 132, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 169, Miss = 131, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 146, Miss = 108, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 111, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 184, Miss = 131, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 187, Miss = 132, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 150, Miss = 110, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 142, Miss = 107, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 175, Miss = 130, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 180, Miss = 129, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 165, Miss = 119, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 159, Miss = 118, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 189, Miss = 143, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 178, Miss = 136, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 162, Miss = 120, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 163, Miss = 117, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 186, Miss = 141, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 181, Miss = 138, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 159, Miss = 120, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 158, Miss = 118, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 196, Miss = 143, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 187, Miss = 138, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 157, Miss = 119, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 162, Miss = 121, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 192, Miss = 139, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 193, Miss = 140, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5439
L2_total_cache_misses = 4011
L2_total_cache_miss_rate = 0.7375
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 901
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1584
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 996
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5439
icnt_total_pkts_simt_to_mem=5439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5439
Req_Network_cycles = 96502
Req_Network_injected_packets_per_cycle =       0.0564 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0313
Req_Bank_Level_Parallism =       3.4036
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 5439
Reply_Network_cycles = 96502
Reply_Network_injected_packets_per_cycle =        0.0564
Reply_Network_conflicts_per_cycle =        0.0058
Reply_Network_conflicts_per_cycle_util =       0.2562
Reply_Bank_Level_Parallism =       2.4927
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0015
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 21293 (inst/sec)
gpgpu_simulation_rate = 5676 (cycle/sec)
gpgpu_silicon_slowdown = 211416x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 11
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 11
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 11 
gpu_sim_cycle = 9657
gpu_sim_insn = 37055
gpu_ipc =       3.8371
gpu_tot_sim_cycle = 106159
gpu_tot_sim_insn = 399042
gpu_tot_ipc =       3.7589
gpu_tot_issued_cta = 54
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0575
partiton_level_parallism_total  =       0.0565
partiton_level_parallism_util =       5.0000
partiton_level_parallism_util_total  =       3.5073
L2_BW  =       2.2069 GB/Sec
L2_BW_total  =       2.1682 GB/Sec
gpu_total_sim_rate=21002

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6048
	L1D_total_cache_misses = 5238
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 626
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1102
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484

Total_core_cache_fail_stats:
ctas_completed 54, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1141632
gpgpu_n_tot_w_icount = 35676
gpgpu_n_stall_shd_mem = 23382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3510
gpgpu_n_mem_write_global = 2484
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15606
gpgpu_n_store_insn = 13824
gpgpu_n_shmem_insn = 98550
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:216	W0_Idle:865832	W0_Scoreboard:207742	W1:1566	W2:1404	W3:1404	W4:1404	W5:1404	W6:1404	W7:1404	W8:1404	W9:1404	W10:1404	W11:1404	W12:1404	W13:1404	W14:1404	W15:1404	W16:14400	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:35676	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28080 {8:3510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 99360 {40:2484,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 140400 {40:3510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19872 {8:2484,}
maxmflatency = 653 
max_icnt2mem_latency = 51 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 519 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4222 	87 	10 	41 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1604 	0 	4390 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	5994 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5896 	95 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	31 	0 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573      9636         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954      5937      9639         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550         0      5939         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940      9618      9627         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553         0      5940         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939      9610      9619         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942      9629      9638         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567         0      5938         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941      9626      9635         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 48.000000 56.000000 71.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 56.000000 62.000000 78.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 48.000000 56.000000 71.000000 81.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 56.000000 62.000000 78.000000 82.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 54.000000 64.000000 74.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 58.000000 62.000000 81.000000 86.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 44.000000 50.000000 68.000000 76.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 54.000000 58.000000 83.000000 88.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 49.000000 56.000000 68.000000 83.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 58.000000 63.000000 89.000000 86.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 49.000000 56.000000 70.000000 81.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 58.000000 63.000000 89.000000 86.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 48.000000 57.000000 69.000000 83.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 59.000000 62.000000 91.000000 88.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 48.000000 57.000000 69.000000 83.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 58.000000 62.000000 89.000000 89.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4390/78 = 56.282051
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        56        30        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        56        62        28        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        56        30        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        56        62        28        28         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        54        22        26         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        58        62        32        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        44        50        26        28         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        54        58        34        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        49        56        24        30         0         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        58        63        31        28         2         1         0         0         0         0         0         0         0         0         0         0 
dram[10]:        49        56        26        28         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        58        63        31        28         2         1         0         0         0         0         0         0         0         0         0         0 
dram[12]:        48        57        25        27         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        59        62        35        30         2         1         0         0         0         0         0         0         0         0         0         0 
dram[14]:        48        57        25        28         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        58        62        33        31         2         1         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2718
min_bank_accesses = 0!
chip skew: 189/148 = 1.28
number of total write accesses:
dram[0]:         0         0        41        49         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        50        55         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        41        49         1         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        50        54         3         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        42        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        49        56         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        42        48         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        49        56         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        44        53         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        58        58         4         4         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        44        53         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        58        58         4         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        44        56         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        56        58         4         4         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        44        55         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        56        58         4         4         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1672
min_bank_accesses = 0!
chip skew: 124/90 = 1.38
average mf latency per bank:
dram[0]:        749       723       719       704    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        723       707       695       685    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        749       723       722       710       631    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        714       714       698       702       721       703    none      none      none      none      none      none      none      none      none      none  
dram[4]:        724       726       695       705    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        736       737       724       718    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        743       715       698       690    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        735       736       710       705    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        727       706       719       704    none         885    none      none      none      none      none      none      none      none      none      none  
dram[9]:        704       717       694       704       703       671    none      none      none      none      none      none      none      none      none      none  
dram[10]:        737       706       726       694    none         885    none      none      none      none      none      none      none      none      none      none  
dram[11]:        704       717       694       704       703       670    none      none      none      none      none      none      none      none      none      none  
dram[12]:        710       701       707       692    none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        734       722       713       710       625       625    none      none      none      none      none      none      none      none      none      none  
dram[14]:        710       701       707       695    none         652    none      none      none      none      none      none      none      none      none      none  
dram[15]:        740       730       704       714       703       670    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       639       631         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       635       646       646       631         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       637         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       636         0       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       637       647       631       631         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       636         0       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       637       647       630       630         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       635         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647       632       632         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       636         0       652         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       636       649       630       630         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619084 n_act=4 n_pre=0 n_ref_event=0 n_req=256 n_rd=166 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0004133
n_activity=9795 dram_eff=0.02614
bk0: 48a 619053i bk1: 56a 619008i bk2: 30a 619022i bk3: 32a 618906i bk4: 0a 619344i bk5: 0a 619344i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984375
Row_Buffer_Locality_read = 0.981928
Row_Buffer_Locality_write = 0.988889
Bank_Level_Parallism = 1.010455
Bank_Level_Parallism_Col = 1.010481
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.340321
GrpLevelPara = 1.010481 

BW Util details:
bwutil = 0.000413 
total_CMD = 619344 
util_bw = 256 
Wasted_Col = 1370 
Wasted_Row = 0 
Idle = 617718 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1004 
rwq = 0 
CCDLc_limit_alone = 1004 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619084 
Read = 166 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 256 
total_req = 256 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 256 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000679751
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619063 n_act=4 n_pre=0 n_ref_event=0 n_req=277 n_rd=172 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0004472
n_activity=9495 dram_eff=0.02917
bk0: 56a 619000i bk1: 62a 619000i bk2: 28a 618788i bk3: 26a 618874i bk4: 0a 619344i bk5: 0a 619344i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985560
Row_Buffer_Locality_read = 0.982558
Row_Buffer_Locality_write = 0.990476
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.364872
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000447 
total_CMD = 619344 
util_bw = 277 
Wasted_Col = 1714 
Wasted_Row = 0 
Idle = 617353 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1334 
rwq = 0 
CCDLc_limit_alone = 1334 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619063 
Read = 172 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 277 
total_req = 277 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 277 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000454 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000862203
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619082 n_act=5 n_pre=0 n_ref_event=0 n_req=257 n_rd=166 n_rd_L2_A=0 n_write=91 n_wr_bk=0 bw_util=0.000415
n_activity=10056 dram_eff=0.02556
bk0: 48a 619067i bk1: 56a 619008i bk2: 30a 619035i bk3: 32a 618951i bk4: 0a 619261i bk5: 0a 619344i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980545
Row_Buffer_Locality_read = 0.981928
Row_Buffer_Locality_write = 0.978022
Bank_Level_Parallism = 1.010378
Bank_Level_Parallism_Col = 1.010410
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.345989
GrpLevelPara = 1.010410 

BW Util details:
bwutil = 0.000415 
total_CMD = 619344 
util_bw = 257 
Wasted_Col = 1381 
Wasted_Row = 0 
Idle = 617706 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 933 
rwq = 0 
CCDLc_limit_alone = 933 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619082 
Read = 166 
Write = 91 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 257 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000692668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619049 n_act=6 n_pre=0 n_ref_event=0 n_req=289 n_rd=178 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0004666
n_activity=10107 dram_eff=0.02859
bk0: 56a 619030i bk1: 62a 618991i bk2: 28a 618780i bk3: 28a 618879i bk4: 2a 619236i bk5: 2a 619252i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979239
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = 0.981982
Bank_Level_Parallism = 1.029689
Bank_Level_Parallism_Col = 1.029287
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.356164
GrpLevelPara = 1.029287 

BW Util details:
bwutil = 0.000467 
total_CMD = 619344 
util_bw = 289 
Wasted_Col = 1833 
Wasted_Row = 0 
Idle = 617222 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1327 
rwq = 0 
CCDLc_limit_alone = 1327 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619049 
Read = 178 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 289 
total_req = 289 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 289 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000467 
Either_Row_CoL_Bus_Util = 0.000476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000762097
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619100 n_act=4 n_pre=0 n_ref_event=0 n_req=240 n_rd=150 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0003875
n_activity=9031 dram_eff=0.02658
bk0: 48a 619048i bk1: 54a 619035i bk2: 22a 618979i bk3: 26a 618890i bk4: 0a 619344i bk5: 0a 619344i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983333
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = 0.988889
Bank_Level_Parallism = 1.007874
Bank_Level_Parallism_Col = 1.007893
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.340012
GrpLevelPara = 1.007893 

BW Util details:
bwutil = 0.000388 
total_CMD = 619344 
util_bw = 240 
Wasted_Col = 1411 
Wasted_Row = 0 
Idle = 617693 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1043 
rwq = 0 
CCDLc_limit_alone = 1043 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619100 
Read = 150 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 240 
total_req = 240 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 240 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000624855
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619053 n_act=4 n_pre=0 n_ref_event=0 n_req=287 n_rd=182 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0004634
n_activity=10698 dram_eff=0.02683
bk0: 58a 619017i bk1: 62a 619000i bk2: 32a 618848i bk3: 30a 618918i bk4: 0a 619344i bk5: 0a 619344i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986063
Row_Buffer_Locality_read = 0.983516
Row_Buffer_Locality_write = 0.990476
Bank_Level_Parallism = 1.001065
Bank_Level_Parallism_Col = 1.001067
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.331910
GrpLevelPara = 1.001067 

BW Util details:
bwutil = 0.000463 
total_CMD = 619344 
util_bw = 287 
Wasted_Col = 1591 
Wasted_Row = 0 
Idle = 617466 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1211 
rwq = 0 
CCDLc_limit_alone = 1211 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619053 
Read = 182 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 287 
total_req = 287 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 287 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000463 
Either_Row_CoL_Bus_Util = 0.000470 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000624855
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619102 n_act=4 n_pre=0 n_ref_event=0 n_req=238 n_rd=148 n_rd_L2_A=0 n_write=90 n_wr_bk=0 bw_util=0.0003843
n_activity=8711 dram_eff=0.02732
bk0: 44a 619094i bk1: 50a 619054i bk2: 26a 618981i bk3: 28a 618860i bk4: 0a 619344i bk5: 0a 619344i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983193
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.008690
Bank_Level_Parallism_Col = 1.008712
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.305538
GrpLevelPara = 1.008712 

BW Util details:
bwutil = 0.000384 
total_CMD = 619344 
util_bw = 238 
Wasted_Col = 1373 
Wasted_Row = 0 
Idle = 617733 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 989 
rwq = 0 
CCDLc_limit_alone = 989 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619102 
Read = 148 
Write = 90 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 238 
total_req = 238 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 238 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00058126
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619057 n_act=4 n_pre=0 n_ref_event=0 n_req=283 n_rd=178 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.0004569
n_activity=10165 dram_eff=0.02784
bk0: 54a 619008i bk1: 58a 619002i bk2: 34a 618836i bk3: 32a 618913i bk4: 0a 619344i bk5: 0a 619344i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985866
Row_Buffer_Locality_read = 0.983146
Row_Buffer_Locality_write = 0.990476
Bank_Level_Parallism = 1.002639
Bank_Level_Parallism_Col = 1.002644
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.316235
GrpLevelPara = 1.002644 

BW Util details:
bwutil = 0.000457 
total_CMD = 619344 
util_bw = 283 
Wasted_Col = 1612 
Wasted_Row = 0 
Idle = 617449 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1233 
rwq = 0 
CCDLc_limit_alone = 1233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619057 
Read = 178 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 283 
total_req = 283 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 283 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000463 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000660 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000660376
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619082 n_act=5 n_pre=0 n_ref_event=0 n_req=257 n_rd=160 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.000415
n_activity=9380 dram_eff=0.0274
bk0: 49a 619054i bk1: 56a 618979i bk2: 24a 618977i bk3: 30a 618868i bk4: 0a 619344i bk5: 1a 619245i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980545
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 0.989691
Bank_Level_Parallism = 1.033445
Bank_Level_Parallism_Col = 1.033538
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.333706
GrpLevelPara = 1.033538 

BW Util details:
bwutil = 0.000415 
total_CMD = 619344 
util_bw = 257 
Wasted_Col = 1537 
Wasted_Row = 0 
Idle = 617550 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1116 
rwq = 0 
CCDLc_limit_alone = 1116 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619082 
Read = 160 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 257 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000519905
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619031 n_act=6 n_pre=0 n_ref_event=0 n_req=307 n_rd=183 n_rd_L2_A=0 n_write=124 n_wr_bk=0 bw_util=0.0004957
n_activity=10014 dram_eff=0.03066
bk0: 58a 618998i bk1: 63a 618991i bk2: 31a 618643i bk3: 28a 618759i bk4: 2a 619238i bk5: 1a 619237i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980456
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = 0.975806
Bank_Level_Parallism = 1.030440
Bank_Level_Parallism_Col = 1.030515
Bank_Level_Parallism_Ready = 1.003257
write_to_read_ratio_blp_rw_average = 0.397938
GrpLevelPara = 1.030515 

BW Util details:
bwutil = 0.000496 
total_CMD = 619344 
util_bw = 307 
Wasted_Col = 2124 
Wasted_Row = 0 
Idle = 616913 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 243 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1646 
rwq = 0 
CCDLc_limit_alone = 1646 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619031 
Read = 183 
Write = 124 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 307 
total_req = 307 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 307 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00147576
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619082 n_act=5 n_pre=0 n_ref_event=0 n_req=257 n_rd=160 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.000415
n_activity=9266 dram_eff=0.02774
bk0: 49a 619037i bk1: 56a 618980i bk2: 26a 618946i bk3: 28a 618841i bk4: 0a 619344i bk5: 1a 619245i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980545
Row_Buffer_Locality_read = 0.975000
Row_Buffer_Locality_write = 0.989691
Bank_Level_Parallism = 1.038793
Bank_Level_Parallism_Col = 1.038898
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.339276
GrpLevelPara = 1.038898 

BW Util details:
bwutil = 0.000415 
total_CMD = 619344 
util_bw = 257 
Wasted_Col = 1599 
Wasted_Row = 0 
Idle = 617488 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1191 
rwq = 0 
CCDLc_limit_alone = 1191 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619082 
Read = 160 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 257 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000423 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000807306
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619031 n_act=6 n_pre=0 n_ref_event=0 n_req=307 n_rd=183 n_rd_L2_A=0 n_write=124 n_wr_bk=0 bw_util=0.0004957
n_activity=9986 dram_eff=0.03074
bk0: 58a 618979i bk1: 63a 618990i bk2: 31a 618648i bk3: 28a 618785i bk4: 2a 619238i bk5: 1a 619238i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980456
Row_Buffer_Locality_read = 0.983607
Row_Buffer_Locality_write = 0.975806
Bank_Level_Parallism = 1.012591
Bank_Level_Parallism_Col = 1.012622
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.386808
GrpLevelPara = 1.012622 

BW Util details:
bwutil = 0.000496 
total_CMD = 619344 
util_bw = 307 
Wasted_Col = 2155 
Wasted_Row = 0 
Idle = 616882 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 247 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1634 
rwq = 0 
CCDLc_limit_alone = 1634 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619031 
Read = 183 
Write = 124 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 307 
total_req = 307 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 307 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000496 
Either_Row_CoL_Bus_Util = 0.000505 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001340 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134013
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619083 n_act=4 n_pre=0 n_ref_event=0 n_req=257 n_rd=157 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.000415
n_activity=8886 dram_eff=0.02892
bk0: 48a 619032i bk1: 57a 618978i bk2: 25a 618979i bk3: 27a 618859i bk4: 0a 619344i bk5: 0a 619344i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984436
Row_Buffer_Locality_read = 0.980892
Row_Buffer_Locality_write = 0.990000
Bank_Level_Parallism = 1.014205
Bank_Level_Parallism_Col = 1.014237
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.374146
GrpLevelPara = 1.014237 

BW Util details:
bwutil = 0.000415 
total_CMD = 619344 
util_bw = 257 
Wasted_Col = 1503 
Wasted_Row = 0 
Idle = 617584 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1144 
rwq = 0 
CCDLc_limit_alone = 1144 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619083 
Read = 157 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 257 
total_req = 257 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 257 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000776628
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619027 n_act=6 n_pre=0 n_ref_event=0 n_req=311 n_rd=189 n_rd_L2_A=0 n_write=122 n_wr_bk=0 bw_util=0.0005021
n_activity=10881 dram_eff=0.02858
bk0: 59a 618992i bk1: 62a 619011i bk2: 35a 618716i bk3: 30a 618775i bk4: 2a 619239i bk5: 1a 619238i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980707
Row_Buffer_Locality_read = 0.978836
Row_Buffer_Locality_write = 0.983607
Bank_Level_Parallism = 1.019076
Bank_Level_Parallism_Col = 1.019125
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.354441
GrpLevelPara = 1.019125 

BW Util details:
bwutil = 0.000502 
total_CMD = 619344 
util_bw = 311 
Wasted_Col = 2048 
Wasted_Row = 0 
Idle = 616985 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1528 
rwq = 0 
CCDLc_limit_alone = 1528 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619027 
Read = 189 
Write = 122 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 311 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000502 
Either_Row_CoL_Bus_Util = 0.000512 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001009 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00100913
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619081 n_act=5 n_pre=0 n_ref_event=0 n_req=258 n_rd=159 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0004166
n_activity=8936 dram_eff=0.02887
bk0: 48a 619038i bk1: 57a 618970i bk2: 25a 618941i bk3: 28a 618817i bk4: 0a 619344i bk5: 1a 619245i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980620
Row_Buffer_Locality_read = 0.974843
Row_Buffer_Locality_write = 0.989899
Bank_Level_Parallism = 1.042948
Bank_Level_Parallism_Col = 1.042508
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.361318
GrpLevelPara = 1.042508 

BW Util details:
bwutil = 0.000417 
total_CMD = 619344 
util_bw = 258 
Wasted_Col = 1628 
Wasted_Row = 0 
Idle = 617458 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1228 
rwq = 0 
CCDLc_limit_alone = 1228 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619081 
Read = 159 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 258 
total_req = 258 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 258 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000425 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000969 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000968767
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=619344 n_nop=619029 n_act=6 n_pre=0 n_ref_event=0 n_req=309 n_rd=187 n_rd_L2_A=0 n_write=122 n_wr_bk=0 bw_util=0.0004989
n_activity=10723 dram_eff=0.02882
bk0: 58a 618973i bk1: 62a 618975i bk2: 33a 618772i bk3: 31a 618795i bk4: 2a 619238i bk5: 1a 619238i bk6: 0a 619344i bk7: 0a 619344i bk8: 0a 619344i bk9: 0a 619344i bk10: 0a 619344i bk11: 0a 619344i bk12: 0a 619344i bk13: 0a 619344i bk14: 0a 619344i bk15: 0a 619344i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.983957
Row_Buffer_Locality_write = 0.975410
Bank_Level_Parallism = 1.005912
Bank_Level_Parallism_Col = 1.005927
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.385267
GrpLevelPara = 1.005927 

BW Util details:
bwutil = 0.000499 
total_CMD = 619344 
util_bw = 309 
Wasted_Col = 2059 
Wasted_Row = 0 
Idle = 616976 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 246 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1526 
rwq = 0 
CCDLc_limit_alone = 1526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 619344 
n_nop = 619029 
Read = 187 
Write = 122 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 309 
total_req = 309 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 309 
Row_Bus_Util =  0.000010 
CoL_Bus_Util = 0.000499 
Either_Row_CoL_Bus_Util = 0.000509 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00119804

========= L2 cache stats =========
L2_cache_bank[0]: Access = 180, Miss = 128, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 179, Miss = 128, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 179, Miss = 140, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 186, Miss = 137, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 184, Miss = 130, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 179, Miss = 127, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 196, Miss = 143, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 146, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 161, Miss = 119, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 166, Miss = 121, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 204, Miss = 143, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 207, Miss = 144, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 164, Miss = 120, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 157, Miss = 118, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 197, Miss = 142, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 198, Miss = 141, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 179, Miss = 128, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 174, Miss = 129, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 206, Miss = 154, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 202, Miss = 153, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 177, Miss = 130, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 177, Miss = 127, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 204, Miss = 153, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 204, Miss = 154, Miss_rate = 0.755, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 170, Miss = 129, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 170, Miss = 128, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 216, Miss = 155, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 213, Miss = 156, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 169, Miss = 128, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 173, Miss = 130, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 213, Miss = 153, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 218, Miss = 156, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5994
L2_total_cache_misses = 4390
L2_total_cache_miss_rate = 0.7324
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 792
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 965
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1753
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 533
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1139
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=5994
icnt_total_pkts_simt_to_mem=5994
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5994
Req_Network_cycles = 106159
Req_Network_injected_packets_per_cycle =       0.0565 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0293
Req_Bank_Level_Parallism =       3.5073
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0018

Reply_Network_injected_packets_num = 5994
Reply_Network_cycles = 106159
Reply_Network_injected_packets_per_cycle =        0.0565
Reply_Network_conflicts_per_cycle =        0.0056
Reply_Network_conflicts_per_cycle_util =       0.2574
Reply_Bank_Level_Parallism =       2.5803
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0015
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 21002 (inst/sec)
gpgpu_simulation_rate = 5587 (cycle/sec)
gpgpu_silicon_slowdown = 214784x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 12
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 12
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 12 
gpu_sim_cycle = 9659
gpu_sim_insn = 29644
gpu_ipc =       3.0691
gpu_tot_sim_cycle = 115818
gpu_tot_sim_insn = 428686
gpu_tot_ipc =       3.7014
gpu_tot_issued_cta = 58
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0460
partiton_level_parallism_total  =       0.0556
partiton_level_parallism_util =       3.3383
partiton_level_parallism_util_total  =       3.4951
L2_BW  =       1.7652 GB/Sec
L2_BW_total  =       2.1345 GB/Sec
gpu_total_sim_rate=20413

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6496
	L1D_total_cache_misses = 5626
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 718
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1138
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668

Total_core_cache_fail_stats:
ctas_completed 58, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1226368
gpgpu_n_tot_w_icount = 38324
gpgpu_n_stall_shd_mem = 25114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3770
gpgpu_n_mem_write_global = 2668
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16762
gpgpu_n_store_insn = 14848
gpgpu_n_shmem_insn = 105850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 754
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:232	W0_Idle:930062	W0_Scoreboard:223152	W1:1682	W2:1508	W3:1508	W4:1508	W5:1508	W6:1508	W7:1508	W8:1508	W9:1508	W10:1508	W11:1508	W12:1508	W13:1508	W14:1508	W15:1508	W16:15472	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:38324	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30160 {8:3770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 106720 {40:2668,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150800 {40:3770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21344 {8:2668,}
maxmflatency = 653 
max_icnt2mem_latency = 51 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 518 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4516 	87 	10 	45 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1750 	0 	4688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6438 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6338 	97 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	0 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573      9636         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954      5937      9639         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550      9625      5939         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940      9618      9627         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553      9617      5940         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939      9610      9619         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564      9636         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942      9629      9638         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567      9633      5938         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941      9626      9635         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 54.000000 58.000000 77.000000 86.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 60.000000 64.000000 85.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 54.000000 58.000000 77.000000 86.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 62.000000 64.000000 84.000000 88.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 54.000000 56.000000 72.000000 80.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 62.000000 64.000000 85.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 50.000000 52.000000 76.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 58.000000 60.000000 87.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 56.000000 58.000000 74.000000 88.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 62.000000 64.000000 91.000000 92.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 56.000000 58.000000 76.000000 86.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 62.000000 64.000000 91.000000 92.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 54.000000 58.000000 75.000000 88.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 63.000000 64.000000 94.000000 94.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 54.000000 58.000000 75.000000 88.000000  2.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 62.000000 64.000000 92.000000 95.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4688/82 = 57.170731
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        58        30        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        60        64        31        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        54        58        30        36         1         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        62        64        30        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        54        56        23        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        62        64        32        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        50        52        27        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        58        60        34        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        56        58        24        33         0         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        62        64        31        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        56        58        26        31         0         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        62        64        31        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        54        58        25        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        63        64        35        34         2         2         0         0         0         0         0         0         0         0         0         0 
dram[14]:        54        58        25        31         0         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        62        64        33        35         2         2         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2902
min_bank_accesses = 0!
chip skew: 200/161 = 1.24
number of total write accesses:
dram[0]:         0         0        47        50         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        54        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        47        50         3         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        54        56         3         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        49        50         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        53        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        49        50         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        53        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        50        55         2         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        60        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        50        55         2         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        60        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        50        58         2         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        59        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        50        57         2         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        59        60         4         4         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1786
min_bank_accesses = 0!
chip skew: 128/97 = 1.32
average mf latency per bank:
dram[0]:        735       736       711       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        725       719       703       692    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        735       736       714       716       683    none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        706       726       701       708       721       703    none      none      none      none      none      none      none      none      none      none  
dram[4]:        714       740       693       710    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        737       748       724       723    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        730       730       696       697    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        736       749       711       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        719       720       710       708       629       885    none      none      none      none      none      none      none      none      none      none  
dram[9]:        706       719       697       704       703       703    none      none      none      none      none      none      none      none      none      none  
dram[10]:        728       720       718       699       629       885    none      none      none      none      none      none      none      none      none      none  
dram[11]:        706       719       697       704       703       703    none      none      none      none      none      none      none      none      none      none  
dram[12]:        701       704       700       694       631    none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        735       733       712       715       625       625    none      none      none      none      none      none      none      none      none      none  
dram[14]:        701       704       700       694       629       652    none      none      none      none      none      none      none      none      none      none  
dram[15]:        737       741       704       719       703       703    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       639       631         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       635       646       646       631         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       637         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       636       631       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       637       647       631       631         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       636       630       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       637       647       630       630         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       635       632         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647       632       632         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       636       630       652         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       636       649       630       630         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675417 n_act=4 n_pre=0 n_ref_event=0 n_req=275 n_rd=178 n_rd_L2_A=0 n_write=97 n_wr_bk=0 bw_util=0.000407
n_activity=10596 dram_eff=0.02595
bk0: 54a 675386i bk1: 58a 675360i bk2: 30a 675356i bk3: 36a 675258i bk4: 0a 675696i bk5: 0a 675696i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985455
Row_Buffer_Locality_read = 0.983146
Row_Buffer_Locality_write = 0.989691
Bank_Level_Parallism = 1.010107
Bank_Level_Parallism_Col = 1.010131
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.343862
GrpLevelPara = 1.010131 

BW Util details:
bwutil = 0.000407 
total_CMD = 675696 
util_bw = 275 
Wasted_Col = 1407 
Wasted_Row = 0 
Idle = 674014 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1041 
rwq = 0 
CCDLc_limit_alone = 1041 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675417 
Read = 178 
Write = 97 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 275 
total_req = 275 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 275 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000623 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000623061
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675396 n_act=4 n_pre=0 n_ref_event=0 n_req=296 n_rd=185 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0004381
n_activity=10232 dram_eff=0.02893
bk0: 60a 675342i bk1: 64a 675352i bk2: 31a 675122i bk3: 30a 675207i bk4: 0a 675696i bk5: 0a 675696i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986486
Row_Buffer_Locality_read = 0.983784
Row_Buffer_Locality_write = 0.990991
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.360448
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000438 
total_CMD = 675696 
util_bw = 296 
Wasted_Col = 1761 
Wasted_Row = 0 
Idle = 673639 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1381 
rwq = 0 
CCDLc_limit_alone = 1381 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675396 
Read = 185 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 296 
total_req = 296 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 296 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.000444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000790296
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675412 n_act=5 n_pre=0 n_ref_event=0 n_req=279 n_rd=179 n_rd_L2_A=0 n_write=100 n_wr_bk=0 bw_util=0.0004129
n_activity=11158 dram_eff=0.025
bk0: 54a 675400i bk1: 58a 675360i bk2: 30a 675369i bk3: 36a 675289i bk4: 1a 675604i bk5: 0a 675696i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.982079
Row_Buffer_Locality_read = 0.983240
Row_Buffer_Locality_write = 0.980000
Bank_Level_Parallism = 1.009884
Bank_Level_Parallism_Col = 1.009912
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.350437
GrpLevelPara = 1.009912 

BW Util details:
bwutil = 0.000413 
total_CMD = 675696 
util_bw = 279 
Wasted_Col = 1441 
Wasted_Row = 0 
Idle = 673976 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 163 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 993 
rwq = 0 
CCDLc_limit_alone = 993 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675412 
Read = 179 
Write = 100 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 279 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 279 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000634901
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675381 n_act=6 n_pre=0 n_ref_event=0 n_req=309 n_rd=192 n_rd_L2_A=0 n_write=117 n_wr_bk=0 bw_util=0.0004573
n_activity=10862 dram_eff=0.02845
bk0: 62a 675363i bk1: 64a 675343i bk2: 30a 675114i bk3: 32a 675212i bk4: 2a 675588i bk5: 2a 675604i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980583
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.982906
Bank_Level_Parallism = 1.028662
Bank_Level_Parallism_Col = 1.028272
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.350661
GrpLevelPara = 1.028272 

BW Util details:
bwutil = 0.000457 
total_CMD = 675696 
util_bw = 309 
Wasted_Col = 1889 
Wasted_Row = 0 
Idle = 673498 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1383 
rwq = 0 
CCDLc_limit_alone = 1383 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675381 
Read = 192 
Write = 117 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 309 
total_req = 309 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 309 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000457 
Either_Row_CoL_Bus_Util = 0.000466 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000699 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000698539
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675430 n_act=4 n_pre=0 n_ref_event=0 n_req=262 n_rd=163 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0003877
n_activity=9807 dram_eff=0.02672
bk0: 54a 675381i bk1: 56a 675387i bk2: 23a 675304i bk3: 30a 675233i bk4: 0a 675696i bk5: 0a 675696i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984733
Row_Buffer_Locality_read = 0.981595
Row_Buffer_Locality_write = 0.989899
Bank_Level_Parallism = 1.007523
Bank_Level_Parallism_Col = 1.007541
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.350928
GrpLevelPara = 1.007541 

BW Util details:
bwutil = 0.000388 
total_CMD = 675696 
util_bw = 262 
Wasted_Col = 1466 
Wasted_Row = 0 
Idle = 673968 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1098 
rwq = 0 
CCDLc_limit_alone = 1098 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675430 
Read = 163 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 262 
total_req = 262 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 262 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000388 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000572743
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675390 n_act=4 n_pre=0 n_ref_event=0 n_req=302 n_rd=192 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0004469
n_activity=11407 dram_eff=0.02647
bk0: 62a 675360i bk1: 64a 675352i bk2: 32a 675191i bk3: 34a 675266i bk4: 0a 675696i bk5: 0a 675696i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986755
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.990909
Bank_Level_Parallism = 1.001044
Bank_Level_Parallism_Col = 1.001047
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.332810
GrpLevelPara = 1.001047 

BW Util details:
bwutil = 0.000447 
total_CMD = 675696 
util_bw = 302 
Wasted_Col = 1613 
Wasted_Row = 0 
Idle = 673781 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1233 
rwq = 0 
CCDLc_limit_alone = 1233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675390 
Read = 192 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 302 
total_req = 302 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 302 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000447 
Either_Row_CoL_Bus_Util = 0.000453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000572743
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675432 n_act=4 n_pre=0 n_ref_event=0 n_req=260 n_rd=161 n_rd_L2_A=0 n_write=99 n_wr_bk=0 bw_util=0.0003848
n_activity=9505 dram_eff=0.02735
bk0: 50a 675427i bk1: 52a 675406i bk2: 27a 675306i bk3: 32a 675194i bk4: 0a 675696i bk5: 0a 675696i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.984615
Row_Buffer_Locality_read = 0.975155
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.008250
Bank_Level_Parallism_Col = 1.008269
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.311282
GrpLevelPara = 1.008269 

BW Util details:
bwutil = 0.000385 
total_CMD = 675696 
util_bw = 260 
Wasted_Col = 1437 
Wasted_Row = 0 
Idle = 673999 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1053 
rwq = 0 
CCDLc_limit_alone = 1053 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675432 
Read = 161 
Write = 99 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 260 
total_req = 260 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 260 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000532784
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675394 n_act=4 n_pre=0 n_ref_event=0 n_req=298 n_rd=188 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.000441
n_activity=10906 dram_eff=0.02732
bk0: 58a 675350i bk1: 60a 675354i bk2: 34a 675179i bk3: 36a 675261i bk4: 0a 675696i bk5: 0a 675696i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986577
Row_Buffer_Locality_read = 0.984043
Row_Buffer_Locality_write = 0.990909
Bank_Level_Parallism = 1.002587
Bank_Level_Parallism_Col = 1.002592
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.317263
GrpLevelPara = 1.002592 

BW Util details:
bwutil = 0.000441 
total_CMD = 675696 
util_bw = 298 
Wasted_Col = 1635 
Wasted_Row = 0 
Idle = 673763 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1256 
rwq = 0 
CCDLc_limit_alone = 1256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675394 
Read = 188 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 298 
total_req = 298 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 298 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000441 
Either_Row_CoL_Bus_Util = 0.000447 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000605302
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675411 n_act=6 n_pre=0 n_ref_event=0 n_req=279 n_rd=172 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004129
n_activity=10224 dram_eff=0.02729
bk0: 56a 675378i bk1: 58a 675331i bk2: 24a 675291i bk3: 33a 675211i bk4: 0a 675599i bk5: 1a 675597i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 0.981308
Bank_Level_Parallism = 1.050795
Bank_Level_Parallism_Col = 1.050952
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.365929
GrpLevelPara = 1.050952 

BW Util details:
bwutil = 0.000413 
total_CMD = 675696 
util_bw = 279 
Wasted_Col = 1670 
Wasted_Row = 0 
Idle = 673747 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1203 
rwq = 0 
CCDLc_limit_alone = 1203 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675411 
Read = 172 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 279 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 279 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000602 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000602342
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675369 n_act=6 n_pre=0 n_ref_event=0 n_req=321 n_rd=193 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.0004751
n_activity=10608 dram_eff=0.03026
bk0: 62a 675341i bk1: 64a 675343i bk2: 31a 674995i bk3: 32a 675094i bk4: 2a 675590i bk5: 2a 675589i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.984456
Row_Buffer_Locality_write = 0.976562
Bank_Level_Parallism = 1.030364
Bank_Level_Parallism_Col = 1.030438
Bank_Level_Parallism_Ready = 1.003115
write_to_read_ratio_blp_rw_average = 0.394886
GrpLevelPara = 1.030438 

BW Util details:
bwutil = 0.000475 
total_CMD = 675696 
util_bw = 321 
Wasted_Col = 2149 
Wasted_Row = 0 
Idle = 673226 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 243 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1671 
rwq = 0 
CCDLc_limit_alone = 1671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675369 
Read = 193 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 321 
total_req = 321 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 321 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001353 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00135268
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675411 n_act=6 n_pre=0 n_ref_event=0 n_req=279 n_rd=172 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0004129
n_activity=10174 dram_eff=0.02742
bk0: 56a 675361i bk1: 58a 675332i bk2: 26a 675263i bk3: 31a 675184i bk4: 0a 675599i bk5: 1a 675597i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = 0.981308
Bank_Level_Parallism = 1.035679
Bank_Level_Parallism_Col = 1.035784
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.376471
GrpLevelPara = 1.035784 

BW Util details:
bwutil = 0.000413 
total_CMD = 675696 
util_bw = 279 
Wasted_Col = 1767 
Wasted_Row = 0 
Idle = 673650 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1276 
rwq = 0 
CCDLc_limit_alone = 1276 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675411 
Read = 172 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 279 
total_req = 279 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 279 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000865774
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675369 n_act=6 n_pre=0 n_ref_event=0 n_req=321 n_rd=193 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.0004751
n_activity=10556 dram_eff=0.03041
bk0: 62a 675322i bk1: 64a 675342i bk2: 31a 675000i bk3: 32a 675120i bk4: 2a 675590i bk5: 2a 675590i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.984456
Row_Buffer_Locality_write = 0.976562
Bank_Level_Parallism = 1.012390
Bank_Level_Parallism_Col = 1.012420
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.383814
GrpLevelPara = 1.012420 

BW Util details:
bwutil = 0.000475 
total_CMD = 675696 
util_bw = 321 
Wasted_Col = 2181 
Wasted_Row = 0 
Idle = 673194 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 247 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1660 
rwq = 0 
CCDLc_limit_alone = 1660 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675369 
Read = 193 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 321 
total_req = 321 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 321 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000475 
Either_Row_CoL_Bus_Util = 0.000484 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00122836
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675414 n_act=5 n_pre=0 n_ref_event=0 n_req=277 n_rd=167 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0004099
n_activity=9728 dram_eff=0.02847
bk0: 54a 675366i bk1: 58a 675330i bk2: 25a 675313i bk3: 30a 675197i bk4: 0a 675599i bk5: 0a 675696i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981949
Row_Buffer_Locality_read = 0.982036
Row_Buffer_Locality_write = 0.981818
Bank_Level_Parallism = 1.012974
Bank_Level_Parallism_Col = 1.013007
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.413632
GrpLevelPara = 1.013007 

BW Util details:
bwutil = 0.000410 
total_CMD = 675696 
util_bw = 277 
Wasted_Col = 1650 
Wasted_Row = 0 
Idle = 673769 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1208 
rwq = 0 
CCDLc_limit_alone = 1208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675414 
Read = 167 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 277 
total_req = 277 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 277 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000417 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000827 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000827295
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675363 n_act=6 n_pre=0 n_ref_event=0 n_req=327 n_rd=200 n_rd_L2_A=0 n_write=127 n_wr_bk=0 bw_util=0.0004839
n_activity=11518 dram_eff=0.02839
bk0: 63a 675334i bk1: 64a 675363i bk2: 35a 675059i bk3: 34a 675109i bk4: 2a 675591i bk5: 2a 675590i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981651
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = 0.984252
Bank_Level_Parallism = 1.018657
Bank_Level_Parallism_Col = 1.018703
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.352452
GrpLevelPara = 1.018703 

BW Util details:
bwutil = 0.000484 
total_CMD = 675696 
util_bw = 327 
Wasted_Col = 2085 
Wasted_Row = 0 
Idle = 673284 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1565 
rwq = 0 
CCDLc_limit_alone = 1565 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675363 
Read = 200 
Write = 127 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 327 
total_req = 327 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 327 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000484 
Either_Row_CoL_Bus_Util = 0.000493 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000924972
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675412 n_act=6 n_pre=0 n_ref_event=0 n_req=278 n_rd=169 n_rd_L2_A=0 n_write=109 n_wr_bk=0 bw_util=0.0004114
n_activity=9794 dram_eff=0.02838
bk0: 54a 675372i bk1: 58a 675322i bk2: 25a 675275i bk3: 31a 675155i bk4: 0a 675599i bk5: 1a 675597i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978417
Row_Buffer_Locality_read = 0.976331
Row_Buffer_Locality_write = 0.981651
Bank_Level_Parallism = 1.039454
Bank_Level_Parallism_Col = 1.039062
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.392578
GrpLevelPara = 1.039062 

BW Util details:
bwutil = 0.000411 
total_CMD = 675696 
util_bw = 278 
Wasted_Col = 1775 
Wasted_Row = 0 
Idle = 673643 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1292 
rwq = 0 
CCDLc_limit_alone = 1292 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675412 
Read = 169 
Write = 109 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 278 
total_req = 278 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 278 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000411 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001003 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00100341
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=675696 n_nop=675365 n_act=6 n_pre=0 n_ref_event=0 n_req=325 n_rd=198 n_rd_L2_A=0 n_write=127 n_wr_bk=0 bw_util=0.000481
n_activity=11373 dram_eff=0.02858
bk0: 62a 675316i bk1: 64a 675327i bk2: 33a 675115i bk3: 35a 675129i bk4: 2a 675590i bk5: 2a 675590i bk6: 0a 675696i bk7: 0a 675696i bk8: 0a 675696i bk9: 0a 675696i bk10: 0a 675696i bk11: 0a 675696i bk12: 0a 675696i bk13: 0a 675696i bk14: 0a 675696i bk15: 0a 675696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981538
Row_Buffer_Locality_read = 0.984848
Row_Buffer_Locality_write = 0.976378
Bank_Level_Parallism = 1.005785
Bank_Level_Parallism_Col = 1.005800
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.382767
GrpLevelPara = 1.005800 

BW Util details:
bwutil = 0.000481 
total_CMD = 675696 
util_bw = 325 
Wasted_Col = 2095 
Wasted_Row = 0 
Idle = 673276 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 246 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1562 
rwq = 0 
CCDLc_limit_alone = 1562 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 675696 
n_nop = 675365 
Read = 198 
Write = 127 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 325 
Row_Bus_Util =  0.000009 
CoL_Bus_Util = 0.000481 
Either_Row_CoL_Bus_Util = 0.000490 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001098 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00109813

========= L2 cache stats =========
L2_cache_bank[0]: Access = 194, Miss = 138, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 192, Miss = 137, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 197, Miss = 149, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 202, Miss = 147, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 201, Miss = 142, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 193, Miss = 137, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 210, Miss = 153, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 209, Miss = 156, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 179, Miss = 131, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 180, Miss = 131, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 218, Miss = 151, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 220, Miss = 151, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 178, Miss = 130, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 175, Miss = 130, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 210, Miss = 149, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 212, Miss = 149, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 193, Miss = 139, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 190, Miss = 140, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 216, Miss = 160, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 214, Miss = 161, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 193, Miss = 142, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 191, Miss = 137, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 216, Miss = 160, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 214, Miss = 161, Miss_rate = 0.752, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 181, Miss = 139, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 182, Miss = 138, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 228, Miss = 162, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 228, Miss = 165, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 181, Miss = 139, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 183, Miss = 139, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 226, Miss = 161, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 232, Miss = 164, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6438
L2_total_cache_misses = 4688
L2_total_cache_miss_rate = 0.7282
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1902
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 581
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6438
icnt_total_pkts_simt_to_mem=6438
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6438
Req_Network_cycles = 115818
Req_Network_injected_packets_per_cycle =       0.0556 
Req_Network_conflicts_per_cycle =       0.0004
Req_Network_conflicts_per_cycle_util =       0.0277
Req_Bank_Level_Parallism =       3.4951
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 6438
Reply_Network_cycles = 115818
Reply_Network_injected_packets_per_cycle =        0.0556
Reply_Network_conflicts_per_cycle =        0.0054
Reply_Network_conflicts_per_cycle_util =       0.2515
Reply_Bank_Level_Parallism =       2.5824
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0015
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 20413 (inst/sec)
gpgpu_simulation_rate = 5515 (cycle/sec)
gpgpu_silicon_slowdown = 217588x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 13
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 13
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 13 
gpu_sim_cycle = 9657
gpu_sim_insn = 22233
gpu_ipc =       2.3023
gpu_tot_sim_cycle = 125475
gpu_tot_sim_insn = 450919
gpu_tot_ipc =       3.5937
gpu_tot_issued_cta = 61
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0345
partiton_level_parallism_total  =       0.0540
partiton_level_parallism_util =       3.0000
partiton_level_parallism_util_total  =       3.4670
L2_BW  =       1.3241 GB/Sec
L2_BW_total  =       2.0722 GB/Sec
gpu_total_sim_rate=19605

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6832
	L1D_total_cache_misses = 5917
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 721
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806

Total_core_cache_fail_stats:
ctas_completed 61, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1289920
gpgpu_n_tot_w_icount = 40310
gpgpu_n_stall_shd_mem = 26413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3965
gpgpu_n_mem_write_global = 2806
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17629
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 111325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 25620
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 793
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:244	W0_Idle:978234	W0_Scoreboard:234705	W1:1769	W2:1586	W3:1586	W4:1586	W5:1586	W6:1586	W7:1586	W8:1586	W9:1586	W10:1586	W11:1586	W12:1586	W13:1586	W14:1586	W15:1586	W16:16276	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:40310	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31720 {8:3965,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 112240 {40:2806,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 158600 {40:3965,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22448 {8:2806,}
maxmflatency = 653 
max_icnt2mem_latency = 51 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 517 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4730 	90 	10 	45 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1866 	0 	4905 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6771 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6664 	104 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	37 	0 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573      9636      9636         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954      5937      9639         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550      9625      5939         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940      9618      9627         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553      9617      5940         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939      9610      9619         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564      9636         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942      9629      9638         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567      9633      5938         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941      9626      9635         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 62.000000 58.000000 89.000000 86.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 90.000000 87.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 62.000000 58.000000 89.000000 86.000000  6.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 89.000000 89.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 62.000000 56.000000 84.000000 81.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 89.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 58.000000 52.000000 88.000000 82.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 60.000000 60.000000 91.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 63.000000 59.000000 86.000000 88.000000  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 93.000000 92.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 63.000000 58.000000 87.000000 86.000000  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 93.000000 92.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 62.000000 58.000000 86.000000 88.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 96.000000 94.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 62.000000 58.000000 86.000000 88.000000  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 95.000000 95.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 4905/83 = 59.096386
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        62        58        34        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        35        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        62        58        34        36         2         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        33        33         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        62        56        28        30         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        34        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        58        52        32        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        60        36        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        63        59        28        33         1         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        32        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        63        58        30        31         1         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        32        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        62        58        29        30         1         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        36        34         2         2         0         0         0         0         0         0         0         0         0         0 
dram[14]:        62        58        29        31         1         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        34        35         2         2         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3037
min_bank_accesses = 0!
chip skew: 202/174 = 1.16
number of total write accesses:
dram[0]:         0         0        55        50         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        55        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        55        50         4         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        56        56         3         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        56        51         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        55        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        56        50         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        55        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        58        55         4         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        61        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        57        55         4         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        61        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        57        58         4         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        60        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        57        57         4         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        61        60         4         4         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1868
min_bank_accesses = 0!
chip skew: 129/105 = 1.23
average mf latency per bank:
dram[0]:        737       736       709       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        726       719       709       692    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        737       736       712       716       703       631    none      none      none      none      none      none      none      none      none      none  
dram[3]:        719       726       710       707       721       703    none      none      none      none      none      none      none      none      none      none  
dram[4]:        718       740       700       709    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        748       748       730       723    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        732       730       702       700    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        748       749       718       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        716       718       704       708       670       885    none      none      none      none      none      none      none      none      none      none  
dram[9]:        719       719       701       704       703       703    none      none      none      none      none      none      none      none      none      none  
dram[10]:        724       724       714       699       670       885    none      none      none      none      none      none      none      none      none      none  
dram[11]:        719       719       701       704       703       703    none      none      none      none      none      none      none      none      none      none  
dram[12]:        707       704       704       694       625    none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        741       733       716       715       625       625    none      none      none      none      none      none      none      none      none      none  
dram[14]:        707       704       704       694       671       652    none      none      none      none      none      none      none      none      none      none  
dram[15]:        734       741       701       719       703       703    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       639       631       631         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       635       646       646       631         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       637         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       636       631       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       637       647       631       631         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       636       630       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       637       647       630       630         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       635       632         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647       632       632         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       636       630       652         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       636       649       630       630         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731738 n_act=4 n_pre=0 n_ref_event=0 n_req=295 n_rd=190 n_rd_L2_A=0 n_write=105 n_wr_bk=0 bw_util=0.000403
n_activity=11225 dram_eff=0.02628
bk0: 62a 731690i bk1: 58a 731701i bk2: 34a 731626i bk3: 36a 731599i bk4: 0a 732037i bk5: 0a 732037i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986441
Row_Buffer_Locality_read = 0.984211
Row_Buffer_Locality_write = 0.990476
Bank_Level_Parallism = 1.009392
Bank_Level_Parallism_Col = 1.009413
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.353267
GrpLevelPara = 1.009413 

BW Util details:
bwutil = 0.000403 
total_CMD = 732037 
util_bw = 295 
Wasted_Col = 1515 
Wasted_Row = 0 
Idle = 730227 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1149 
rwq = 0 
CCDLc_limit_alone = 1149 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731738 
Read = 190 
Write = 105 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 295 
total_req = 295 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 295 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00058467
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731728 n_act=4 n_pre=0 n_ref_event=0 n_req=305 n_rd=193 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0004166
n_activity=10659 dram_eff=0.02861
bk0: 64a 731664i bk1: 64a 731693i bk2: 35a 731454i bk3: 30a 731548i bk4: 0a 732037i bk5: 0a 732037i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986885
Row_Buffer_Locality_read = 0.984456
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.000478
Bank_Level_Parallism_Col = 1.000479
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.354715
GrpLevelPara = 1.000479 

BW Util details:
bwutil = 0.000417 
total_CMD = 732037 
util_bw = 305 
Wasted_Col = 1788 
Wasted_Row = 0 
Idle = 729944 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1408 
rwq = 0 
CCDLc_limit_alone = 1408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731728 
Read = 193 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 305 
total_req = 305 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 305 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000417 
Either_Row_CoL_Bus_Util = 0.000422 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000729471
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731729 n_act=6 n_pre=0 n_ref_event=0 n_req=302 n_rd=192 n_rd_L2_A=0 n_write=110 n_wr_bk=0 bw_util=0.0004125
n_activity=11932 dram_eff=0.02531
bk0: 62a 731704i bk1: 58a 731701i bk2: 34a 731639i bk3: 36a 731630i bk4: 2a 731945i bk5: 0a 731954i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980132
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.972727
Bank_Level_Parallism = 1.009312
Bank_Level_Parallism_Col = 1.009341
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.386611
GrpLevelPara = 1.009341 

BW Util details:
bwutil = 0.000413 
total_CMD = 732037 
util_bw = 302 
Wasted_Col = 1631 
Wasted_Row = 0 
Idle = 730104 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 245 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1101 
rwq = 0 
CCDLc_limit_alone = 1101 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731729 
Read = 192 
Write = 110 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 302 
total_req = 302 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 302 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000595598
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731714 n_act=6 n_pre=0 n_ref_event=0 n_req=317 n_rd=198 n_rd_L2_A=0 n_write=119 n_wr_bk=0 bw_util=0.000433
n_activity=11345 dram_eff=0.02794
bk0: 64a 731704i bk1: 64a 731684i bk2: 33a 731455i bk3: 33a 731553i bk4: 2a 731929i bk5: 2a 731945i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981073
Row_Buffer_Locality_read = 0.979798
Row_Buffer_Locality_write = 0.983193
Bank_Level_Parallism = 1.028558
Bank_Level_Parallism_Col = 1.028169
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.350295
GrpLevelPara = 1.028169 

BW Util details:
bwutil = 0.000433 
total_CMD = 732037 
util_bw = 317 
Wasted_Col = 1889 
Wasted_Row = 0 
Idle = 729831 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1383 
rwq = 0 
CCDLc_limit_alone = 1383 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731714 
Read = 198 
Write = 119 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 317 
total_req = 317 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 317 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000433 
Either_Row_CoL_Bus_Util = 0.000441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000644776
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731750 n_act=4 n_pre=0 n_ref_event=0 n_req=283 n_rd=176 n_rd_L2_A=0 n_write=107 n_wr_bk=0 bw_util=0.0003866
n_activity=10563 dram_eff=0.02679
bk0: 62a 731684i bk1: 56a 731728i bk2: 28a 731614i bk3: 30a 731574i bk4: 0a 732037i bk5: 0a 732037i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985866
Row_Buffer_Locality_read = 0.982955
Row_Buffer_Locality_write = 0.990654
Bank_Level_Parallism = 1.007151
Bank_Level_Parallism_Col = 1.007167
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.353363
GrpLevelPara = 1.007167 

BW Util details:
bwutil = 0.000387 
total_CMD = 732037 
util_bw = 283 
Wasted_Col = 1535 
Wasted_Row = 0 
Idle = 730219 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1167 
rwq = 0 
CCDLc_limit_alone = 1167 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731750 
Read = 176 
Write = 107 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 283 
total_req = 283 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 283 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000387 
Either_Row_CoL_Bus_Util = 0.000392 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000528662
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731725 n_act=4 n_pre=0 n_ref_event=0 n_req=308 n_rd=196 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0004207
n_activity=11791 dram_eff=0.02612
bk0: 64a 731701i bk1: 64a 731693i bk2: 34a 731532i bk3: 34a 731607i bk4: 0a 732037i bk5: 0a 732037i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987013
Row_Buffer_Locality_read = 0.984694
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.001041
Bank_Level_Parallism_Col = 1.001043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.332812
GrpLevelPara = 1.001043 

BW Util details:
bwutil = 0.000421 
total_CMD = 732037 
util_bw = 308 
Wasted_Col = 1613 
Wasted_Row = 0 
Idle = 730116 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1233 
rwq = 0 
CCDLc_limit_alone = 1233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731725 
Read = 196 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 308 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000421 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000528662
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731753 n_act=4 n_pre=0 n_ref_event=0 n_req=280 n_rd=174 n_rd_L2_A=0 n_write=106 n_wr_bk=0 bw_util=0.0003825
n_activity=10249 dram_eff=0.02732
bk0: 58a 731730i bk1: 52a 731747i bk2: 32a 731616i bk3: 32a 731535i bk4: 0a 732037i bk5: 0a 732037i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985714
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.007839
Bank_Level_Parallism_Col = 1.007856
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.315376
GrpLevelPara = 1.007856 

BW Util details:
bwutil = 0.000382 
total_CMD = 732037 
util_bw = 280 
Wasted_Col = 1506 
Wasted_Row = 0 
Idle = 730251 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1122 
rwq = 0 
CCDLc_limit_alone = 1122 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731753 
Read = 174 
Write = 106 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 280 
total_req = 280 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 280 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000491778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731729 n_act=4 n_pre=0 n_ref_event=0 n_req=304 n_rd=192 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0004153
n_activity=11290 dram_eff=0.02693
bk0: 60a 731691i bk1: 60a 731695i bk2: 36a 731520i bk3: 36a 731602i bk4: 0a 732037i bk5: 0a 732037i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986842
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.002579
Bank_Level_Parallism_Col = 1.002584
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.317313
GrpLevelPara = 1.002584 

BW Util details:
bwutil = 0.000415 
total_CMD = 732037 
util_bw = 304 
Wasted_Col = 1635 
Wasted_Row = 0 
Idle = 730098 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1256 
rwq = 0 
CCDLc_limit_alone = 1256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731729 
Read = 192 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 304 
total_req = 304 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 304 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000558715
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731729 n_act=6 n_pre=0 n_ref_event=0 n_req=302 n_rd=185 n_rd_L2_A=0 n_write=117 n_wr_bk=0 bw_util=0.0004125
n_activity=11008 dram_eff=0.02743
bk0: 63a 731691i bk1: 59a 731672i bk2: 28a 731551i bk3: 33a 731552i bk4: 1a 731931i bk5: 1a 731938i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980132
Row_Buffer_Locality_read = 0.978378
Row_Buffer_Locality_write = 0.982906
Bank_Level_Parallism = 1.047368
Bank_Level_Parallism_Col = 1.047505
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.385797
GrpLevelPara = 1.047505 

BW Util details:
bwutil = 0.000413 
total_CMD = 732037 
util_bw = 302 
Wasted_Col = 1788 
Wasted_Row = 0 
Idle = 729947 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1321 
rwq = 0 
CCDLc_limit_alone = 1321 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731729 
Read = 185 
Write = 117 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 302 
total_req = 302 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 302 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000421 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000603795
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731706 n_act=6 n_pre=0 n_ref_event=0 n_req=325 n_rd=196 n_rd_L2_A=0 n_write=129 n_wr_bk=0 bw_util=0.000444
n_activity=10907 dram_eff=0.0298
bk0: 64a 731682i bk1: 64a 731684i bk2: 32a 731336i bk3: 32a 731435i bk4: 2a 731931i bk5: 2a 731930i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981538
Row_Buffer_Locality_read = 0.984694
Row_Buffer_Locality_write = 0.976744
Bank_Level_Parallism = 1.030315
Bank_Level_Parallism_Col = 1.030389
Bank_Level_Parallism_Ready = 1.003077
write_to_read_ratio_blp_rw_average = 0.394652
GrpLevelPara = 1.030389 

BW Util details:
bwutil = 0.000444 
total_CMD = 732037 
util_bw = 325 
Wasted_Col = 2149 
Wasted_Row = 0 
Idle = 729563 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 243 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1671 
rwq = 0 
CCDLc_limit_alone = 1671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731706 
Read = 196 
Write = 129 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 325 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00124857
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731731 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=184 n_rd_L2_A=0 n_write=116 n_wr_bk=0 bw_util=0.0004098
n_activity=10902 dram_eff=0.02752
bk0: 63a 731674i bk1: 58a 731673i bk2: 30a 731544i bk3: 31a 731525i bk4: 1a 731930i bk5: 1a 731938i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.978261
Row_Buffer_Locality_write = 0.982759
Bank_Level_Parallism = 1.033718
Bank_Level_Parallism_Col = 1.033812
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.389069
GrpLevelPara = 1.033812 

BW Util details:
bwutil = 0.000410 
total_CMD = 732037 
util_bw = 300 
Wasted_Col = 1865 
Wasted_Row = 0 
Idle = 729872 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1374 
rwq = 0 
CCDLc_limit_alone = 1374 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731731 
Read = 184 
Write = 116 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000822363
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731706 n_act=6 n_pre=0 n_ref_event=0 n_req=325 n_rd=196 n_rd_L2_A=0 n_write=129 n_wr_bk=0 bw_util=0.000444
n_activity=10855 dram_eff=0.02994
bk0: 64a 731663i bk1: 64a 731683i bk2: 32a 731341i bk3: 32a 731461i bk4: 2a 731931i bk5: 2a 731931i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981538
Row_Buffer_Locality_read = 0.984694
Row_Buffer_Locality_write = 0.976744
Bank_Level_Parallism = 1.012370
Bank_Level_Parallism_Col = 1.012400
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.383600
GrpLevelPara = 1.012400 

BW Util details:
bwutil = 0.000444 
total_CMD = 732037 
util_bw = 325 
Wasted_Col = 2181 
Wasted_Row = 0 
Idle = 729531 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 247 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1660 
rwq = 0 
CCDLc_limit_alone = 1660 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731706 
Read = 196 
Write = 129 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 325 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000444 
Either_Row_CoL_Bus_Util = 0.000452 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001134 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00113382
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731733 n_act=5 n_pre=0 n_ref_event=0 n_req=299 n_rd=180 n_rd_L2_A=0 n_write=119 n_wr_bk=0 bw_util=0.0004084
n_activity=10603 dram_eff=0.0282
bk0: 62a 731671i bk1: 58a 731671i bk2: 29a 731590i bk3: 30a 731538i bk4: 1a 731930i bk5: 0a 732037i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983278
Row_Buffer_Locality_read = 0.983333
Row_Buffer_Locality_write = 0.983193
Bank_Level_Parallism = 1.012142
Bank_Level_Parallism_Col = 1.012171
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.418208
GrpLevelPara = 1.012171 

BW Util details:
bwutil = 0.000408 
total_CMD = 732037 
util_bw = 299 
Wasted_Col = 1760 
Wasted_Row = 0 
Idle = 729978 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1318 
rwq = 0 
CCDLc_limit_alone = 1318 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731733 
Read = 180 
Write = 119 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 299 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000408 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000773 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000773185
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731701 n_act=6 n_pre=0 n_ref_event=0 n_req=330 n_rd=202 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.0004508
n_activity=11730 dram_eff=0.02813
bk0: 64a 731675i bk1: 64a 731704i bk2: 36a 731400i bk3: 34a 731450i bk4: 2a 731932i bk5: 2a 731931i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.980198
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.018633
Bank_Level_Parallism_Col = 1.018680
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.352428
GrpLevelPara = 1.018680 

BW Util details:
bwutil = 0.000451 
total_CMD = 732037 
util_bw = 330 
Wasted_Col = 2085 
Wasted_Row = 0 
Idle = 729622 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1565 
rwq = 0 
CCDLc_limit_alone = 1565 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731701 
Read = 202 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 330 
total_req = 330 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 330 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000853782
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731731 n_act=6 n_pre=0 n_ref_event=0 n_req=300 n_rd=182 n_rd_L2_A=0 n_write=118 n_wr_bk=0 bw_util=0.0004098
n_activity=10640 dram_eff=0.0282
bk0: 62a 731677i bk1: 58a 731663i bk2: 29a 731553i bk3: 31a 731496i bk4: 1a 731931i bk5: 1a 731938i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.978022
Row_Buffer_Locality_write = 0.983051
Bank_Level_Parallism = 1.037105
Bank_Level_Parallism_Col = 1.036731
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.397612
GrpLevelPara = 1.036731 

BW Util details:
bwutil = 0.000410 
total_CMD = 732037 
util_bw = 300 
Wasted_Col = 1883 
Wasted_Row = 0 
Idle = 729854 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1400 
rwq = 0 
CCDLc_limit_alone = 1400 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731731 
Read = 182 
Write = 118 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 300 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000410 
Either_Row_CoL_Bus_Util = 0.000418 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000935745
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=732037 n_nop=731701 n_act=6 n_pre=0 n_ref_event=0 n_req=330 n_rd=201 n_rd_L2_A=0 n_write=129 n_wr_bk=0 bw_util=0.0004508
n_activity=11615 dram_eff=0.02841
bk0: 64a 731648i bk1: 64a 731668i bk2: 34a 731447i bk3: 35a 731470i bk4: 2a 731931i bk5: 2a 731931i bk6: 0a 732037i bk7: 0a 732037i bk8: 0a 732037i bk9: 0a 732037i bk10: 0a 732037i bk11: 0a 732037i bk12: 0a 732037i bk13: 0a 732037i bk14: 0a 732037i bk15: 0a 732037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.985075
Row_Buffer_Locality_write = 0.976744
Bank_Level_Parallism = 1.005731
Bank_Level_Parallism_Col = 1.005745
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.383668
GrpLevelPara = 1.005745 

BW Util details:
bwutil = 0.000451 
total_CMD = 732037 
util_bw = 330 
Wasted_Col = 2113 
Wasted_Row = 0 
Idle = 729594 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 246 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1580 
rwq = 0 
CCDLc_limit_alone = 1580 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 732037 
n_nop = 731701 
Read = 201 
Write = 129 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 330 
total_req = 330 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 330 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000451 
Either_Row_CoL_Bus_Util = 0.000459 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101361

========= L2 cache stats =========
L2_cache_bank[0]: Access = 208, Miss = 148, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 206, Miss = 147, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 204, Miss = 152, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 210, Miss = 153, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 218, Miss = 154, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 208, Miss = 148, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 219, Miss = 158, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 217, Miss = 159, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 195, Miss = 141, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 195, Miss = 142, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 226, Miss = 155, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 153, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 193, Miss = 140, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 191, Miss = 140, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 218, Miss = 153, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 218, Miss = 151, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 210, Miss = 153, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 201, Miss = 149, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 220, Miss = 162, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 220, Miss = 163, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 208, Miss = 154, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 204, Miss = 146, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 220, Miss = 162, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 220, Miss = 163, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 198, Miss = 152, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 196, Miss = 147, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 232, Miss = 164, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 231, Miss = 166, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 199, Miss = 152, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 197, Miss = 148, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 229, Miss = 164, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 234, Miss = 166, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6771
L2_total_cache_misses = 4905
L2_total_cache_miss_rate = 0.7244
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 928
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2005
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 938
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 582
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6771
icnt_total_pkts_simt_to_mem=6771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6771
Req_Network_cycles = 125475
Req_Network_injected_packets_per_cycle =       0.0540 
Req_Network_conflicts_per_cycle =       0.0004
Req_Network_conflicts_per_cycle_util =       0.0261
Req_Bank_Level_Parallism =       3.4670
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0017

Reply_Network_injected_packets_num = 6771
Reply_Network_cycles = 125475
Reply_Network_injected_packets_per_cycle =        0.0540
Reply_Network_conflicts_per_cycle =        0.0052
Reply_Network_conflicts_per_cycle_util =       0.2489
Reply_Bank_Level_Parallism =       2.5687
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 19605 (inst/sec)
gpgpu_simulation_rate = 5455 (cycle/sec)
gpgpu_silicon_slowdown = 219981x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 14
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 14
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 14 
gpu_sim_cycle = 9660
gpu_sim_insn = 14822
gpu_ipc =       1.5344
gpu_tot_sim_cycle = 135135
gpu_tot_sim_insn = 465741
gpu_tot_ipc =       3.4465
gpu_tot_issued_cta = 63
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0230
partiton_level_parallism_total  =       0.0517
partiton_level_parallism_util =       1.5310
partiton_level_parallism_util_total  =       3.3332
L2_BW  =       0.8825 GB/Sec
L2_BW_total  =       1.9871 GB/Sec
gpu_total_sim_rate=19405

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7056
	L1D_total_cache_misses = 6111
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898

Total_core_cache_fail_stats:
ctas_completed 63, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1332288
gpgpu_n_tot_w_icount = 41634
gpgpu_n_stall_shd_mem = 27279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4095
gpgpu_n_mem_write_global = 2898
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18207
gpgpu_n_store_insn = 16128
gpgpu_n_shmem_insn = 114975
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26460
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:252	W0_Idle:1010364	W0_Scoreboard:242409	W1:1827	W2:1638	W3:1638	W4:1638	W5:1638	W6:1638	W7:1638	W8:1638	W9:1638	W10:1638	W11:1638	W12:1638	W13:1638	W14:1638	W15:1638	W16:16812	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:41634	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32760 {8:4095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 115920 {40:2898,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163800 {40:4095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23184 {8:2898,}
maxmflatency = 653 
max_icnt2mem_latency = 51 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 516 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4865 	90 	10 	46 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1952 	0 	5041 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	6993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6882 	108 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	0 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573      9636      9636         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954      5937      9639         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550      9625      5939         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940      9618      9627         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553      9617      5940         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939      9610      9619         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564      9636      9637         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942      9629      9638         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567      9633      5938         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941      9626      9635         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 62.000000 95.000000 90.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 90.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 62.000000 95.000000 90.000000  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 89.000000 91.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 60.000000 89.000000 86.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 89.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 60.000000 58.000000 93.000000 86.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 60.000000 60.000000 91.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 63.000000 91.000000 91.000000  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 93.000000 92.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 62.000000 92.000000 89.000000  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 93.000000 92.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 62.000000 91.000000 90.000000  6.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 96.000000 94.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 62.000000 91.000000 90.000000  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 95.000000 95.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5041/84 = 60.011906
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        62        38        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        35        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        62        38        36         2         1         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        33        35         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        60        32        31         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        34        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        60        58        36        32         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        60        36        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        63        31        33         2         1         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        32        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        62        33        31         2         1         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        32        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        62        32        30         2         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        36        34         2         2         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        62        32        31         2         1         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        34        35         2         2         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3123
min_bank_accesses = 0!
chip skew: 203/186 = 1.09
number of total write accesses:
dram[0]:         0         0        57        54         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        55        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        57        54         4         3         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        56        56         3         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        57        55         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        55        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        57        54         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        55        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        60        58         4         2         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        61        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        59        58         4         2         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        61        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        59        60         4         2         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        60        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        59        59         4         2         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        61        60         4         4         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1918
min_bank_accesses = 0!
chip skew: 129/111 = 1.16
average mf latency per bank:
dram[0]:        748       737       714       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        726       719       709       691    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        748       737       716       716       703       683    none      none      none      none      none      none      none      none      none      none  
dram[3]:        719       726       710       708       721       703    none      none      none      none      none      none      none      none      none      none  
dram[4]:        730       740       706       718    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        748       748       730       723    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        745       719       708       701    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        748       749       718       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        719       720       705       707       703       704    none      none      none      none      none      none      none      none      none      none  
dram[9]:        719       719       701       704       703       703    none      none      none      none      none      none      none      none      none      none  
dram[10]:        727       722       712       698       703       705    none      none      none      none      none      none      none      none      none      none  
dram[11]:        719       719       701       704       703       703    none      none      none      none      none      none      none      none      none      none  
dram[12]:        719       707       707       698       626       631    none      none      none      none      none      none      none      none      none      none  
dram[13]:        741       733       716       715       625       625    none      none      none      none      none      none      none      none      none      none  
dram[14]:        719       707       707       698       703       627    none      none      none      none      none      none      none      none      none      none  
dram[15]:        734       741       701       719       703       703    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       639       631       631         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       635       646       646       631         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       637         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       636       631       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       637       647       631       631         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       636       631       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       637       647       630       630         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       635       632       632         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647       632       632         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       636       631       652         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       636       649       630       630         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788080 n_act=4 n_pre=0 n_ref_event=0 n_req=311 n_rd=200 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0003945
n_activity=11796 dram_eff=0.02636
bk0: 64a 788048i bk1: 62a 788050i bk2: 38a 787970i bk3: 36a 787942i bk4: 0a 788395i bk5: 0a 788395i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987138
Row_Buffer_Locality_read = 0.985000
Row_Buffer_Locality_write = 0.990991
Bank_Level_Parallism = 1.009120
Bank_Level_Parallism_Col = 1.009140
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.361828
GrpLevelPara = 1.009140 

BW Util details:
bwutil = 0.000394 
total_CMD = 788395 
util_bw = 311 
Wasted_Col = 1553 
Wasted_Row = 0 
Idle = 786531 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1187 
rwq = 0 
CCDLc_limit_alone = 1187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788080 
Read = 200 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 311 
total_req = 311 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 311 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000394 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000542875
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788084 n_act=4 n_pre=0 n_ref_event=0 n_req=307 n_rd=195 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0003894
n_activity=10761 dram_eff=0.02853
bk0: 64a 788022i bk1: 64a 788051i bk2: 35a 787812i bk3: 32a 787897i bk4: 0a 788395i bk5: 0a 788395i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986971
Row_Buffer_Locality_read = 0.984615
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.000475
Bank_Level_Parallism_Col = 1.000476
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.352857
GrpLevelPara = 1.000476 

BW Util details:
bwutil = 0.000389 
total_CMD = 788395 
util_bw = 307 
Wasted_Col = 1797 
Wasted_Row = 0 
Idle = 786291 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1417 
rwq = 0 
CCDLc_limit_alone = 1417 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788084 
Read = 195 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 307 
total_req = 307 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 307 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000394 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000677325
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788068 n_act=6 n_pre=0 n_ref_event=0 n_req=321 n_rd=203 n_rd_L2_A=0 n_write=118 n_wr_bk=0 bw_util=0.0004072
n_activity=12809 dram_eff=0.02506
bk0: 64a 788062i bk1: 62a 788050i bk2: 38a 787990i bk3: 36a 787979i bk4: 2a 788303i bk5: 1a 788303i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981308
Row_Buffer_Locality_read = 0.985222
Row_Buffer_Locality_write = 0.974576
Bank_Level_Parallism = 1.009063
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.389394
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.000407 
total_CMD = 788395 
util_bw = 321 
Wasted_Col = 1665 
Wasted_Row = 0 
Idle = 786409 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 245 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1135 
rwq = 0 
CCDLc_limit_alone = 1135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788068 
Read = 203 
Write = 118 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 321 
total_req = 321 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 321 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000407 
Either_Row_CoL_Bus_Util = 0.000415 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000553022
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788070 n_act=6 n_pre=0 n_ref_event=0 n_req=319 n_rd=200 n_rd_L2_A=0 n_write=119 n_wr_bk=0 bw_util=0.0004046
n_activity=11447 dram_eff=0.02787
bk0: 64a 788062i bk1: 64a 788042i bk2: 33a 787813i bk3: 35a 787901i bk4: 2a 788287i bk5: 2a 788303i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981191
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = 0.983193
Bank_Level_Parallism = 1.028404
Bank_Level_Parallism_Col = 1.028016
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.348396
GrpLevelPara = 1.028016 

BW Util details:
bwutil = 0.000405 
total_CMD = 788395 
util_bw = 319 
Wasted_Col = 1899 
Wasted_Row = 0 
Idle = 786177 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1393 
rwq = 0 
CCDLc_limit_alone = 1393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788070 
Read = 200 
Write = 119 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 319 
total_req = 319 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 319 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000405 
Either_Row_CoL_Bus_Util = 0.000412 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000598685
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788092 n_act=4 n_pre=0 n_ref_event=0 n_req=299 n_rd=187 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0003793
n_activity=11250 dram_eff=0.02658
bk0: 64a 788042i bk1: 60a 788077i bk2: 32a 787972i bk3: 31a 787916i bk4: 0a 788395i bk5: 0a 788395i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986622
Row_Buffer_Locality_read = 0.983957
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.006993
Bank_Level_Parallism_Col = 1.007008
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.356873
GrpLevelPara = 1.007008 

BW Util details:
bwutil = 0.000379 
total_CMD = 788395 
util_bw = 299 
Wasted_Col = 1560 
Wasted_Row = 0 
Idle = 786536 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1192 
rwq = 0 
CCDLc_limit_alone = 1192 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788092 
Read = 187 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 299 
total_req = 299 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 299 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000384 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000490871
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788083 n_act=4 n_pre=0 n_ref_event=0 n_req=308 n_rd=196 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0003907
n_activity=11791 dram_eff=0.02612
bk0: 64a 788059i bk1: 64a 788051i bk2: 34a 787890i bk3: 34a 787965i bk4: 0a 788395i bk5: 0a 788395i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987013
Row_Buffer_Locality_read = 0.984694
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.001041
Bank_Level_Parallism_Col = 1.001043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.332812
GrpLevelPara = 1.001043 

BW Util details:
bwutil = 0.000391 
total_CMD = 788395 
util_bw = 308 
Wasted_Col = 1613 
Wasted_Row = 0 
Idle = 786474 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1233 
rwq = 0 
CCDLc_limit_alone = 1233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788083 
Read = 196 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 308 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000490871
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788094 n_act=4 n_pre=0 n_ref_event=0 n_req=297 n_rd=186 n_rd_L2_A=0 n_write=111 n_wr_bk=0 bw_util=0.0003767
n_activity=10911 dram_eff=0.02722
bk0: 60a 788088i bk1: 58a 788086i bk2: 36a 787965i bk3: 32a 787884i bk4: 0a 788395i bk5: 0a 788395i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986532
Row_Buffer_Locality_read = 0.978495
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.007609
Bank_Level_Parallism_Col = 1.007625
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.313725
GrpLevelPara = 1.007625 

BW Util details:
bwutil = 0.000377 
total_CMD = 788395 
util_bw = 297 
Wasted_Col = 1543 
Wasted_Row = 0 
Idle = 786555 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1159 
rwq = 0 
CCDLc_limit_alone = 1159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788094 
Read = 186 
Write = 111 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 297 
total_req = 297 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 297 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000377 
Either_Row_CoL_Bus_Util = 0.000382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000457 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000456624
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788087 n_act=4 n_pre=0 n_ref_event=0 n_req=304 n_rd=192 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0003856
n_activity=11290 dram_eff=0.02693
bk0: 60a 788049i bk1: 60a 788053i bk2: 36a 787878i bk3: 36a 787960i bk4: 0a 788395i bk5: 0a 788395i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986842
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.002579
Bank_Level_Parallism_Col = 1.002584
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.317313
GrpLevelPara = 1.002584 

BW Util details:
bwutil = 0.000386 
total_CMD = 788395 
util_bw = 304 
Wasted_Col = 1635 
Wasted_Row = 0 
Idle = 786456 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1256 
rwq = 0 
CCDLc_limit_alone = 1256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788087 
Read = 192 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 304 
total_req = 304 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 304 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000386 
Either_Row_CoL_Bus_Util = 0.000391 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000518775
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788071 n_act=6 n_pre=0 n_ref_event=0 n_req=318 n_rd=194 n_rd_L2_A=0 n_write=124 n_wr_bk=0 bw_util=0.0004034
n_activity=11521 dram_eff=0.0276
bk0: 64a 788049i bk1: 63a 788021i bk2: 31a 787899i bk3: 33a 787901i bk4: 2a 788289i bk5: 1a 788287i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981132
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = 0.983871
Bank_Level_Parallism = 1.046685
Bank_Level_Parallism_Col = 1.046816
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.392322
GrpLevelPara = 1.046816 

BW Util details:
bwutil = 0.000403 
total_CMD = 788395 
util_bw = 318 
Wasted_Col = 1824 
Wasted_Row = 0 
Idle = 786253 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1357 
rwq = 0 
CCDLc_limit_alone = 1357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788071 
Read = 194 
Write = 124 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 318 
total_req = 318 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 318 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000403 
Either_Row_CoL_Bus_Util = 0.000411 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000560633
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788064 n_act=6 n_pre=0 n_ref_event=0 n_req=325 n_rd=196 n_rd_L2_A=0 n_write=129 n_wr_bk=0 bw_util=0.0004122
n_activity=10907 dram_eff=0.0298
bk0: 64a 788040i bk1: 64a 788042i bk2: 32a 787694i bk3: 32a 787793i bk4: 2a 788289i bk5: 2a 788288i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981538
Row_Buffer_Locality_read = 0.984694
Row_Buffer_Locality_write = 0.976744
Bank_Level_Parallism = 1.030315
Bank_Level_Parallism_Col = 1.030389
Bank_Level_Parallism_Ready = 1.003077
write_to_read_ratio_blp_rw_average = 0.394652
GrpLevelPara = 1.030389 

BW Util details:
bwutil = 0.000412 
total_CMD = 788395 
util_bw = 325 
Wasted_Col = 2149 
Wasted_Row = 0 
Idle = 785921 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 243 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1671 
rwq = 0 
CCDLc_limit_alone = 1671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788064 
Read = 196 
Write = 129 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 325 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00115932
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788073 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=193 n_rd_L2_A=0 n_write=123 n_wr_bk=0 bw_util=0.0004008
n_activity=11470 dram_eff=0.02755
bk0: 64a 788032i bk1: 62a 788022i bk2: 33a 787893i bk3: 31a 787874i bk4: 2a 788288i bk5: 1a 788287i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.979275
Row_Buffer_Locality_write = 0.983740
Bank_Level_Parallism = 1.032927
Bank_Level_Parallism_Col = 1.033017
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.391226
GrpLevelPara = 1.033017 

BW Util details:
bwutil = 0.000401 
total_CMD = 788395 
util_bw = 316 
Wasted_Col = 1901 
Wasted_Row = 0 
Idle = 786178 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1410 
rwq = 0 
CCDLc_limit_alone = 1410 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788073 
Read = 193 
Write = 123 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000763577
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788064 n_act=6 n_pre=0 n_ref_event=0 n_req=325 n_rd=196 n_rd_L2_A=0 n_write=129 n_wr_bk=0 bw_util=0.0004122
n_activity=10855 dram_eff=0.02994
bk0: 64a 788021i bk1: 64a 788041i bk2: 32a 787699i bk3: 32a 787819i bk4: 2a 788289i bk5: 2a 788289i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981538
Row_Buffer_Locality_read = 0.984694
Row_Buffer_Locality_write = 0.976744
Bank_Level_Parallism = 1.012370
Bank_Level_Parallism_Col = 1.012400
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.383600
GrpLevelPara = 1.012400 

BW Util details:
bwutil = 0.000412 
total_CMD = 788395 
util_bw = 325 
Wasted_Col = 2181 
Wasted_Row = 0 
Idle = 785889 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 247 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1660 
rwq = 0 
CCDLc_limit_alone = 1660 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788064 
Read = 196 
Write = 129 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 325 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000412 
Either_Row_CoL_Bus_Util = 0.000420 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00105277
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788074 n_act=6 n_pre=0 n_ref_event=0 n_req=315 n_rd=190 n_rd_L2_A=0 n_write=125 n_wr_bk=0 bw_util=0.0003995
n_activity=11266 dram_eff=0.02796
bk0: 64a 788029i bk1: 62a 788019i bk2: 32a 787934i bk3: 30a 787896i bk4: 2a 788288i bk5: 0a 788298i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980952
Row_Buffer_Locality_read = 0.984211
Row_Buffer_Locality_write = 0.976000
Bank_Level_Parallism = 1.011384
Bank_Level_Parallism_Col = 1.011415
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.445205
GrpLevelPara = 1.011415 

BW Util details:
bwutil = 0.000400 
total_CMD = 788395 
util_bw = 315 
Wasted_Col = 1881 
Wasted_Row = 0 
Idle = 786199 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 247 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1356 
rwq = 0 
CCDLc_limit_alone = 1356 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788074 
Read = 190 
Write = 125 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 315 
total_req = 315 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 315 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000407 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000818118
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788059 n_act=6 n_pre=0 n_ref_event=0 n_req=330 n_rd=202 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.0004186
n_activity=11730 dram_eff=0.02813
bk0: 64a 788033i bk1: 64a 788062i bk2: 36a 787758i bk3: 34a 787808i bk4: 2a 788290i bk5: 2a 788289i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.980198
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.018633
Bank_Level_Parallism_Col = 1.018680
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.352428
GrpLevelPara = 1.018680 

BW Util details:
bwutil = 0.000419 
total_CMD = 788395 
util_bw = 330 
Wasted_Col = 2085 
Wasted_Row = 0 
Idle = 785980 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1565 
rwq = 0 
CCDLc_limit_alone = 1565 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788059 
Read = 202 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 330 
total_req = 330 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 330 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00079275
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788073 n_act=6 n_pre=0 n_ref_event=0 n_req=316 n_rd=192 n_rd_L2_A=0 n_write=124 n_wr_bk=0 bw_util=0.0004008
n_activity=11238 dram_eff=0.02812
bk0: 64a 788035i bk1: 62a 788012i bk2: 32a 787908i bk3: 31a 787854i bk4: 2a 788289i bk5: 1a 788287i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981013
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = 0.983871
Bank_Level_Parallism = 1.036487
Bank_Level_Parallism_Col = 1.036117
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.397743
GrpLevelPara = 1.036117 

BW Util details:
bwutil = 0.000401 
total_CMD = 788395 
util_bw = 316 
Wasted_Col = 1904 
Wasted_Row = 0 
Idle = 786175 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1421 
rwq = 0 
CCDLc_limit_alone = 1421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788073 
Read = 192 
Write = 124 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 316 
total_req = 316 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 316 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000401 
Either_Row_CoL_Bus_Util = 0.000408 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000868854
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=788395 n_nop=788059 n_act=6 n_pre=0 n_ref_event=0 n_req=330 n_rd=201 n_rd_L2_A=0 n_write=129 n_wr_bk=0 bw_util=0.0004186
n_activity=11615 dram_eff=0.02841
bk0: 64a 788006i bk1: 64a 788026i bk2: 34a 787805i bk3: 35a 787828i bk4: 2a 788289i bk5: 2a 788289i bk6: 0a 788395i bk7: 0a 788395i bk8: 0a 788395i bk9: 0a 788395i bk10: 0a 788395i bk11: 0a 788395i bk12: 0a 788395i bk13: 0a 788395i bk14: 0a 788395i bk15: 0a 788395i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.985075
Row_Buffer_Locality_write = 0.976744
Bank_Level_Parallism = 1.005731
Bank_Level_Parallism_Col = 1.005745
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.383668
GrpLevelPara = 1.005745 

BW Util details:
bwutil = 0.000419 
total_CMD = 788395 
util_bw = 330 
Wasted_Col = 2113 
Wasted_Row = 0 
Idle = 785952 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 246 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1580 
rwq = 0 
CCDLc_limit_alone = 1580 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 788395 
n_nop = 788059 
Read = 201 
Write = 129 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 330 
total_req = 330 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 330 
Row_Bus_Util =  0.000008 
CoL_Bus_Util = 0.000419 
Either_Row_CoL_Bus_Util = 0.000426 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000941153

========= L2 cache stats =========
L2_cache_bank[0]: Access = 222, Miss = 156, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 220, Miss = 155, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 206, Miss = 154, Miss_rate = 0.748, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 210, Miss = 153, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 232, Miss = 162, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 226, Miss = 159, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 222, Miss = 160, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 217, Miss = 159, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 208, Miss = 148, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 213, Miss = 151, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 226, Miss = 155, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 153, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 207, Miss = 148, Miss_rate = 0.715, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 204, Miss = 149, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 218, Miss = 153, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 218, Miss = 151, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 162, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 210, Miss = 156, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 220, Miss = 162, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 220, Miss = 163, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 218, Miss = 161, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 215, Miss = 155, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 220, Miss = 162, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 220, Miss = 163, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 211, Miss = 160, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 210, Miss = 155, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 232, Miss = 164, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 231, Miss = 166, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 213, Miss = 160, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 211, Miss = 156, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 229, Miss = 164, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 234, Miss = 166, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6993
L2_total_cache_misses = 5041
L2_total_cache_miss_rate = 0.7209
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 972
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1035
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 584
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1334
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6993
icnt_total_pkts_simt_to_mem=6993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6993
Req_Network_cycles = 135135
Req_Network_injected_packets_per_cycle =       0.0517 
Req_Network_conflicts_per_cycle =       0.0004
Req_Network_conflicts_per_cycle_util =       0.0262
Req_Bank_Level_Parallism =       3.3332
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0016

Reply_Network_injected_packets_num = 6993
Reply_Network_cycles = 135135
Reply_Network_injected_packets_per_cycle =        0.0517
Reply_Network_conflicts_per_cycle =        0.0050
Reply_Network_conflicts_per_cycle_util =       0.2394
Reply_Bank_Level_Parallism =       2.4913
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0014
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 19405 (inst/sec)
gpgpu_simulation_rate = 5630 (cycle/sec)
gpgpu_silicon_slowdown = 213143x
Processing kernel ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 15
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 40
-binary version = 86
-cuda stream id = 0
-shmem base_addr = 0x00007f0eaa000000
-local mem base_addr = 0x00007f0ea8000000
-nvbit version = 1.5.3
-accelsim tracer version = 3
Header info loaded for kernel command : ../hw_run/traces/device-0/11.1//nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 15
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 15 
gpu_sim_cycle = 9656
gpu_sim_insn = 7411
gpu_ipc =       0.7675
gpu_tot_sim_cycle = 144791
gpu_tot_sim_insn = 473152
gpu_tot_ipc =       3.2678
gpu_tot_issued_cta = 64
gpu_occupancy = 2.0833% 
gpu_tot_occupancy = 2.0833% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0115
partiton_level_parallism_total  =       0.0491
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       3.2159
L2_BW  =       0.4414 GB/Sec
L2_BW_total  =       1.8841 GB/Sec
gpu_total_sim_rate=18198

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 224, Miss = 194, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7168
	L1D_total_cache_misses = 6208
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.003
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1322, 
gpgpu_n_tot_thrd_icount = 1353472
gpgpu_n_tot_w_icount = 42296
gpgpu_n_stall_shd_mem = 27712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4160
gpgpu_n_mem_write_global = 2944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18496
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 116800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26880
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 832
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:256	W0_Idle:1026449	W0_Scoreboard:246259	W1:1856	W2:1664	W3:1664	W4:1664	W5:1664	W6:1664	W7:1664	W8:1664	W9:1664	W10:1664	W11:1664	W12:1664	W13:1664	W14:1664	W15:1664	W16:17080	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:42296	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33280 {8:4160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 117760 {40:2944,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166400 {40:4160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23552 {8:2944,}
maxmflatency = 653 
max_icnt2mem_latency = 51 
maxmrqlatency = 18 
max_icnt2sh_latency = 8 
averagemflatency = 515 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 2 
mrq_lat_table:4922 	90 	10 	46 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2006 	0 	5098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	7104 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6993 	108 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	0 	60 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5206      5198      5951      9570         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5198      5188      5955      9643      9635         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5198      5198      5952      9573      9636      9636         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5198      5295      9556      5954      5937      9639         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5188      5295      5950      9652         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5295      5206      5957      9632         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5242      5188      5222      6587         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5188      5198      5956      9640         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5235      5228      5956      9550      9625      5939         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5228      5217      9536      5940      9618      9627         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5228      5228      5955      9553      9617      5940         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5228      5214      9536      5939      9610      9619         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5217      5214      5954      9564      9636      9637         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5214      5235      5937      5942      9629      9638         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5214      5214      5953      9567      9633      5938         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5214      5228      9550      5941      9626      9635         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 64.000000 64.000000 95.000000 94.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 64.000000 64.000000 90.000000 91.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 64.000000 64.000000 95.000000 94.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 64.000000 64.000000 89.000000 92.000000  5.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 64.000000 64.000000 90.000000 89.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 64.000000 64.000000 89.000000 91.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 60.000000 60.000000 93.000000 90.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 60.000000 60.000000 91.000000 93.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 64.000000 64.000000 91.000000 93.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 64.000000 64.000000 93.000000 92.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 64.000000 64.000000 92.000000 92.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 64.000000 64.000000 93.000000 92.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 64.000000 64.000000 91.000000 92.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 64.000000 64.000000 96.000000 94.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 64.000000 64.000000 91.000000 92.000000  6.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 64.000000 64.000000 95.000000 95.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 5098/85 = 59.976471
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        64        64        38        38         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        64        64        35        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        64        64        38        38         2         2         0         0         0         0         0         0         0         0         0         0 
dram[3]:        64        64        33        36         2         2         0         0         0         0         0         0         0         0         0         0 
dram[4]:        64        64        33        33         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        64        64        34        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        60        60        36        34         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        60        60        36        36         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        64        64        31        34         2         2         0         0         0         0         0         0         0         0         0         0 
dram[9]:        64        64        32        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[10]:        64        64        33        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[11]:        64        64        32        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[12]:        64        64        32        31         2         1         0         0         0         0         0         0         0         0         0         0 
dram[13]:        64        64        36        34         2         2         0         0         0         0         0         0         0         0         0         0 
dram[14]:        64        64        32        32         2         2         0         0         0         0         0         0         0         0         0         0 
dram[15]:        64        64        34        35         2         2         0         0         0         0         0         0         0         0         0         0 
total dram reads = 3161
min_bank_accesses = 0!
chip skew: 208/190 = 1.09
number of total write accesses:
dram[0]:         0         0        57        56         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0        55        57         1         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0        57        56         4         4         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0        56        56         3         4         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0        57        56         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0        55        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0        57        56         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0        55        57         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0        60        59         4         3         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0        61        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0        59        60         4         3         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0        61        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0        59        61         4         4         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0        60        60         4         4         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0        59        60         4         3         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0        61        60         4         4         0         0         0         0         0         0         0         0         0         0 
total dram writes = 1937
min_bank_accesses = 0!
chip skew: 129/112 = 1.15
average mf latency per bank:
dram[0]:        748       748       714       718    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        726       719       709       690       631    none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        748       748       716       722       703       703    none      none      none      none      none      none      none      none      none      none  
dram[3]:        719       726       710       709       721       703    none      none      none      none      none      none      none      none      none      none  
dram[4]:        730       741       705       725    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        748       748       730       723    none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        745       732       708       708    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        748       749       718       711    none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        719       726       705       711       703       765    none      none      none      none      none      none      none      none      none      none  
dram[9]:        719       719       701       704       703       703    none      none      none      none      none      none      none      none      none      none  
dram[10]:        727       719       712       696       703       765    none      none      none      none      none      none      none      none      none      none  
dram[11]:        719       719       701       704       703       703    none      none      none      none      none      none      none      none      none      none  
dram[12]:        719       719       707       701       626       624    none      none      none      none      none      none      none      none      none      none  
dram[13]:        741       733       716       715       625       625    none      none      none      none      none      none      none      none      none      none  
dram[14]:        719       719       707       701       703       719    none      none      none      none      none      none      none      none      none      none  
dram[15]:        734       741       701       719       703       703    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        651       647       647       636         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        646       651       647       638       631         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        651       646       647       639       631       631         0         0         0         0         0         0         0         0         0         0
dram[3]:        646       651       635       646       646       631         0         0         0         0         0         0         0         0         0         0
dram[4]:        651       646       647       638         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        646       651       647       639         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        651       646       646       646         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        646       651       647       637         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        649       646       649       636       631       649         0         0         0         0         0         0         0         0         0         0
dram[9]:        646       652       637       647       631       631         0         0         0         0         0         0         0         0         0         0
dram[10]:        651       646       651       636       631       649         0         0         0         0         0         0         0         0         0         0
dram[11]:        646       651       637       647       630       630         0         0         0         0         0         0         0         0         0         0
dram[12]:        653       646       647       635       632       632         0         0         0         0         0         0         0         0         0         0
dram[13]:        646       649       646       647       632       632         0         0         0         0         0         0         0         0         0         0
dram[14]:        651       646       649       636       631       652         0         0         0         0         0         0         0         0         0         0
dram[15]:        646       651       636       649       630       630         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844408 n_act=4 n_pre=0 n_ref_event=0 n_req=317 n_rd=204 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0003753
n_activity=12179 dram_eff=0.02603
bk0: 64a 844382i bk1: 64a 844384i bk2: 38a 844304i bk3: 38a 844276i bk4: 0a 844729i bk5: 0a 844729i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987382
Row_Buffer_Locality_read = 0.985294
Row_Buffer_Locality_write = 0.991150
Bank_Level_Parallism = 1.009091
Bank_Level_Parallism_Col = 1.009110
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.361736
GrpLevelPara = 1.009110 

BW Util details:
bwutil = 0.000375 
total_CMD = 844729 
util_bw = 317 
Wasted_Col = 1553 
Wasted_Row = 0 
Idle = 842859 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 81 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1187 
rwq = 0 
CCDLc_limit_alone = 1187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844408 
Read = 204 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 317 
total_req = 317 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 317 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000375 
Either_Row_CoL_Bus_Util = 0.000380 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000506671
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844414 n_act=5 n_pre=0 n_ref_event=0 n_req=310 n_rd=197 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.000367
n_activity=10984 dram_eff=0.02822
bk0: 64a 844356i bk1: 64a 844385i bk2: 35a 844146i bk3: 34a 844222i bk4: 0a 844646i bk5: 0a 844729i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.983871
Row_Buffer_Locality_read = 0.984772
Row_Buffer_Locality_write = 0.982301
Bank_Level_Parallism = 1.000455
Bank_Level_Parallism_Col = 1.000456
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.375570
GrpLevelPara = 1.000456 

BW Util details:
bwutil = 0.000367 
total_CMD = 844729 
util_bw = 310 
Wasted_Col = 1889 
Wasted_Row = 0 
Idle = 842530 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 166 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1426 
rwq = 0 
CCDLc_limit_alone = 1426 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844414 
Read = 197 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 310 
total_req = 310 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 310 
Row_Bus_Util =  0.000006 
CoL_Bus_Util = 0.000367 
Either_Row_CoL_Bus_Util = 0.000373 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000632 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000632155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844394 n_act=6 n_pre=0 n_ref_event=0 n_req=329 n_rd=208 n_rd_L2_A=0 n_write=121 n_wr_bk=0 bw_util=0.0003895
n_activity=13254 dram_eff=0.02482
bk0: 64a 844396i bk1: 64a 844384i bk2: 38a 844324i bk3: 38a 844313i bk4: 2a 844637i bk5: 2a 844637i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981763
Row_Buffer_Locality_read = 0.985577
Row_Buffer_Locality_write = 0.975207
Bank_Level_Parallism = 1.009027
Bank_Level_Parallism_Col = 1.009054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.389336
GrpLevelPara = 1.009054 

BW Util details:
bwutil = 0.000389 
total_CMD = 844729 
util_bw = 329 
Wasted_Col = 1665 
Wasted_Row = 0 
Idle = 842735 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 245 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1135 
rwq = 0 
CCDLc_limit_alone = 1135 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844394 
Read = 208 
Write = 121 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 329 
total_req = 329 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 329 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000389 
Either_Row_CoL_Bus_Util = 0.000397 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000516142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844403 n_act=6 n_pre=0 n_ref_event=0 n_req=320 n_rd=201 n_rd_L2_A=0 n_write=119 n_wr_bk=0 bw_util=0.0003788
n_activity=11534 dram_eff=0.02774
bk0: 64a 844396i bk1: 64a 844376i bk2: 33a 844147i bk3: 36a 844235i bk4: 2a 844621i bk5: 2a 844637i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981250
Row_Buffer_Locality_read = 0.980099
Row_Buffer_Locality_write = 0.983193
Bank_Level_Parallism = 1.028391
Bank_Level_Parallism_Col = 1.028004
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.348238
GrpLevelPara = 1.028004 

BW Util details:
bwutil = 0.000379 
total_CMD = 844729 
util_bw = 320 
Wasted_Col = 1899 
Wasted_Row = 0 
Idle = 842510 

BW Util Bottlenecks: 
RCDc_limit = 390 
RCDWRc_limit = 162 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1393 
rwq = 0 
CCDLc_limit_alone = 1393 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844403 
Read = 201 
Write = 119 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 320 
total_req = 320 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 320 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000386 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000559 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000558759
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844418 n_act=4 n_pre=0 n_ref_event=0 n_req=307 n_rd=194 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0003634
n_activity=11698 dram_eff=0.02624
bk0: 64a 844376i bk1: 64a 844393i bk2: 33a 844306i bk3: 33a 844250i bk4: 0a 844729i bk5: 0a 844729i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986971
Row_Buffer_Locality_read = 0.984536
Row_Buffer_Locality_write = 0.991150
Bank_Level_Parallism = 1.006896
Bank_Level_Parallism_Col = 1.006911
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.352472
GrpLevelPara = 1.006911 

BW Util details:
bwutil = 0.000363 
total_CMD = 844729 
util_bw = 307 
Wasted_Col = 1578 
Wasted_Row = 0 
Idle = 842844 

BW Util Bottlenecks: 
RCDc_limit = 295 
RCDWRc_limit = 82 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1210 
rwq = 0 
CCDLc_limit_alone = 1210 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844418 
Read = 194 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 307 
total_req = 307 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 307 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000363 
Either_Row_CoL_Bus_Util = 0.000368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000458135
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844417 n_act=4 n_pre=0 n_ref_event=0 n_req=308 n_rd=196 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0003646
n_activity=11791 dram_eff=0.02612
bk0: 64a 844393i bk1: 64a 844385i bk2: 34a 844224i bk3: 34a 844299i bk4: 0a 844729i bk5: 0a 844729i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.987013
Row_Buffer_Locality_read = 0.984694
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.001041
Bank_Level_Parallism_Col = 1.001043
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.332812
GrpLevelPara = 1.001043 

BW Util details:
bwutil = 0.000365 
total_CMD = 844729 
util_bw = 308 
Wasted_Col = 1613 
Wasted_Row = 0 
Idle = 842808 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1233 
rwq = 0 
CCDLc_limit_alone = 1233 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844417 
Read = 196 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 308 
total_req = 308 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 308 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000365 
Either_Row_CoL_Bus_Util = 0.000369 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000458 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000458135
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844422 n_act=4 n_pre=0 n_ref_event=0 n_req=303 n_rd=190 n_rd_L2_A=0 n_write=113 n_wr_bk=0 bw_util=0.0003587
n_activity=11294 dram_eff=0.02683
bk0: 60a 844422i bk1: 60a 844420i bk2: 36a 844299i bk3: 34a 844218i bk4: 0a 844729i bk5: 0a 844729i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986799
Row_Buffer_Locality_read = 0.978947
Row_Buffer_Locality_write = 1.000000
Bank_Level_Parallism = 1.007584
Bank_Level_Parallism_Col = 1.007600
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.313789
GrpLevelPara = 1.007600 

BW Util details:
bwutil = 0.000359 
total_CMD = 844729 
util_bw = 303 
Wasted_Col = 1543 
Wasted_Row = 0 
Idle = 842883 

BW Util Bottlenecks: 
RCDc_limit = 393 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1159 
rwq = 0 
CCDLc_limit_alone = 1159 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844422 
Read = 190 
Write = 113 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 303 
total_req = 303 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 303 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000359 
Either_Row_CoL_Bus_Util = 0.000363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000426172
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844421 n_act=4 n_pre=0 n_ref_event=0 n_req=304 n_rd=192 n_rd_L2_A=0 n_write=112 n_wr_bk=0 bw_util=0.0003599
n_activity=11290 dram_eff=0.02693
bk0: 60a 844383i bk1: 60a 844387i bk2: 36a 844212i bk3: 36a 844294i bk4: 0a 844729i bk5: 0a 844729i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.986842
Row_Buffer_Locality_read = 0.984375
Row_Buffer_Locality_write = 0.991071
Bank_Level_Parallism = 1.002579
Bank_Level_Parallism_Col = 1.002584
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.317313
GrpLevelPara = 1.002584 

BW Util details:
bwutil = 0.000360 
total_CMD = 844729 
util_bw = 304 
Wasted_Col = 1635 
Wasted_Row = 0 
Idle = 842790 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 83 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1256 
rwq = 0 
CCDLc_limit_alone = 1256 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844421 
Read = 192 
Write = 112 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 304 
total_req = 304 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 304 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000360 
Either_Row_CoL_Bus_Util = 0.000365 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000484179
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844400 n_act=6 n_pre=0 n_ref_event=0 n_req=323 n_rd=197 n_rd_L2_A=0 n_write=126 n_wr_bk=0 bw_util=0.0003824
n_activity=11812 dram_eff=0.02735
bk0: 64a 844383i bk1: 64a 844355i bk2: 31a 844233i bk3: 34a 844235i bk4: 2a 844623i bk5: 2a 844621i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981424
Row_Buffer_Locality_read = 0.979695
Row_Buffer_Locality_write = 0.984127
Bank_Level_Parallism = 1.046577
Bank_Level_Parallism_Col = 1.046707
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.392340
GrpLevelPara = 1.046707 

BW Util details:
bwutil = 0.000382 
total_CMD = 844729 
util_bw = 323 
Wasted_Col = 1824 
Wasted_Row = 0 
Idle = 842582 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 161 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1357 
rwq = 0 
CCDLc_limit_alone = 1357 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844400 
Read = 197 
Write = 126 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 323 
total_req = 323 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 323 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000389 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000523245
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844398 n_act=6 n_pre=0 n_ref_event=0 n_req=325 n_rd=196 n_rd_L2_A=0 n_write=129 n_wr_bk=0 bw_util=0.0003847
n_activity=10907 dram_eff=0.0298
bk0: 64a 844374i bk1: 64a 844376i bk2: 32a 844028i bk3: 32a 844127i bk4: 2a 844623i bk5: 2a 844622i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981538
Row_Buffer_Locality_read = 0.984694
Row_Buffer_Locality_write = 0.976744
Bank_Level_Parallism = 1.030315
Bank_Level_Parallism_Col = 1.030389
Bank_Level_Parallism_Ready = 1.003077
write_to_read_ratio_blp_rw_average = 0.394652
GrpLevelPara = 1.030389 

BW Util details:
bwutil = 0.000385 
total_CMD = 844729 
util_bw = 325 
Wasted_Col = 2149 
Wasted_Row = 0 
Idle = 842255 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 243 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1671 
rwq = 0 
CCDLc_limit_alone = 1671 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844398 
Read = 196 
Write = 129 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 325 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000392 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.001082
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844400 n_act=6 n_pre=0 n_ref_event=0 n_req=323 n_rd=197 n_rd_L2_A=0 n_write=126 n_wr_bk=0 bw_util=0.0003824
n_activity=11773 dram_eff=0.02744
bk0: 64a 844366i bk1: 64a 844346i bk2: 33a 844227i bk3: 32a 844199i bk4: 2a 844622i bk5: 2a 844621i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981424
Row_Buffer_Locality_read = 0.979695
Row_Buffer_Locality_write = 0.984127
Bank_Level_Parallism = 1.032546
Bank_Level_Parallism_Col = 1.032633
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.392043
GrpLevelPara = 1.032633 

BW Util details:
bwutil = 0.000382 
total_CMD = 844729 
util_bw = 323 
Wasted_Col = 1920 
Wasted_Row = 0 
Idle = 842486 

BW Util Bottlenecks: 
RCDc_limit = 388 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1429 
rwq = 0 
CCDLc_limit_alone = 1429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844400 
Read = 197 
Write = 126 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 323 
total_req = 323 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 323 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000382 
Either_Row_CoL_Bus_Util = 0.000389 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000713 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000712655
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844398 n_act=6 n_pre=0 n_ref_event=0 n_req=325 n_rd=196 n_rd_L2_A=0 n_write=129 n_wr_bk=0 bw_util=0.0003847
n_activity=10855 dram_eff=0.02994
bk0: 64a 844355i bk1: 64a 844375i bk2: 32a 844033i bk3: 32a 844153i bk4: 2a 844623i bk5: 2a 844623i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981538
Row_Buffer_Locality_read = 0.984694
Row_Buffer_Locality_write = 0.976744
Bank_Level_Parallism = 1.012370
Bank_Level_Parallism_Col = 1.012400
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.383600
GrpLevelPara = 1.012400 

BW Util details:
bwutil = 0.000385 
total_CMD = 844729 
util_bw = 325 
Wasted_Col = 2181 
Wasted_Row = 0 
Idle = 842223 

BW Util Bottlenecks: 
RCDc_limit = 297 
RCDWRc_limit = 247 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1660 
rwq = 0 
CCDLc_limit_alone = 1660 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844398 
Read = 196 
Write = 129 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 325 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000385 
Either_Row_CoL_Bus_Util = 0.000392 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000982564
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844401 n_act=6 n_pre=0 n_ref_event=0 n_req=322 n_rd=194 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.0003812
n_activity=11885 dram_eff=0.02709
bk0: 64a 844363i bk1: 64a 844353i bk2: 32a 844268i bk3: 31a 844230i bk4: 2a 844622i bk5: 1a 844623i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981366
Row_Buffer_Locality_read = 0.984536
Row_Buffer_Locality_write = 0.976562
Bank_Level_Parallism = 1.011302
Bank_Level_Parallism_Col = 1.011333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.447416
GrpLevelPara = 1.011333 

BW Util details:
bwutil = 0.000381 
total_CMD = 844729 
util_bw = 322 
Wasted_Col = 1890 
Wasted_Row = 0 
Idle = 842517 

BW Util Bottlenecks: 
RCDc_limit = 294 
RCDWRc_limit = 247 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1365 
rwq = 0 
CCDLc_limit_alone = 1365 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844401 
Read = 194 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 322 
total_req = 322 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 322 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000381 
Either_Row_CoL_Bus_Util = 0.000388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000764 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000763558
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844393 n_act=6 n_pre=0 n_ref_event=0 n_req=330 n_rd=202 n_rd_L2_A=0 n_write=128 n_wr_bk=0 bw_util=0.0003907
n_activity=11730 dram_eff=0.02813
bk0: 64a 844367i bk1: 64a 844396i bk2: 36a 844092i bk3: 34a 844142i bk4: 2a 844624i bk5: 2a 844623i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.980198
Row_Buffer_Locality_write = 0.984375
Bank_Level_Parallism = 1.018633
Bank_Level_Parallism_Col = 1.018680
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.352428
GrpLevelPara = 1.018680 

BW Util details:
bwutil = 0.000391 
total_CMD = 844729 
util_bw = 330 
Wasted_Col = 2085 
Wasted_Row = 0 
Idle = 842314 

BW Util Bottlenecks: 
RCDc_limit = 391 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1565 
rwq = 0 
CCDLc_limit_alone = 1565 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844393 
Read = 202 
Write = 128 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 330 
total_req = 330 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 330 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000740 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000739882
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844401 n_act=6 n_pre=0 n_ref_event=0 n_req=322 n_rd=196 n_rd_L2_A=0 n_write=126 n_wr_bk=0 bw_util=0.0003812
n_activity=11628 dram_eff=0.02769
bk0: 64a 844369i bk1: 64a 844346i bk2: 32a 844242i bk3: 32a 844188i bk4: 2a 844623i bk5: 2a 844621i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981366
Row_Buffer_Locality_read = 0.979592
Row_Buffer_Locality_write = 0.984127
Bank_Level_Parallism = 1.036388
Bank_Level_Parallism_Col = 1.036020
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.397569
GrpLevelPara = 1.036020 

BW Util details:
bwutil = 0.000381 
total_CMD = 844729 
util_bw = 322 
Wasted_Col = 1904 
Wasted_Row = 0 
Idle = 842503 

BW Util Bottlenecks: 
RCDc_limit = 387 
RCDWRc_limit = 164 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1421 
rwq = 0 
CCDLc_limit_alone = 1421 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844401 
Read = 196 
Write = 126 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 322 
total_req = 322 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 322 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000381 
Either_Row_CoL_Bus_Util = 0.000388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000810911
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=99, tRRD=29 tCCD=1, tRCD=99 tRAS=232 tRP=99 tRC=330
n_cmd=844729 n_nop=844393 n_act=6 n_pre=0 n_ref_event=0 n_req=330 n_rd=201 n_rd_L2_A=0 n_write=129 n_wr_bk=0 bw_util=0.0003907
n_activity=11615 dram_eff=0.02841
bk0: 64a 844340i bk1: 64a 844360i bk2: 34a 844139i bk3: 35a 844162i bk4: 2a 844623i bk5: 2a 844623i bk6: 0a 844729i bk7: 0a 844729i bk8: 0a 844729i bk9: 0a 844729i bk10: 0a 844729i bk11: 0a 844729i bk12: 0a 844729i bk13: 0a 844729i bk14: 0a 844729i bk15: 0a 844729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.981818
Row_Buffer_Locality_read = 0.985075
Row_Buffer_Locality_write = 0.976744
Bank_Level_Parallism = 1.005731
Bank_Level_Parallism_Col = 1.005745
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.383668
GrpLevelPara = 1.005745 

BW Util details:
bwutil = 0.000391 
total_CMD = 844729 
util_bw = 330 
Wasted_Col = 2113 
Wasted_Row = 0 
Idle = 842286 

BW Util Bottlenecks: 
RCDc_limit = 296 
RCDWRc_limit = 246 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1580 
rwq = 0 
CCDLc_limit_alone = 1580 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 844729 
n_nop = 844393 
Read = 201 
Write = 129 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 330 
total_req = 330 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 330 
Row_Bus_Util =  0.000007 
CoL_Bus_Util = 0.000391 
Either_Row_CoL_Bus_Util = 0.000398 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000878388

========= L2 cache stats =========
L2_cache_bank[0]: Access = 228, Miss = 158, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 228, Miss = 159, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 209, Miss = 157, Miss_rate = 0.751, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 210, Miss = 153, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 238, Miss = 164, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 237, Miss = 165, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 161, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 217, Miss = 159, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 214, Miss = 152, Miss_rate = 0.710, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 221, Miss = 155, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 226, Miss = 155, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 226, Miss = 153, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 213, Miss = 150, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 212, Miss = 153, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 218, Miss = 153, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 218, Miss = 151, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 227, Miss = 163, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 218, Miss = 160, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 220, Miss = 162, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 220, Miss = 163, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 220, Miss = 163, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 222, Miss = 160, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 220, Miss = 162, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 220, Miss = 163, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 217, Miss = 162, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 217, Miss = 160, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 232, Miss = 164, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 231, Miss = 166, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 219, Miss = 162, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 219, Miss = 160, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 229, Miss = 164, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 234, Miss = 166, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7104
L2_total_cache_misses = 5098
L2_total_cache_miss_rate = 0.7176
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 999
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1037
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2124
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 585
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=7104
icnt_total_pkts_simt_to_mem=7104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7104
Req_Network_cycles = 144791
Req_Network_injected_packets_per_cycle =       0.0491 
Req_Network_conflicts_per_cycle =       0.0004
Req_Network_conflicts_per_cycle_util =       0.0249
Req_Bank_Level_Parallism =       3.2159
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0015

Reply_Network_injected_packets_num = 7104
Reply_Network_cycles = 144791
Reply_Network_injected_packets_per_cycle =        0.0491
Reply_Network_conflicts_per_cycle =        0.0046
Reply_Network_conflicts_per_cycle_util =       0.2306
Reply_Bank_Level_Parallism =       2.4345
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0013
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 18198 (inst/sec)
gpgpu_simulation_rate = 5568 (cycle/sec)
gpgpu_silicon_slowdown = 215517x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
