// Seed: 2498568037
module module_0 (
    input tri0 id_0,
    output tri id_1,
    input wor id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    output tri id_7,
    input supply1 id_8,
    input uwire id_9
);
  always begin : LABEL_0
    assign id_1[-1'b0] = id_5;
  end
endmodule
module module_1 #(
    parameter id_1  = 32'd13,
    parameter id_21 = 32'd38,
    parameter id_25 = 32'd6,
    parameter id_26 = 32'd40
) (
    input tri0 id_0,
    input supply1 _id_1,
    input uwire id_2,
    output tri0 id_3,
    output tri id_4,
    output tri0 id_5,
    output wor id_6,
    output tri0 id_7,
    input tri id_8,
    output tri0 id_9
    , id_23, id_24,
    input wand id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wor id_13
    , _id_25,
    output tri1 id_14,
    input tri0 id_15
    , _id_26,
    input wire id_16,
    output tri0 id_17,
    input wire id_18,
    input wor id_19,
    output wire id_20,
    input tri1 _id_21
);
  struct packed {struct packed {logic id_27;} id_28;} [{  id_1  {  1  }  } : id_21] id_29;
  ;
  logic [id_25 : id_26] id_30;
  supply0 id_31 = -1;
  logic id_32;
  ;
  assign id_29.id_28 = id_29.id_28;
  wand id_33 = -1'b0;
  wire id_34;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_12,
      id_12,
      id_11,
      id_0,
      id_8,
      id_9,
      id_11,
      id_0
  );
endmodule
