#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun  9 09:10:52 2023
# Process ID: 22612
# Current directory: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17948 C:\Users\tisha\OneDrive\Desktop\Final\Lab 9_10\Nano_Proc.xpr
# Log file: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/vivado.log
# Journal file: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/tisha/OneDrive/Desktop/Xilinx/Lab 9_10' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_2
launch_runs impl_2 -jobs 4
[Fri Jun  9 09:14:04 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Fri Jun  9 09:14:04 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri Jun  9 09:15:26 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_2
launch_runs impl_2 -jobs 4
[Fri Jun  9 09:27:43 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Fri Jun  9 09:27:43 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri Jun  9 09:28:59 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AA63A
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AA63A
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri Jun  9 09:33:37 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Fri Jun  9 09:33:37 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8AA63A
open_run impl_2
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2444.648 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2444.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 2506.871 ; gain = 887.793
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: PROC_7_seg
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2516.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PROC_7_seg' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:47]
INFO: [Synth 8-3491] module 'NANO_PROC' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:34' bound to instance 'NANO_PROC_0' of component 'NANO_PROC' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:68]
INFO: [Synth 8-638] synthesizing module 'NANO_PROC' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:43]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_overflow' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:136]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_zero' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:143]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'ROM_0' of component 'ROM' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:152]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM' (3#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-3491] module 'ProgramCounter_Unit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:34' bound to instance 'Counter_0' of component 'ProgramCounter_Unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:158]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter_Unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:80]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3_0' of component 'RCA_3' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:86]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (6#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2Way_3Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:34' bound to instance 'MUX_2Way_3Bit_0' of component 'MUX_2Way_3Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:95]
INFO: [Synth 8-638] synthesizing module 'MUX_2Way_3Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2Way_3Bit' (7#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:42]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:35' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF0' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:61]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF1' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:68]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF2' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (8#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter_Unit' (9#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:44]
INFO: [Synth 8-3491] module 'RegisterBank_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:34' bound to instance 'RegisterBank_0' of component 'RegisterBank_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:169]
INFO: [Synth 8-638] synthesizing module 'RegisterBank_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clock_Register' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:34' bound to instance 'Slow_Clock_Register_0' of component 'Slow_Clock_Register' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock_Register' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock_Register' (10#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_to_8' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (11#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (12#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_0' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:43]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_0' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:59]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_1' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:66]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_2' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:73]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_3' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (13#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:43]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_1' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:100]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_2' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:108]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_3' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:116]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:124]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_5' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:132]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_6' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:140]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_7' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank_4bit' (14#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:45]
INFO: [Synth 8-3491] module 'MUX_2Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:34' bound to instance 'MUX_2_0' of component 'MUX_2Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:189]
INFO: [Synth 8-638] synthesizing module 'MUX_2Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2Way_4Bit' (15#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:42]
INFO: [Synth 8-3491] module 'ADD_SUB_unit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:35' bound to instance 'ADD_SUB_unit_0' of component 'ADD_SUB_unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:197]
INFO: [Synth 8-638] synthesizing module 'ADD_SUB_unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:34' bound to instance 'Mux_0' of component 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MUX_8Way_4Bit' (16#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:42]
INFO: [Synth 8-3491] module 'MUX_8Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:34' bound to instance 'Mux_1' of component 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:86]
INFO: [Synth 8-3491] module 'RCAS_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'RCAS' of component 'RCAS_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'RCAS_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'RCAS_4' (17#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ADD_SUB_unit' (18#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:47]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (19#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'NANO_PROC' (20#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:43]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:78]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (21#1) [C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PROC_7_seg' (22#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:47]
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2516.555 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2516.555 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2516.555 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2608.520 ; gain = 91.965
95 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-Basys3-210183A8AA63A" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AA63A
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
export_ip_user_files -of_objects  [get_files {{C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/TriStateBuffer.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/TriStateBuffer.vhd}}
file delete -force {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/TriStateBuffer.vhd}
export_ip_user_files -of_objects  [get_files {{C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/TriStateBufferBank.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/TriStateBufferBank.vhd}}
file delete -force {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/TriStateBufferBank.vhd}
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri Jun  9 09:43:27 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Fri Jun  9 09:43:27 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8AA63A
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8AA63A
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri Jun  9 09:54:12 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Fri Jun  9 09:54:12 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
[Fri Jun  9 10:00:34 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Fri Jun  9 10:00:34 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/PROC_7_seg.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A8A8DCA
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2608.520 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PROC_7_seg' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:47]
INFO: [Synth 8-3491] module 'NANO_PROC' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:34' bound to instance 'NANO_PROC_0' of component 'NANO_PROC' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:68]
INFO: [Synth 8-638] synthesizing module 'NANO_PROC' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:43]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:129]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_overflow' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:136]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (2#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_zero' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:143]
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:35' bound to instance 'ROM_0' of component 'ROM' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:152]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'ROM' (3#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/LUT_16_7.vhd:40]
INFO: [Synth 8-3491] module 'ProgramCounter_Unit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:34' bound to instance 'Counter_0' of component 'ProgramCounter_Unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:158]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter_Unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:44]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:80]
INFO: [Synth 8-3491] module 'RCA_3' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:34' bound to instance 'RCA_3_0' of component 'RCA_3' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:86]
INFO: [Synth 8-638] synthesizing module 'RCA_3' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:59]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:56]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'RCA_3' (6#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RCA_3.vhd:42]
INFO: [Synth 8-3491] module 'MUX_2Way_3Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:34' bound to instance 'MUX_2Way_3Bit_0' of component 'MUX_2Way_3Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:95]
INFO: [Synth 8-638] synthesizing module 'MUX_2Way_3Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2Way_3Bit' (7#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_3Bit.vhd:42]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:35' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:103]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF0' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:61]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF1' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:68]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF2' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (8#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Counter.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter_Unit' (9#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ProgramCounter_Unit.vhd:44]
INFO: [Synth 8-3491] module 'RegisterBank_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:34' bound to instance 'RegisterBank_0' of component 'RegisterBank_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:169]
INFO: [Synth 8-638] synthesizing module 'RegisterBank_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clock_Register' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:34' bound to instance 'Slow_Clock_Register_0' of component 'Slow_Clock_Register' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock_Register' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock_Register' (10#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Slow_Clock_Register.vhd:39]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder' of component 'Decoder_3_to_8' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (11#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (12#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_0' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:92]
INFO: [Synth 8-638] synthesizing module 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:43]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_0' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:59]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_1' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:66]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_2' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:73]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/D_FF.vhd:34' bound to instance 'FF_3' of component 'D_FF' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'Register_4bit' (13#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:43]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_1' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:100]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_2' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:108]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_3' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:116]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_4' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:124]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_5' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:132]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_6' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:140]
INFO: [Synth 8-3491] module 'Register_4bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Register_4bit.vhd:34' bound to instance 'Register_7' of component 'Register_4bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'RegisterBank_4bit' (14#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/RegisterBank_4bit.vhd:45]
INFO: [Synth 8-3491] module 'MUX_2Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:34' bound to instance 'MUX_2_0' of component 'MUX_2Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:189]
INFO: [Synth 8-638] synthesizing module 'MUX_2Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MUX_2Way_4Bit' (15#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_2Way_4Bit.vhd:42]
INFO: [Synth 8-3491] module 'ADD_SUB_unit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:35' bound to instance 'ADD_SUB_unit_0' of component 'ADD_SUB_unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:197]
INFO: [Synth 8-638] synthesizing module 'ADD_SUB_unit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:47]
INFO: [Synth 8-3491] module 'MUX_8Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:34' bound to instance 'Mux_0' of component 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:72]
INFO: [Synth 8-638] synthesizing module 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'MUX_8Way_4Bit' (16#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:42]
INFO: [Synth 8-3491] module 'MUX_8Way_4Bit' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/MUX_8Way_4Bit.vhd:34' bound to instance 'Mux_1' of component 'MUX_8Way_4Bit' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:86]
INFO: [Synth 8-3491] module 'RCAS_4' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:34' bound to instance 'RCAS' of component 'RCAS_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:100]
INFO: [Synth 8-638] synthesizing module 'RCAS_4' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:56]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:72]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'RCAS_4' (17#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/imports/new/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'ADD_SUB_unit' (18#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/ADD_SUB_unit.vhd:47]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (19#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/Instruction_Decorder.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'NANO_PROC' (20#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/NANO_PROC.vhd:43]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:35' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:78]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (21#1) [C:/Users/tisha/OneDrive/Desktop/Xilinx Vivado/Labs/Lab 7/Lab_7.srcs/sources_1/new/LUT_16_7.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PROC_7_seg' (22#1) [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/sources_1/new/PROC_7_seg.vhd:47]
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design PROC_7_seg has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2640.508 ; gain = 31.988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2640.508 ; gain = 31.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2640.508 ; gain = 31.988
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2736.312 ; gain = 127.793
reset_run synth_2
launch_runs impl_2 -jobs 4
[Fri Jun  9 10:07:21 2023] Launched synth_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/synth_2/runme.log
[Fri Jun  9 10:07:21 2023] Launched impl_2...
Run output will be captured here: C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.runs/impl_2/runme.log
close_design
open_run synth_2 -name synth_2
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticpg236-1L
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
Finished Parsing XDC File [C:/Users/tisha/OneDrive/Desktop/Final/Lab 9_10/Nano_Proc.srcs/constrs_1/imports/Labs/Basys3Labs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run impl_2
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2751.844 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2751.844 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  9 10:09:20 2023...
