00080000 A DRAM_BST_START
000806d8 T __postreloc_ram_start
000806d8 T start_post_relocate
000806e4 T emmc_load_bld
000806f0 t emmc_init_wait_reset_done
00080702 t emmc_init_wait_clock_stable
0008072a t emmc_init_setup_mmc_card
00080760 t emmc_test_poc
00080776 t emmc_test_hs_done
0008078a t emmc_bus_1bit
00080792 t emmc_bus_4bit
000807a2 t emmc_bus_8bit
000807b0 t emmc_setup_card_done
000807be t emmc_wait_clk_off
000807c4 t emmc_wait_clock_stable
000807d8 t emmc_boot
000807ee t emmc_boot_wait_dma_done
00080802 t sdmmc_command
00080808 t sdmmc_command_wait_complete
00080818 t emmc_read_sector
0008081a t emmc_read_sector_wait_cmdline_ready
00080824 t emmc_read_sector_wait_data_line_ready
00080842 t emmc_read_sector_wait_cmd_complete
00080856 t emmc_read_sector_wait_transfer_complete
0008086a t emmc_boot_fail
0008086c t RT_SD_CLOCK_CONTROL
000808c8 T __postreloc_ram_end
00090000 A DRAM_TO_BOOT
ffff0000 A BOOT_BST_START
ffff0004 t chipname
ffff000c t version
ffff0010 d dram_delay1_param
ffff0010 d dram_params_table
ffff0014 d dram_cfg_param
ffff0018 d dram_timing1_param
ffff001c d dram_timing2_param
ffff0020 d dram_timing3_param
ffff0024 d por_delay_param
ffff0028 d dram_mode_reg0_param
ffff0028 d modereg_reset_lpddr2_param
ffff002c d dram_mode_reg1_param
ffff0030 d dram_mode_reg2_param
ffff0034 d dram_mode_reg3_param
ffff0034 d reset_delay_lpddr2_param
ffff0038 d dram_self_ref_param
ffff003c d dram_dqs_sync
ffff0040 d dram_pad_term
ffff0044 d dram_zq_calibration
ffff0048 d dram_delay2_param
ffff004c d pll_ddr_ctrl_param
ffff0050 d pll_ddr_ctrl2_param
ffff0054 d pll_ddr_ctrl3_param
ffff0058 d dram_dll0_param
ffff005c d dram_dll1_param
ffff0060 d dram_dll2_param
ffff0064 d dram_dll3_param
ffff0068 d dram_ctrl_sel_0_param
ffff006c d dram_ctrl_sel_1_param
ffff0070 d dram_ctrl_sel_2_param
ffff0074 d dram_ctrl_sel_3_param
ffff0078 d dram_ctrl_sel_misc_param
ffff007c d dram_byte_map
ffff0080 d dram_dqs_sync_prertt
ffff0084 d dram_zq_calibration_prertt
ffff0088 d dram_delay3_param
ffff008c d dram_rsvd_space
ffff0090 d pll_program_delay
ffff0094 d dll_program_delay
ffff0098 d cg_ddr_init_param
ffff009c d cg_ddr_normal_param
ffff00a0 d dll_reset_delay
ffff00a4 D amboot_bld_ram_start
ffff00a8 D amboot_bld_media_start
ffff00ac D amboot_bld_media_size
ffff00b0 D nand_flash_timing0
ffff00b4 D nand_flash_timing1
ffff00b8 D nand_flash_timing2
ffff00bc D nand_flash_timing3
ffff00c0 D nand_flash_timing4
ffff00c4 D nand_flash_timing5
ffff00c8 D pll_core_ctrl_param
ffff00cc D pll_idsp_ctrl_param
ffff00d0 D pll_cortex_ctrl_param
ffff00d4 D pll_cortex_frac_param
ffff00d8 D scaler_misc
ffff00dc D mcu_notify_gpio
ffff00e0 d end_dram_table
ffff00e0 T memsetup
ffff00e0 D __table_end
ffff00e6 t self_refresh_check
ffff00ec t sr_check_mcu
ffff0116 t sr_check_mcu_exit
ffff0116 t sr_check_pwc
ffff014e t disconnect_dram_reset
ffff0168 t set_rct_pll
ffff0168 t sr_check_exit
ffff01be t setup_dram_dll
ffff02d2 t set_dram_mode
ffff02de t set_init_ctl
ffff0348 T rct_delay_proc
ffff034e t rct_timer_read
ffff0356 T loop_delay_proc
ffff035e T rct_pll_set_value
ffff0390 T start
ffff0458 t relocate
ffff0468 t relocate_2ndstage
ffff0484 t dram_arbiter_cfg
ffff04e4 t copy_loop
ffff04ee T bootstrap
ffff04fc T normal_boot
ffff050b T selfrefresh_with_mcu
ffff0524 T selfrefresh_with_pwc
ffff053d T resume_selfrefresh
ffff055b T selfrefresh_magic_dismatch
ffff05c8 T uart_init
ffff063c T uart_putstring
ffff0640 t L0
ffff064c t L1
ffff0660 t L2
ffff0670 T self_refresh_jump
ffff06b0 t sr_jump_exit
ffff06bc t magic_dismatch
ffff06d8 A __postreloc_start
ffff08c8 A __postreloc_end
