# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../TP2_ARQUI.srcs/sources_1/new/ALU.v" \
"../../../../TP2_ARQUI.srcs/sources_1/new/Baud_gen.v" \
"../../../../TP2_ARQUI.srcs/sources_1/new/Interface.v" \
"../../../../TP2_ARQUI.srcs/sources_1/new/RX.v" \
"../../../../TP2_ARQUI.srcs/sources_1/new/TX.v" \
"../../../../TP2_ARQUI.srcs/sim_1/new/Test_bench_rx.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
