#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri Feb 26 07:04:50 2021
# Process ID: 33500
# Current directory: C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.runs/synth_1
# Command line: vivado.exe -log Lab6_ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab6_ALU.tcl
# Log file: C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.runs/synth_1/Lab6_ALU.vds
# Journal file: C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Lab6_ALU.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 425.277 ; gain = 124.559
Command: synth_design -top Lab6_ALU -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32940 
WARNING: [Synth 8-2490] overwriting previous definition of module AND4 [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:49]
WARNING: [Synth 8-2490] overwriting previous definition of module OR4 [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:58]
WARNING: [Synth 8-2490] overwriting previous definition of module XOR4 [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:67]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 954.875 ; gain = 240.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab6_ALU' [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ADD4' [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'ADD4' (1#1) [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:40]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (2#1) [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:49]
INFO: [Synth 8-6157] synthesizing module 'OR4' [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'OR4' (3#1) [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:58]
INFO: [Synth 8-6157] synthesizing module 'XOR4' [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:67]
INFO: [Synth 8-6155] done synthesizing module 'XOR4' (4#1) [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:67]
INFO: [Synth 8-6157] synthesizing module 'MUX4bit_4to1' [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'MUX4bit_4to1' (5#1) [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'Lab6_ALU' (6#1) [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/sources_1/new/Lab6_ALU.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1001.602 ; gain = 287.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1001.602 ; gain = 287.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1001.602 ; gain = 287.336
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1001.602 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/constrs_1/new/Lab6_ALU.xdc]
Finished Parsing XDC File [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/constrs_1/new/Lab6_ALU.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.srcs/constrs_1/new/Lab6_ALU.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab6_ALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab6_ALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1066.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1066.148 ; gain = 351.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1066.148 ; gain = 351.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1066.148 ; gain = 351.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1066.148 ; gain = 351.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ADD4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
Module XOR4__mod 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module MUX4bit_4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 1066.148 ; gain = 351.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1097.508 ; gain = 383.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1097.508 ; gain = 383.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 1107.156 ; gain = 392.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1122.965 ; gain = 408.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1122.965 ; gain = 408.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1122.965 ; gain = 408.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1122.965 ; gain = 408.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1122.965 ; gain = 408.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1122.965 ; gain = 408.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     2|
|2     |LUT5 |     2|
|3     |LUT6 |     2|
|4     |IBUF |    10|
|5     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    20|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 1122.965 ; gain = 408.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:01:21 . Memory (MB): peak = 1122.965 ; gain = 344.152
Synthesis Optimization Complete : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 1122.965 ; gain = 408.699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.008 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1139.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 1139.770 ; gain = 714.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1139.770 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Randall_Jack/Desktop/Lab6_ALU/Lab6_ALU.runs/synth_1/Lab6_ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab6_ALU_utilization_synth.rpt -pb Lab6_ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 26 07:06:51 2021...
