
main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097ec  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  08009980  08009980  0000a980  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f88  08009f88  0000b1d8  2**0
                  CONTENTS
  4 .ARM          00000008  08009f88  08009f88  0000af88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009f90  08009f90  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009f90  08009f90  0000af90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009f94  08009f94  0000af94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  08009f98  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000b1d8  2**0
                  CONTENTS
 10 .bss          00000434  200001d8  200001d8  0000b1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000060c  2000060c  0000b1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000cbdc  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001c81  00000000  00000000  00017de4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d80  00000000  00000000  00019a68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a96  00000000  00000000  0001a7e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021a98  00000000  00000000  0001b27e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e7b8  00000000  00000000  0003cd16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cceeb  00000000  00000000  0004b4ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001183b9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004e28  00000000  00000000  001183fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000055  00000000  00000000  0011d224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009964 	.word	0x08009964

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	08009964 	.word	0x08009964

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a0 	b.w	8000fe0 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	460c      	mov	r4, r1
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d14e      	bne.n	8000dce <__udivmoddi4+0xaa>
 8000d30:	4694      	mov	ip, r2
 8000d32:	458c      	cmp	ip, r1
 8000d34:	4686      	mov	lr, r0
 8000d36:	fab2 f282 	clz	r2, r2
 8000d3a:	d962      	bls.n	8000e02 <__udivmoddi4+0xde>
 8000d3c:	b14a      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d3e:	f1c2 0320 	rsb	r3, r2, #32
 8000d42:	4091      	lsls	r1, r2
 8000d44:	fa20 f303 	lsr.w	r3, r0, r3
 8000d48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d4c:	4319      	orrs	r1, r3
 8000d4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d56:	fa1f f68c 	uxth.w	r6, ip
 8000d5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d62:	fb07 1114 	mls	r1, r7, r4, r1
 8000d66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d6a:	fb04 f106 	mul.w	r1, r4, r6
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x64>
 8000d72:	eb1c 0303 	adds.w	r3, ip, r3
 8000d76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000d7a:	f080 8112 	bcs.w	8000fa2 <__udivmoddi4+0x27e>
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	f240 810f 	bls.w	8000fa2 <__udivmoddi4+0x27e>
 8000d84:	3c02      	subs	r4, #2
 8000d86:	4463      	add	r3, ip
 8000d88:	1a59      	subs	r1, r3, r1
 8000d8a:	fa1f f38e 	uxth.w	r3, lr
 8000d8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d92:	fb07 1110 	mls	r1, r7, r0, r1
 8000d96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d9a:	fb00 f606 	mul.w	r6, r0, r6
 8000d9e:	429e      	cmp	r6, r3
 8000da0:	d90a      	bls.n	8000db8 <__udivmoddi4+0x94>
 8000da2:	eb1c 0303 	adds.w	r3, ip, r3
 8000da6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000daa:	f080 80fc 	bcs.w	8000fa6 <__udivmoddi4+0x282>
 8000dae:	429e      	cmp	r6, r3
 8000db0:	f240 80f9 	bls.w	8000fa6 <__udivmoddi4+0x282>
 8000db4:	4463      	add	r3, ip
 8000db6:	3802      	subs	r0, #2
 8000db8:	1b9b      	subs	r3, r3, r6
 8000dba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dbe:	2100      	movs	r1, #0
 8000dc0:	b11d      	cbz	r5, 8000dca <__udivmoddi4+0xa6>
 8000dc2:	40d3      	lsrs	r3, r2
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dce:	428b      	cmp	r3, r1
 8000dd0:	d905      	bls.n	8000dde <__udivmoddi4+0xba>
 8000dd2:	b10d      	cbz	r5, 8000dd8 <__udivmoddi4+0xb4>
 8000dd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd8:	2100      	movs	r1, #0
 8000dda:	4608      	mov	r0, r1
 8000ddc:	e7f5      	b.n	8000dca <__udivmoddi4+0xa6>
 8000dde:	fab3 f183 	clz	r1, r3
 8000de2:	2900      	cmp	r1, #0
 8000de4:	d146      	bne.n	8000e74 <__udivmoddi4+0x150>
 8000de6:	42a3      	cmp	r3, r4
 8000de8:	d302      	bcc.n	8000df0 <__udivmoddi4+0xcc>
 8000dea:	4290      	cmp	r0, r2
 8000dec:	f0c0 80f0 	bcc.w	8000fd0 <__udivmoddi4+0x2ac>
 8000df0:	1a86      	subs	r6, r0, r2
 8000df2:	eb64 0303 	sbc.w	r3, r4, r3
 8000df6:	2001      	movs	r0, #1
 8000df8:	2d00      	cmp	r5, #0
 8000dfa:	d0e6      	beq.n	8000dca <__udivmoddi4+0xa6>
 8000dfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000e00:	e7e3      	b.n	8000dca <__udivmoddi4+0xa6>
 8000e02:	2a00      	cmp	r2, #0
 8000e04:	f040 8090 	bne.w	8000f28 <__udivmoddi4+0x204>
 8000e08:	eba1 040c 	sub.w	r4, r1, ip
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	fa1f f78c 	uxth.w	r7, ip
 8000e14:	2101      	movs	r1, #1
 8000e16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e26:	fb07 f006 	mul.w	r0, r7, r6
 8000e2a:	4298      	cmp	r0, r3
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x11c>
 8000e2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x11a>
 8000e38:	4298      	cmp	r0, r3
 8000e3a:	f200 80cd 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e3e:	4626      	mov	r6, r4
 8000e40:	1a1c      	subs	r4, r3, r0
 8000e42:	fa1f f38e 	uxth.w	r3, lr
 8000e46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e52:	fb00 f707 	mul.w	r7, r0, r7
 8000e56:	429f      	cmp	r7, r3
 8000e58:	d908      	bls.n	8000e6c <__udivmoddi4+0x148>
 8000e5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e62:	d202      	bcs.n	8000e6a <__udivmoddi4+0x146>
 8000e64:	429f      	cmp	r7, r3
 8000e66:	f200 80b0 	bhi.w	8000fca <__udivmoddi4+0x2a6>
 8000e6a:	4620      	mov	r0, r4
 8000e6c:	1bdb      	subs	r3, r3, r7
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	e7a5      	b.n	8000dc0 <__udivmoddi4+0x9c>
 8000e74:	f1c1 0620 	rsb	r6, r1, #32
 8000e78:	408b      	lsls	r3, r1
 8000e7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7e:	431f      	orrs	r7, r3
 8000e80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000e84:	fa04 f301 	lsl.w	r3, r4, r1
 8000e88:	ea43 030c 	orr.w	r3, r3, ip
 8000e8c:	40f4      	lsrs	r4, r6
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	0c38      	lsrs	r0, r7, #16
 8000e94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000e98:	fbb4 fef0 	udiv	lr, r4, r0
 8000e9c:	fa1f fc87 	uxth.w	ip, r7
 8000ea0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ea4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ea8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eac:	45a1      	cmp	r9, r4
 8000eae:	fa02 f201 	lsl.w	r2, r2, r1
 8000eb2:	d90a      	bls.n	8000eca <__udivmoddi4+0x1a6>
 8000eb4:	193c      	adds	r4, r7, r4
 8000eb6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000eba:	f080 8084 	bcs.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ebe:	45a1      	cmp	r9, r4
 8000ec0:	f240 8081 	bls.w	8000fc6 <__udivmoddi4+0x2a2>
 8000ec4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ec8:	443c      	add	r4, r7
 8000eca:	eba4 0409 	sub.w	r4, r4, r9
 8000ece:	fa1f f983 	uxth.w	r9, r3
 8000ed2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000ed6:	fb00 4413 	mls	r4, r0, r3, r4
 8000eda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ede:	fb03 fc0c 	mul.w	ip, r3, ip
 8000ee2:	45a4      	cmp	ip, r4
 8000ee4:	d907      	bls.n	8000ef6 <__udivmoddi4+0x1d2>
 8000ee6:	193c      	adds	r4, r7, r4
 8000ee8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000eec:	d267      	bcs.n	8000fbe <__udivmoddi4+0x29a>
 8000eee:	45a4      	cmp	ip, r4
 8000ef0:	d965      	bls.n	8000fbe <__udivmoddi4+0x29a>
 8000ef2:	3b02      	subs	r3, #2
 8000ef4:	443c      	add	r4, r7
 8000ef6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000efa:	fba0 9302 	umull	r9, r3, r0, r2
 8000efe:	eba4 040c 	sub.w	r4, r4, ip
 8000f02:	429c      	cmp	r4, r3
 8000f04:	46ce      	mov	lr, r9
 8000f06:	469c      	mov	ip, r3
 8000f08:	d351      	bcc.n	8000fae <__udivmoddi4+0x28a>
 8000f0a:	d04e      	beq.n	8000faa <__udivmoddi4+0x286>
 8000f0c:	b155      	cbz	r5, 8000f24 <__udivmoddi4+0x200>
 8000f0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f12:	eb64 040c 	sbc.w	r4, r4, ip
 8000f16:	fa04 f606 	lsl.w	r6, r4, r6
 8000f1a:	40cb      	lsrs	r3, r1
 8000f1c:	431e      	orrs	r6, r3
 8000f1e:	40cc      	lsrs	r4, r1
 8000f20:	e9c5 6400 	strd	r6, r4, [r5]
 8000f24:	2100      	movs	r1, #0
 8000f26:	e750      	b.n	8000dca <__udivmoddi4+0xa6>
 8000f28:	f1c2 0320 	rsb	r3, r2, #32
 8000f2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f34:	fa24 f303 	lsr.w	r3, r4, r3
 8000f38:	4094      	lsls	r4, r2
 8000f3a:	430c      	orrs	r4, r1
 8000f3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f44:	fa1f f78c 	uxth.w	r7, ip
 8000f48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f50:	0c23      	lsrs	r3, r4, #16
 8000f52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f56:	fb00 f107 	mul.w	r1, r0, r7
 8000f5a:	4299      	cmp	r1, r3
 8000f5c:	d908      	bls.n	8000f70 <__udivmoddi4+0x24c>
 8000f5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000f62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000f66:	d22c      	bcs.n	8000fc2 <__udivmoddi4+0x29e>
 8000f68:	4299      	cmp	r1, r3
 8000f6a:	d92a      	bls.n	8000fc2 <__udivmoddi4+0x29e>
 8000f6c:	3802      	subs	r0, #2
 8000f6e:	4463      	add	r3, ip
 8000f70:	1a5b      	subs	r3, r3, r1
 8000f72:	b2a4      	uxth	r4, r4
 8000f74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000f78:	fb08 3311 	mls	r3, r8, r1, r3
 8000f7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000f80:	fb01 f307 	mul.w	r3, r1, r7
 8000f84:	42a3      	cmp	r3, r4
 8000f86:	d908      	bls.n	8000f9a <__udivmoddi4+0x276>
 8000f88:	eb1c 0404 	adds.w	r4, ip, r4
 8000f8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000f90:	d213      	bcs.n	8000fba <__udivmoddi4+0x296>
 8000f92:	42a3      	cmp	r3, r4
 8000f94:	d911      	bls.n	8000fba <__udivmoddi4+0x296>
 8000f96:	3902      	subs	r1, #2
 8000f98:	4464      	add	r4, ip
 8000f9a:	1ae4      	subs	r4, r4, r3
 8000f9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fa0:	e739      	b.n	8000e16 <__udivmoddi4+0xf2>
 8000fa2:	4604      	mov	r4, r0
 8000fa4:	e6f0      	b.n	8000d88 <__udivmoddi4+0x64>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e706      	b.n	8000db8 <__udivmoddi4+0x94>
 8000faa:	45c8      	cmp	r8, r9
 8000fac:	d2ae      	bcs.n	8000f0c <__udivmoddi4+0x1e8>
 8000fae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000fb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000fb6:	3801      	subs	r0, #1
 8000fb8:	e7a8      	b.n	8000f0c <__udivmoddi4+0x1e8>
 8000fba:	4631      	mov	r1, r6
 8000fbc:	e7ed      	b.n	8000f9a <__udivmoddi4+0x276>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	e799      	b.n	8000ef6 <__udivmoddi4+0x1d2>
 8000fc2:	4630      	mov	r0, r6
 8000fc4:	e7d4      	b.n	8000f70 <__udivmoddi4+0x24c>
 8000fc6:	46d6      	mov	lr, sl
 8000fc8:	e77f      	b.n	8000eca <__udivmoddi4+0x1a6>
 8000fca:	4463      	add	r3, ip
 8000fcc:	3802      	subs	r0, #2
 8000fce:	e74d      	b.n	8000e6c <__udivmoddi4+0x148>
 8000fd0:	4606      	mov	r6, r0
 8000fd2:	4623      	mov	r3, r4
 8000fd4:	4608      	mov	r0, r1
 8000fd6:	e70f      	b.n	8000df8 <__udivmoddi4+0xd4>
 8000fd8:	3e02      	subs	r6, #2
 8000fda:	4463      	add	r3, ip
 8000fdc:	e730      	b.n	8000e40 <__udivmoddi4+0x11c>
 8000fde:	bf00      	nop

08000fe0 <__aeabi_idiv0>:
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000fec:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000ff0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8000ff4:	f003 0301 	and.w	r3, r3, #1
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d013      	beq.n	8001024 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000ffc:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001000:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001004:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001008:	2b00      	cmp	r3, #0
 800100a:	d00b      	beq.n	8001024 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 800100c:	e000      	b.n	8001010 <ITM_SendChar+0x2c>
    {
      __NOP();
 800100e:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001010:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	2b00      	cmp	r3, #0
 8001018:	d0f9      	beq.n	800100e <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800101a:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800101e:	687a      	ldr	r2, [r7, #4]
 8001020:	b2d2      	uxtb	r2, r2
 8001022:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001024:	687b      	ldr	r3, [r7, #4]
}
 8001026:	4618      	mov	r0, r3
 8001028:	370c      	adds	r7, #12
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr
	...

08001034 <UART_SendString>:
		char temp = str[j];
		str[j] = str[k];
		str[k] = temp;
	}
}
void UART_SendString(char *str) {
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f7ff f917 	bl	8000270 <strlen>
 8001042:	4603      	mov	r3, r0
 8001044:	b29a      	uxth	r2, r3
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
 800104a:	6879      	ldr	r1, [r7, #4]
 800104c:	4803      	ldr	r0, [pc, #12]	@ (800105c <UART_SendString+0x28>)
 800104e:	f003 fccf 	bl	80049f0 <HAL_UART_Transmit>
}
 8001052:	bf00      	nop
 8001054:	3708      	adds	r7, #8
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}
 800105a:	bf00      	nop
 800105c:	20000434 	.word	0x20000434

08001060 <Encoder_Init>:
	HAL_UART_Receive(&huart2, (uint8_t*) buffer, size - 1, HAL_MAX_DELAY);

	// Optionally, you can replace the last character with a null terminator if a newline is received
	buffer[size - 1] = '\0'; // Ensure null termination
}
void Encoder_Init(void) {
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); // Khởi động Timer 1 ở chế độ Encoder
 8001064:	213c      	movs	r1, #60	@ 0x3c
 8001066:	4808      	ldr	r0, [pc, #32]	@ (8001088 <Encoder_Init+0x28>)
 8001068:	f002 fec2 	bl	8003df0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Khởi động Timer 3 ở chế độ Encoder
 800106c:	213c      	movs	r1, #60	@ 0x3c
 800106e:	4807      	ldr	r0, [pc, #28]	@ (800108c <Encoder_Init+0x2c>)
 8001070:	f002 febe 	bl	8003df0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL); // Khởi động Timer 5 ở chế độ Encoder
 8001074:	213c      	movs	r1, #60	@ 0x3c
 8001076:	4806      	ldr	r0, [pc, #24]	@ (8001090 <Encoder_Init+0x30>)
 8001078:	f002 feba 	bl	8003df0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL); // Khởi động Timer 8 ở chế độ Encoder
 800107c:	213c      	movs	r1, #60	@ 0x3c
 800107e:	4805      	ldr	r0, [pc, #20]	@ (8001094 <Encoder_Init+0x34>)
 8001080:	f002 feb6 	bl	8003df0 <HAL_TIM_Encoder_Start>
}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}
 8001088:	200001f4 	.word	0x200001f4
 800108c:	20000284 	.word	0x20000284
 8001090:	20000314 	.word	0x20000314
 8001094:	2000035c 	.word	0x2000035c

08001098 <Read_Encoder1>:
int16_t Read_Encoder1(void) {
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim1);  // �?�?c giá trị bộ đếm của encoder
 800109c:	4b04      	ldr	r3, [pc, #16]	@ (80010b0 <Read_Encoder1+0x18>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a2:	b21b      	sxth	r3, r3
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	200001f4 	.word	0x200001f4

080010b4 <Reset_Encoder1>:
void Reset_Encoder1(void) {
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim1, 0);  // �?ặt lại giá trị bộ đếm v�? 0
 80010b8:	4b04      	ldr	r3, [pc, #16]	@ (80010cc <Reset_Encoder1+0x18>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2200      	movs	r2, #0
 80010be:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80010c0:	bf00      	nop
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	200001f4 	.word	0x200001f4

080010d0 <Read_Encoder2>:
int16_t Read_Encoder2(void) {
 80010d0:	b480      	push	{r7}
 80010d2:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim3);  // �?�?c giá trị bộ đếm của encoder
 80010d4:	4b04      	ldr	r3, [pc, #16]	@ (80010e8 <Read_Encoder2+0x18>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010da:	b21b      	sxth	r3, r3
}
 80010dc:	4618      	mov	r0, r3
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	20000284 	.word	0x20000284

080010ec <Reset_Encoder2>:
void Reset_Encoder2(void) {
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim3, 0);  // �?ặt lại giá trị bộ đếm v�? 0
 80010f0:	4b04      	ldr	r3, [pc, #16]	@ (8001104 <Reset_Encoder2+0x18>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2200      	movs	r2, #0
 80010f6:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	20000284 	.word	0x20000284

08001108 <Read_Encoder3>:
int16_t Read_Encoder3(void) {
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim5);  // �?�?c giá trị bộ đếm của encoder
 800110c:	4b04      	ldr	r3, [pc, #16]	@ (8001120 <Read_Encoder3+0x18>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001112:	b21b      	sxth	r3, r3
}
 8001114:	4618      	mov	r0, r3
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20000314 	.word	0x20000314

08001124 <Reset_Encoder3>:
void Reset_Encoder3(void) {
 8001124:	b480      	push	{r7}
 8001126:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim5, 0);  // �?ặt lại giá trị bộ đếm v�? 0
 8001128:	4b04      	ldr	r3, [pc, #16]	@ (800113c <Reset_Encoder3+0x18>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2200      	movs	r2, #0
 800112e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	20000314 	.word	0x20000314

08001140 <Read_Encoder4>:
int16_t Read_Encoder4(void) {
 8001140:	b480      	push	{r7}
 8001142:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim8);  // �?�?c giá trị bộ đếm của encoder
 8001144:	4b04      	ldr	r3, [pc, #16]	@ (8001158 <Read_Encoder4+0x18>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800114a:	b21b      	sxth	r3, r3
}
 800114c:	4618      	mov	r0, r3
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	2000035c 	.word	0x2000035c

0800115c <Reset_Encoder4>:
void Reset_Encoder4(void) {
 800115c:	b480      	push	{r7}
 800115e:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COUNTER(&htim8, 0);  // �?ặt lại giá trị bộ đếm v�? 0
 8001160:	4b04      	ldr	r3, [pc, #16]	@ (8001174 <Reset_Encoder4+0x18>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	2200      	movs	r2, #0
 8001166:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001168:	bf00      	nop
 800116a:	46bd      	mov	sp, r7
 800116c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001170:	4770      	bx	lr
 8001172:	bf00      	nop
 8001174:	2000035c 	.word	0x2000035c

08001178 <readEncoder>:
void readEncoder(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0
	positionMotor1 = Read_Encoder1();
 800117c:	f7ff ff8c 	bl	8001098 <Read_Encoder1>
 8001180:	4603      	mov	r3, r0
 8001182:	461a      	mov	r2, r3
 8001184:	4b0c      	ldr	r3, [pc, #48]	@ (80011b8 <readEncoder+0x40>)
 8001186:	801a      	strh	r2, [r3, #0]
	positionMotor2 = Read_Encoder2();
 8001188:	f7ff ffa2 	bl	80010d0 <Read_Encoder2>
 800118c:	4603      	mov	r3, r0
 800118e:	461a      	mov	r2, r3
 8001190:	4b0a      	ldr	r3, [pc, #40]	@ (80011bc <readEncoder+0x44>)
 8001192:	801a      	strh	r2, [r3, #0]
	positionMotor3 = Read_Encoder3();
 8001194:	f7ff ffb8 	bl	8001108 <Read_Encoder3>
 8001198:	4603      	mov	r3, r0
 800119a:	461a      	mov	r2, r3
 800119c:	4b08      	ldr	r3, [pc, #32]	@ (80011c0 <readEncoder+0x48>)
 800119e:	801a      	strh	r2, [r3, #0]
	positionMotor4 = Read_Encoder4();
 80011a0:	f7ff ffce 	bl	8001140 <Read_Encoder4>
 80011a4:	4603      	mov	r3, r0
 80011a6:	461a      	mov	r2, r3
 80011a8:	4b06      	ldr	r3, [pc, #24]	@ (80011c4 <readEncoder+0x4c>)
 80011aa:	801a      	strh	r2, [r3, #0]
	HAL_Delay(100);
 80011ac:	2064      	movs	r0, #100	@ 0x64
 80011ae:	f001 fd0b 	bl	8002bc8 <HAL_Delay>
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	2000047c 	.word	0x2000047c
 80011bc:	2000047e 	.word	0x2000047e
 80011c0:	20000480 	.word	0x20000480
 80011c4:	20000482 	.word	0x20000482

080011c8 <sendDataEncoder>:
//	printf("Encoder 2 : %i\n", positionMotor2);
//	printf("Encoder 3 : %i\n", positionMotor3);
//	printf("Encoder 4 : %i\n", positionMotor4);
//	HAL_Delay(100);
//}
void sendDataEncoder(void) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	sprintf(PM1, "EM1: %i\r\n", positionMotor1);
 80011cc:	4b28      	ldr	r3, [pc, #160]	@ (8001270 <sendDataEncoder+0xa8>)
 80011ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d2:	461a      	mov	r2, r3
 80011d4:	4927      	ldr	r1, [pc, #156]	@ (8001274 <sendDataEncoder+0xac>)
 80011d6:	4828      	ldr	r0, [pc, #160]	@ (8001278 <sendDataEncoder+0xb0>)
 80011d8:	f004 ff8a 	bl	80060f0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) PM1, strlen(PM1), HAL_MAX_DELAY);
 80011dc:	4826      	ldr	r0, [pc, #152]	@ (8001278 <sendDataEncoder+0xb0>)
 80011de:	f7ff f847 	bl	8000270 <strlen>
 80011e2:	4603      	mov	r3, r0
 80011e4:	b29a      	uxth	r2, r3
 80011e6:	f04f 33ff 	mov.w	r3, #4294967295
 80011ea:	4923      	ldr	r1, [pc, #140]	@ (8001278 <sendDataEncoder+0xb0>)
 80011ec:	4823      	ldr	r0, [pc, #140]	@ (800127c <sendDataEncoder+0xb4>)
 80011ee:	f003 fbff 	bl	80049f0 <HAL_UART_Transmit>
	sprintf(PM2, "EM2: %i\r\n", positionMotor2);
 80011f2:	4b23      	ldr	r3, [pc, #140]	@ (8001280 <sendDataEncoder+0xb8>)
 80011f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011f8:	461a      	mov	r2, r3
 80011fa:	4922      	ldr	r1, [pc, #136]	@ (8001284 <sendDataEncoder+0xbc>)
 80011fc:	4822      	ldr	r0, [pc, #136]	@ (8001288 <sendDataEncoder+0xc0>)
 80011fe:	f004 ff77 	bl	80060f0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) PM2, strlen(PM2), HAL_MAX_DELAY);
 8001202:	4821      	ldr	r0, [pc, #132]	@ (8001288 <sendDataEncoder+0xc0>)
 8001204:	f7ff f834 	bl	8000270 <strlen>
 8001208:	4603      	mov	r3, r0
 800120a:	b29a      	uxth	r2, r3
 800120c:	f04f 33ff 	mov.w	r3, #4294967295
 8001210:	491d      	ldr	r1, [pc, #116]	@ (8001288 <sendDataEncoder+0xc0>)
 8001212:	481a      	ldr	r0, [pc, #104]	@ (800127c <sendDataEncoder+0xb4>)
 8001214:	f003 fbec 	bl	80049f0 <HAL_UART_Transmit>
	sprintf(PM3, "EM3: %i\r\n", positionMotor3);
 8001218:	4b1c      	ldr	r3, [pc, #112]	@ (800128c <sendDataEncoder+0xc4>)
 800121a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800121e:	461a      	mov	r2, r3
 8001220:	491b      	ldr	r1, [pc, #108]	@ (8001290 <sendDataEncoder+0xc8>)
 8001222:	481c      	ldr	r0, [pc, #112]	@ (8001294 <sendDataEncoder+0xcc>)
 8001224:	f004 ff64 	bl	80060f0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) PM3, strlen(PM3), HAL_MAX_DELAY);
 8001228:	481a      	ldr	r0, [pc, #104]	@ (8001294 <sendDataEncoder+0xcc>)
 800122a:	f7ff f821 	bl	8000270 <strlen>
 800122e:	4603      	mov	r3, r0
 8001230:	b29a      	uxth	r2, r3
 8001232:	f04f 33ff 	mov.w	r3, #4294967295
 8001236:	4917      	ldr	r1, [pc, #92]	@ (8001294 <sendDataEncoder+0xcc>)
 8001238:	4810      	ldr	r0, [pc, #64]	@ (800127c <sendDataEncoder+0xb4>)
 800123a:	f003 fbd9 	bl	80049f0 <HAL_UART_Transmit>
	sprintf(PM4, "EM4: %i\r\n", positionMotor4);
 800123e:	4b16      	ldr	r3, [pc, #88]	@ (8001298 <sendDataEncoder+0xd0>)
 8001240:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001244:	461a      	mov	r2, r3
 8001246:	4915      	ldr	r1, [pc, #84]	@ (800129c <sendDataEncoder+0xd4>)
 8001248:	4815      	ldr	r0, [pc, #84]	@ (80012a0 <sendDataEncoder+0xd8>)
 800124a:	f004 ff51 	bl	80060f0 <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*) PM4, strlen(PM4), HAL_MAX_DELAY);
 800124e:	4814      	ldr	r0, [pc, #80]	@ (80012a0 <sendDataEncoder+0xd8>)
 8001250:	f7ff f80e 	bl	8000270 <strlen>
 8001254:	4603      	mov	r3, r0
 8001256:	b29a      	uxth	r2, r3
 8001258:	f04f 33ff 	mov.w	r3, #4294967295
 800125c:	4910      	ldr	r1, [pc, #64]	@ (80012a0 <sendDataEncoder+0xd8>)
 800125e:	4807      	ldr	r0, [pc, #28]	@ (800127c <sendDataEncoder+0xb4>)
 8001260:	f003 fbc6 	bl	80049f0 <HAL_UART_Transmit>
	HAL_Delay(1000); // Delay for 1 second
 8001264:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001268:	f001 fcae 	bl	8002bc8 <HAL_Delay>
}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}
 8001270:	2000047c 	.word	0x2000047c
 8001274:	08009990 	.word	0x08009990
 8001278:	20000484 	.word	0x20000484
 800127c:	20000434 	.word	0x20000434
 8001280:	2000047e 	.word	0x2000047e
 8001284:	0800999c 	.word	0x0800999c
 8001288:	20000490 	.word	0x20000490
 800128c:	20000480 	.word	0x20000480
 8001290:	080099a8 	.word	0x080099a8
 8001294:	2000049c 	.word	0x2000049c
 8001298:	20000482 	.word	0x20000482
 800129c:	080099b4 	.word	0x080099b4
 80012a0:	200004a8 	.word	0x200004a8

080012a4 <sendDataStatus>:
int messageIndex = 0;
void sendDataStatus(uint8_t status) {
 80012a4:	b5b0      	push	{r4, r5, r7, lr}
 80012a6:	b092      	sub	sp, #72	@ 0x48
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]
	const char *messages[] = { "Stop\r\n", "Forward\r\n", "Backward\r\n",
 80012ae:	4b50      	ldr	r3, [pc, #320]	@ (80013f0 <sendDataStatus+0x14c>)
 80012b0:	f107 040c 	add.w	r4, r7, #12
 80012b4:	461d      	mov	r5, r3
 80012b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012c2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012c6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
								"Pivot right forward\r\n","Pivot right backward\r\n",
								"Pivot left forward\r\n", "Pivot left backward\r\n",
								"Pivot sideway front right\r\n", "Pivot sideway front left",
								"Pivot sideway rear right\r\n", "Pivot sideway rear left\r\n",
								"Rotate Clockwise\r\n", "Rotate CounterClockwise\r\n" };
	if (status == '0') {
 80012ca:	79fb      	ldrb	r3, [r7, #7]
 80012cc:	2b30      	cmp	r3, #48	@ 0x30
 80012ce:	d103      	bne.n	80012d8 <sendDataStatus+0x34>
		messageIndex = 0;
 80012d0:	4b48      	ldr	r3, [pc, #288]	@ (80013f4 <sendDataStatus+0x150>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	e07c      	b.n	80013d2 <sendDataStatus+0x12e>
	} else if (status == '1') {
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	2b31      	cmp	r3, #49	@ 0x31
 80012dc:	d103      	bne.n	80012e6 <sendDataStatus+0x42>
		messageIndex = 1;
 80012de:	4b45      	ldr	r3, [pc, #276]	@ (80013f4 <sendDataStatus+0x150>)
 80012e0:	2201      	movs	r2, #1
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	e075      	b.n	80013d2 <sendDataStatus+0x12e>
	} else if (status == '2') {
 80012e6:	79fb      	ldrb	r3, [r7, #7]
 80012e8:	2b32      	cmp	r3, #50	@ 0x32
 80012ea:	d103      	bne.n	80012f4 <sendDataStatus+0x50>
		messageIndex = 2;
 80012ec:	4b41      	ldr	r3, [pc, #260]	@ (80013f4 <sendDataStatus+0x150>)
 80012ee:	2202      	movs	r2, #2
 80012f0:	601a      	str	r2, [r3, #0]
 80012f2:	e06e      	b.n	80013d2 <sendDataStatus+0x12e>
	} else if (status == '3') {
 80012f4:	79fb      	ldrb	r3, [r7, #7]
 80012f6:	2b33      	cmp	r3, #51	@ 0x33
 80012f8:	d103      	bne.n	8001302 <sendDataStatus+0x5e>
		messageIndex = 3;
 80012fa:	4b3e      	ldr	r3, [pc, #248]	@ (80013f4 <sendDataStatus+0x150>)
 80012fc:	2203      	movs	r2, #3
 80012fe:	601a      	str	r2, [r3, #0]
 8001300:	e067      	b.n	80013d2 <sendDataStatus+0x12e>
	} else if (status == '4') {
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	2b34      	cmp	r3, #52	@ 0x34
 8001306:	d103      	bne.n	8001310 <sendDataStatus+0x6c>
		messageIndex = 4;
 8001308:	4b3a      	ldr	r3, [pc, #232]	@ (80013f4 <sendDataStatus+0x150>)
 800130a:	2204      	movs	r2, #4
 800130c:	601a      	str	r2, [r3, #0]
 800130e:	e060      	b.n	80013d2 <sendDataStatus+0x12e>
	} else if (status == '5') {
 8001310:	79fb      	ldrb	r3, [r7, #7]
 8001312:	2b35      	cmp	r3, #53	@ 0x35
 8001314:	d103      	bne.n	800131e <sendDataStatus+0x7a>
		messageIndex = 0;
 8001316:	4b37      	ldr	r3, [pc, #220]	@ (80013f4 <sendDataStatus+0x150>)
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	e059      	b.n	80013d2 <sendDataStatus+0x12e>
	}
	else if (status == '6') {
 800131e:	79fb      	ldrb	r3, [r7, #7]
 8001320:	2b36      	cmp	r3, #54	@ 0x36
 8001322:	d103      	bne.n	800132c <sendDataStatus+0x88>
			messageIndex = 0;
 8001324:	4b33      	ldr	r3, [pc, #204]	@ (80013f4 <sendDataStatus+0x150>)
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	e052      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == '7') {
 800132c:	79fb      	ldrb	r3, [r7, #7]
 800132e:	2b37      	cmp	r3, #55	@ 0x37
 8001330:	d103      	bne.n	800133a <sendDataStatus+0x96>
			messageIndex = 0;
 8001332:	4b30      	ldr	r3, [pc, #192]	@ (80013f4 <sendDataStatus+0x150>)
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]
 8001338:	e04b      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == '8') {
 800133a:	79fb      	ldrb	r3, [r7, #7]
 800133c:	2b38      	cmp	r3, #56	@ 0x38
 800133e:	d103      	bne.n	8001348 <sendDataStatus+0xa4>
			messageIndex = 0;
 8001340:	4b2c      	ldr	r3, [pc, #176]	@ (80013f4 <sendDataStatus+0x150>)
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	e044      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == '9') {
 8001348:	79fb      	ldrb	r3, [r7, #7]
 800134a:	2b39      	cmp	r3, #57	@ 0x39
 800134c:	d103      	bne.n	8001356 <sendDataStatus+0xb2>
			messageIndex = 5;
 800134e:	4b29      	ldr	r3, [pc, #164]	@ (80013f4 <sendDataStatus+0x150>)
 8001350:	2205      	movs	r2, #5
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	e03d      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == 'A') {
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	2b41      	cmp	r3, #65	@ 0x41
 800135a:	d103      	bne.n	8001364 <sendDataStatus+0xc0>
			messageIndex = 6;
 800135c:	4b25      	ldr	r3, [pc, #148]	@ (80013f4 <sendDataStatus+0x150>)
 800135e:	2206      	movs	r2, #6
 8001360:	601a      	str	r2, [r3, #0]
 8001362:	e036      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == 'B') {
 8001364:	79fb      	ldrb	r3, [r7, #7]
 8001366:	2b42      	cmp	r3, #66	@ 0x42
 8001368:	d103      	bne.n	8001372 <sendDataStatus+0xce>
			messageIndex = 7;
 800136a:	4b22      	ldr	r3, [pc, #136]	@ (80013f4 <sendDataStatus+0x150>)
 800136c:	2207      	movs	r2, #7
 800136e:	601a      	str	r2, [r3, #0]
 8001370:	e02f      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == 'C') {
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	2b43      	cmp	r3, #67	@ 0x43
 8001376:	d103      	bne.n	8001380 <sendDataStatus+0xdc>
			messageIndex = 8;
 8001378:	4b1e      	ldr	r3, [pc, #120]	@ (80013f4 <sendDataStatus+0x150>)
 800137a:	2208      	movs	r2, #8
 800137c:	601a      	str	r2, [r3, #0]
 800137e:	e028      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == 'D') {
 8001380:	79fb      	ldrb	r3, [r7, #7]
 8001382:	2b44      	cmp	r3, #68	@ 0x44
 8001384:	d103      	bne.n	800138e <sendDataStatus+0xea>
			messageIndex = 9;
 8001386:	4b1b      	ldr	r3, [pc, #108]	@ (80013f4 <sendDataStatus+0x150>)
 8001388:	2209      	movs	r2, #9
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	e021      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == 'E') {
 800138e:	79fb      	ldrb	r3, [r7, #7]
 8001390:	2b45      	cmp	r3, #69	@ 0x45
 8001392:	d103      	bne.n	800139c <sendDataStatus+0xf8>
			messageIndex = 10;
 8001394:	4b17      	ldr	r3, [pc, #92]	@ (80013f4 <sendDataStatus+0x150>)
 8001396:	220a      	movs	r2, #10
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	e01a      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == 'F') {
 800139c:	79fb      	ldrb	r3, [r7, #7]
 800139e:	2b46      	cmp	r3, #70	@ 0x46
 80013a0:	d103      	bne.n	80013aa <sendDataStatus+0x106>
			messageIndex = 11;
 80013a2:	4b14      	ldr	r3, [pc, #80]	@ (80013f4 <sendDataStatus+0x150>)
 80013a4:	220b      	movs	r2, #11
 80013a6:	601a      	str	r2, [r3, #0]
 80013a8:	e013      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == 'G') {
 80013aa:	79fb      	ldrb	r3, [r7, #7]
 80013ac:	2b47      	cmp	r3, #71	@ 0x47
 80013ae:	d103      	bne.n	80013b8 <sendDataStatus+0x114>
			messageIndex = 12;
 80013b0:	4b10      	ldr	r3, [pc, #64]	@ (80013f4 <sendDataStatus+0x150>)
 80013b2:	220c      	movs	r2, #12
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	e00c      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == 'H') {
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	2b48      	cmp	r3, #72	@ 0x48
 80013bc:	d103      	bne.n	80013c6 <sendDataStatus+0x122>
			messageIndex = 13;
 80013be:	4b0d      	ldr	r3, [pc, #52]	@ (80013f4 <sendDataStatus+0x150>)
 80013c0:	220d      	movs	r2, #13
 80013c2:	601a      	str	r2, [r3, #0]
 80013c4:	e005      	b.n	80013d2 <sendDataStatus+0x12e>
		}
	else if (status == 'I') {
 80013c6:	79fb      	ldrb	r3, [r7, #7]
 80013c8:	2b49      	cmp	r3, #73	@ 0x49
 80013ca:	d102      	bne.n	80013d2 <sendDataStatus+0x12e>
			messageIndex = 14;
 80013cc:	4b09      	ldr	r3, [pc, #36]	@ (80013f4 <sendDataStatus+0x150>)
 80013ce:	220e      	movs	r2, #14
 80013d0:	601a      	str	r2, [r3, #0]
		}

	UART_SendString((char*) messages[messageIndex]);
 80013d2:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <sendDataStatus+0x150>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	3348      	adds	r3, #72	@ 0x48
 80013da:	443b      	add	r3, r7
 80013dc:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fe27 	bl	8001034 <UART_SendString>

}
 80013e6:	bf00      	nop
 80013e8:	3748      	adds	r7, #72	@ 0x48
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bdb0      	pop	{r4, r5, r7, pc}
 80013ee:	bf00      	nop
 80013f0:	08009b04 	.word	0x08009b04
 80013f4:	200004b4 	.word	0x200004b4

080013f8 <Motor_Init>:
void Motor_Init(void) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	af00      	add	r7, sp, #0
	// Cấu hình chân PWM và các chân đi�?u khiển khác nếu cần thiết
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);  // Khởi động PWM1 cho RPWM
 80013fc:	2108      	movs	r1, #8
 80013fe:	4810      	ldr	r0, [pc, #64]	@ (8001440 <Motor_Init+0x48>)
 8001400:	f002 fb88 	bl	8003b14 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);  // Khởi động PWM2 cho LPWM
 8001404:	210c      	movs	r1, #12
 8001406:	480e      	ldr	r0, [pc, #56]	@ (8001440 <Motor_Init+0x48>)
 8001408:	f002 fb84 	bl	8003b14 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);  // Khởi động PWM3 cho RPWM
 800140c:	2108      	movs	r1, #8
 800140e:	480d      	ldr	r0, [pc, #52]	@ (8001444 <Motor_Init+0x4c>)
 8001410:	f002 fb80 	bl	8003b14 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);  // Khởi động PWM4 cho LPWM
 8001414:	210c      	movs	r1, #12
 8001416:	480b      	ldr	r0, [pc, #44]	@ (8001444 <Motor_Init+0x4c>)
 8001418:	f002 fb7c 	bl	8003b14 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);  // Khởi động PWM1 cho RPWM
 800141c:	2100      	movs	r1, #0
 800141e:	480a      	ldr	r0, [pc, #40]	@ (8001448 <Motor_Init+0x50>)
 8001420:	f002 fb78 	bl	8003b14 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);  // Khởi động PWM2 cho LPWM
 8001424:	2104      	movs	r1, #4
 8001426:	4808      	ldr	r0, [pc, #32]	@ (8001448 <Motor_Init+0x50>)
 8001428:	f002 fb74 	bl	8003b14 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);  // Khởi động PWM1 cho RPWM
 800142c:	2100      	movs	r1, #0
 800142e:	4807      	ldr	r0, [pc, #28]	@ (800144c <Motor_Init+0x54>)
 8001430:	f002 fb70 	bl	8003b14 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);  // Khởi động PWM2 cho LPWM
 8001434:	2104      	movs	r1, #4
 8001436:	4805      	ldr	r0, [pc, #20]	@ (800144c <Motor_Init+0x54>)
 8001438:	f002 fb6c 	bl	8003b14 <HAL_TIM_PWM_Start>
}
 800143c:	bf00      	nop
 800143e:	bd80      	pop	{r7, pc}
 8001440:	200002cc 	.word	0x200002cc
 8001444:	2000023c 	.word	0x2000023c
 8001448:	200003a4 	.word	0x200003a4
 800144c:	200003ec 	.word	0x200003ec

08001450 <Motor_Control1>:

// Quay thuận -> clockwise
// Quay ngược -> counter clockwise
void Motor_Control1(uint8_t direction, uint16_t speed) {
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	460a      	mov	r2, r1
 800145a:	71fb      	strb	r3, [r7, #7]
 800145c:	4613      	mov	r3, r2
 800145e:	80bb      	strh	r3, [r7, #4]
	// Giới hạn giá trị speed trong khoảng từ 0 đến 1000
	if (speed > 1000)
 8001460:	88bb      	ldrh	r3, [r7, #4]
 8001462:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001466:	d902      	bls.n	800146e <Motor_Control1+0x1e>
		speed = 1000;
 8001468:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800146c:	80bb      	strh	r3, [r7, #4]
	if (direction == 1) {  // Quay thuận
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	2b01      	cmp	r3, #1
 8001472:	d108      	bne.n	8001486 <Motor_Control1+0x36>
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, speed); // �?ặt PWM cho RPWM
 8001474:	4b11      	ldr	r3, [pc, #68]	@ (80014bc <Motor_Control1+0x6c>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	88ba      	ldrh	r2, [r7, #4]
 800147a:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);      // LPWM = 0
 800147c:	4b0f      	ldr	r3, [pc, #60]	@ (80014bc <Motor_Control1+0x6c>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2200      	movs	r2, #0
 8001482:	639a      	str	r2, [r3, #56]	@ 0x38
	} else {  // Dừng động cơ
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);      // RPWM = 0
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);      // LPWM = 0
	}

}
 8001484:	e013      	b.n	80014ae <Motor_Control1+0x5e>
	} else if (direction == 2) {  // Quay ngược
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	2b02      	cmp	r3, #2
 800148a:	d108      	bne.n	800149e <Motor_Control1+0x4e>
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);      // RPWM = 0
 800148c:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <Motor_Control1+0x6c>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2200      	movs	r2, #0
 8001492:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, speed); // �?ặt PWM cho LPWM
 8001494:	4b09      	ldr	r3, [pc, #36]	@ (80014bc <Motor_Control1+0x6c>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	88ba      	ldrh	r2, [r7, #4]
 800149a:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800149c:	e007      	b.n	80014ae <Motor_Control1+0x5e>
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_1, 0);      // RPWM = 0
 800149e:	4b07      	ldr	r3, [pc, #28]	@ (80014bc <Motor_Control1+0x6c>)
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	2200      	movs	r2, #0
 80014a4:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, 0);      // LPWM = 0
 80014a6:	4b05      	ldr	r3, [pc, #20]	@ (80014bc <Motor_Control1+0x6c>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	2200      	movs	r2, #0
 80014ac:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80014ae:	bf00      	nop
 80014b0:	370c      	adds	r7, #12
 80014b2:	46bd      	mov	sp, r7
 80014b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b8:	4770      	bx	lr
 80014ba:	bf00      	nop
 80014bc:	200003ec 	.word	0x200003ec

080014c0 <Motor_Control2>:
void Motor_Control2(uint8_t direction, uint16_t speed) {
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	460a      	mov	r2, r1
 80014ca:	71fb      	strb	r3, [r7, #7]
 80014cc:	4613      	mov	r3, r2
 80014ce:	80bb      	strh	r3, [r7, #4]
	// Giới hạn giá trị speed trong khoảng từ 0 đến 1000
	if (speed > 1000)
 80014d0:	88bb      	ldrh	r3, [r7, #4]
 80014d2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80014d6:	d902      	bls.n	80014de <Motor_Control2+0x1e>
		speed = 1000;
 80014d8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014dc:	80bb      	strh	r3, [r7, #4]
	if (direction == 1) {  // Quay thuận
 80014de:	79fb      	ldrb	r3, [r7, #7]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d108      	bne.n	80014f6 <Motor_Control2+0x36>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, speed); // �?ặt PWM cho RPWM
 80014e4:	4b11      	ldr	r3, [pc, #68]	@ (800152c <Motor_Control2+0x6c>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	88ba      	ldrh	r2, [r7, #4]
 80014ea:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);      // LPWM = 0
 80014ec:	4b0f      	ldr	r3, [pc, #60]	@ (800152c <Motor_Control2+0x6c>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2200      	movs	r2, #0
 80014f2:	641a      	str	r2, [r3, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, speed); // �?ặt PWM cho LPWM
	} else {  // Dừng động cơ
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);      // RPWM = 0
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);      // LPWM = 0
	}
}
 80014f4:	e013      	b.n	800151e <Motor_Control2+0x5e>
	} else if (direction == 2) {  // Quay ngược
 80014f6:	79fb      	ldrb	r3, [r7, #7]
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d108      	bne.n	800150e <Motor_Control2+0x4e>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);      // RPWM = 0
 80014fc:	4b0b      	ldr	r3, [pc, #44]	@ (800152c <Motor_Control2+0x6c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2200      	movs	r2, #0
 8001502:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, speed); // �?ặt PWM cho LPWM
 8001504:	4b09      	ldr	r3, [pc, #36]	@ (800152c <Motor_Control2+0x6c>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	88ba      	ldrh	r2, [r7, #4]
 800150a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800150c:	e007      	b.n	800151e <Motor_Control2+0x5e>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);      // RPWM = 0
 800150e:	4b07      	ldr	r3, [pc, #28]	@ (800152c <Motor_Control2+0x6c>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	2200      	movs	r2, #0
 8001514:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);      // LPWM = 0
 8001516:	4b05      	ldr	r3, [pc, #20]	@ (800152c <Motor_Control2+0x6c>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2200      	movs	r2, #0
 800151c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800151e:	bf00      	nop
 8001520:	370c      	adds	r7, #12
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	200002cc 	.word	0x200002cc

08001530 <Motor_Control3>:
void Motor_Control3(uint8_t direction, uint16_t speed) {
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	4603      	mov	r3, r0
 8001538:	460a      	mov	r2, r1
 800153a:	71fb      	strb	r3, [r7, #7]
 800153c:	4613      	mov	r3, r2
 800153e:	80bb      	strh	r3, [r7, #4]
	// Giới hạn giá trị speed trong khoảng từ 0 đến 1000
	if (speed > 1000)
 8001540:	88bb      	ldrh	r3, [r7, #4]
 8001542:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001546:	d902      	bls.n	800154e <Motor_Control3+0x1e>
		speed = 1000;
 8001548:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800154c:	80bb      	strh	r3, [r7, #4]
	if (direction == 1) {  // Quay thuận
 800154e:	79fb      	ldrb	r3, [r7, #7]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d108      	bne.n	8001566 <Motor_Control3+0x36>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, speed); // �?ặt PWM cho RPWM
 8001554:	4b11      	ldr	r3, [pc, #68]	@ (800159c <Motor_Control3+0x6c>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	88ba      	ldrh	r2, [r7, #4]
 800155a:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);      // LPWM = 0
 800155c:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <Motor_Control3+0x6c>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2200      	movs	r2, #0
 8001562:	641a      	str	r2, [r3, #64]	@ 0x40
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, speed); // �?ặt PWM cho LPWM
	} else {  // Dừng động cơ
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);      // RPWM = 0
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);      // LPWM = 0
	}
}
 8001564:	e013      	b.n	800158e <Motor_Control3+0x5e>
	} else if (direction == 2) {  // Quay ngược
 8001566:	79fb      	ldrb	r3, [r7, #7]
 8001568:	2b02      	cmp	r3, #2
 800156a:	d108      	bne.n	800157e <Motor_Control3+0x4e>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);      // RPWM = 0
 800156c:	4b0b      	ldr	r3, [pc, #44]	@ (800159c <Motor_Control3+0x6c>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	2200      	movs	r2, #0
 8001572:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, speed); // �?ặt PWM cho LPWM
 8001574:	4b09      	ldr	r3, [pc, #36]	@ (800159c <Motor_Control3+0x6c>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	88ba      	ldrh	r2, [r7, #4]
 800157a:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800157c:	e007      	b.n	800158e <Motor_Control3+0x5e>
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);      // RPWM = 0
 800157e:	4b07      	ldr	r3, [pc, #28]	@ (800159c <Motor_Control3+0x6c>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	2200      	movs	r2, #0
 8001584:	63da      	str	r2, [r3, #60]	@ 0x3c
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_4, 0);      // LPWM = 0
 8001586:	4b05      	ldr	r3, [pc, #20]	@ (800159c <Motor_Control3+0x6c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2200      	movs	r2, #0
 800158c:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800158e:	bf00      	nop
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	2000023c 	.word	0x2000023c

080015a0 <Motor_Control4>:
void Motor_Control4(uint8_t direction, uint16_t speed) {
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	4603      	mov	r3, r0
 80015a8:	460a      	mov	r2, r1
 80015aa:	71fb      	strb	r3, [r7, #7]
 80015ac:	4613      	mov	r3, r2
 80015ae:	80bb      	strh	r3, [r7, #4]
	// Giới hạn giá trị speed trong khoảng từ 0 đến 1000
	if (speed > 1000)
 80015b0:	88bb      	ldrh	r3, [r7, #4]
 80015b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80015b6:	d902      	bls.n	80015be <Motor_Control4+0x1e>
		speed = 1000;
 80015b8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80015bc:	80bb      	strh	r3, [r7, #4]
	if (direction == 1) {  // Quay thuận
 80015be:	79fb      	ldrb	r3, [r7, #7]
 80015c0:	2b01      	cmp	r3, #1
 80015c2:	d108      	bne.n	80015d6 <Motor_Control4+0x36>
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, speed); // �?ặt PWM cho RPWM
 80015c4:	4b11      	ldr	r3, [pc, #68]	@ (800160c <Motor_Control4+0x6c>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	88ba      	ldrh	r2, [r7, #4]
 80015ca:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // LPWM = 0
 80015cc:	4b0f      	ldr	r3, [pc, #60]	@ (800160c <Motor_Control4+0x6c>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	2200      	movs	r2, #0
 80015d2:	639a      	str	r2, [r3, #56]	@ 0x38
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, speed); // �?ặt PWM cho LPWM
	} else {  // Dừng động cơ
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);      // RPWM = 0
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // LPWM = 0
	}
}
 80015d4:	e013      	b.n	80015fe <Motor_Control4+0x5e>
	} else if (direction == 2) {  // Quay ngược
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	2b02      	cmp	r3, #2
 80015da:	d108      	bne.n	80015ee <Motor_Control4+0x4e>
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);      // RPWM = 0
 80015dc:	4b0b      	ldr	r3, [pc, #44]	@ (800160c <Motor_Control4+0x6c>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	2200      	movs	r2, #0
 80015e2:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, speed); // �?ặt PWM cho LPWM
 80015e4:	4b09      	ldr	r3, [pc, #36]	@ (800160c <Motor_Control4+0x6c>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	88ba      	ldrh	r2, [r7, #4]
 80015ea:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80015ec:	e007      	b.n	80015fe <Motor_Control4+0x5e>
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);      // RPWM = 0
 80015ee:	4b07      	ldr	r3, [pc, #28]	@ (800160c <Motor_Control4+0x6c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	2200      	movs	r2, #0
 80015f4:	635a      	str	r2, [r3, #52]	@ 0x34
		__HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);      // LPWM = 0
 80015f6:	4b05      	ldr	r3, [pc, #20]	@ (800160c <Motor_Control4+0x6c>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	2200      	movs	r2, #0
 80015fc:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	200003a4 	.word	0x200003a4

08001610 <standardMode>:

void standardMode(int Mode) {
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	//Foward
	if (Mode == 1) {
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2b01      	cmp	r3, #1
 800161c:	d113      	bne.n	8001646 <standardMode+0x36>
		Motor_Control1(2, 1000);
 800161e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001622:	2002      	movs	r0, #2
 8001624:	f7ff ff14 	bl	8001450 <Motor_Control1>
		Motor_Control2(1, 1000);
 8001628:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800162c:	2001      	movs	r0, #1
 800162e:	f7ff ff47 	bl	80014c0 <Motor_Control2>
		Motor_Control3(2, 1000);
 8001632:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001636:	2002      	movs	r0, #2
 8001638:	f7ff ff7a 	bl	8001530 <Motor_Control3>
		Motor_Control4(1, 1000);
 800163c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001640:	2001      	movs	r0, #1
 8001642:	f7ff ffad 	bl	80015a0 <Motor_Control4>
	}
	//Backward
	if (Mode == 2) {
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2b02      	cmp	r3, #2
 800164a:	d113      	bne.n	8001674 <standardMode+0x64>
		Motor_Control1(1, 1000);
 800164c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001650:	2001      	movs	r0, #1
 8001652:	f7ff fefd 	bl	8001450 <Motor_Control1>
		Motor_Control2(2, 1000);
 8001656:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800165a:	2002      	movs	r0, #2
 800165c:	f7ff ff30 	bl	80014c0 <Motor_Control2>
		Motor_Control3(1, 1000);
 8001660:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001664:	2001      	movs	r0, #1
 8001666:	f7ff ff63 	bl	8001530 <Motor_Control3>
		Motor_Control4(2, 1000);
 800166a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800166e:	2002      	movs	r0, #2
 8001670:	f7ff ff96 	bl	80015a0 <Motor_Control4>
	}
	//Sideways Right
	if (Mode == 3) {
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	2b03      	cmp	r3, #3
 8001678:	d113      	bne.n	80016a2 <standardMode+0x92>
		Motor_Control1(2, 1000);
 800167a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800167e:	2002      	movs	r0, #2
 8001680:	f7ff fee6 	bl	8001450 <Motor_Control1>
		Motor_Control2(2, 1000);
 8001684:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001688:	2002      	movs	r0, #2
 800168a:	f7ff ff19 	bl	80014c0 <Motor_Control2>
		Motor_Control3(1, 1000);
 800168e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001692:	2001      	movs	r0, #1
 8001694:	f7ff ff4c 	bl	8001530 <Motor_Control3>
		Motor_Control4(1, 1000);
 8001698:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800169c:	2001      	movs	r0, #1
 800169e:	f7ff ff7f 	bl	80015a0 <Motor_Control4>
	}
	//Sideways Left
	if (Mode == 4) {
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2b04      	cmp	r3, #4
 80016a6:	d113      	bne.n	80016d0 <standardMode+0xc0>
		Motor_Control1(1, 1000);
 80016a8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016ac:	2001      	movs	r0, #1
 80016ae:	f7ff fecf 	bl	8001450 <Motor_Control1>
		Motor_Control2(1, 1000);
 80016b2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016b6:	2001      	movs	r0, #1
 80016b8:	f7ff ff02 	bl	80014c0 <Motor_Control2>
		Motor_Control3(2, 1000);
 80016bc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016c0:	2002      	movs	r0, #2
 80016c2:	f7ff ff35 	bl	8001530 <Motor_Control3>
		Motor_Control4(2, 1000);
 80016c6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016ca:	2002      	movs	r0, #2
 80016cc:	f7ff ff68 	bl	80015a0 <Motor_Control4>
	}
}
 80016d0:	bf00      	nop
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <diagonalMode>:
void diagonalMode(int Mode) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	// Diagonal 45 degree
	if (Mode == 1) {
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d111      	bne.n	800170a <diagonalMode+0x32>
		Motor_Control1(2, 1000);
 80016e6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80016ea:	2002      	movs	r0, #2
 80016ec:	f7ff feb0 	bl	8001450 <Motor_Control1>
		Motor_Control2(0, 0);
 80016f0:	2100      	movs	r1, #0
 80016f2:	2000      	movs	r0, #0
 80016f4:	f7ff fee4 	bl	80014c0 <Motor_Control2>
		Motor_Control3(0, 0);
 80016f8:	2100      	movs	r1, #0
 80016fa:	2000      	movs	r0, #0
 80016fc:	f7ff ff18 	bl	8001530 <Motor_Control3>
		Motor_Control4(1, 1000);
 8001700:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001704:	2001      	movs	r0, #1
 8001706:	f7ff ff4b 	bl	80015a0 <Motor_Control4>
	}
	// Diagonal 135 degree
	if (Mode == 2) {
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2b02      	cmp	r3, #2
 800170e:	d111      	bne.n	8001734 <diagonalMode+0x5c>
		Motor_Control1(0, 0);
 8001710:	2100      	movs	r1, #0
 8001712:	2000      	movs	r0, #0
 8001714:	f7ff fe9c 	bl	8001450 <Motor_Control1>
		Motor_Control2(1, 1000);
 8001718:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800171c:	2001      	movs	r0, #1
 800171e:	f7ff fecf 	bl	80014c0 <Motor_Control2>
		Motor_Control3(2, 1000);
 8001722:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001726:	2002      	movs	r0, #2
 8001728:	f7ff ff02 	bl	8001530 <Motor_Control3>
		Motor_Control4(0, 0);
 800172c:	2100      	movs	r1, #0
 800172e:	2000      	movs	r0, #0
 8001730:	f7ff ff36 	bl	80015a0 <Motor_Control4>
	}
	// Diagonal 225 degree
	if (Mode == 3) {
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	2b03      	cmp	r3, #3
 8001738:	d111      	bne.n	800175e <diagonalMode+0x86>
		Motor_Control1(1, 1000);
 800173a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800173e:	2001      	movs	r0, #1
 8001740:	f7ff fe86 	bl	8001450 <Motor_Control1>
		Motor_Control2(0, 0);
 8001744:	2100      	movs	r1, #0
 8001746:	2000      	movs	r0, #0
 8001748:	f7ff feba 	bl	80014c0 <Motor_Control2>
		Motor_Control3(0, 0);
 800174c:	2100      	movs	r1, #0
 800174e:	2000      	movs	r0, #0
 8001750:	f7ff feee 	bl	8001530 <Motor_Control3>
		Motor_Control4(2, 1000);
 8001754:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001758:	2002      	movs	r0, #2
 800175a:	f7ff ff21 	bl	80015a0 <Motor_Control4>
	}
	// Diagonal 315 degree
	if (Mode == 4) {
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b04      	cmp	r3, #4
 8001762:	d111      	bne.n	8001788 <diagonalMode+0xb0>
		Motor_Control1(0, 0);
 8001764:	2100      	movs	r1, #0
 8001766:	2000      	movs	r0, #0
 8001768:	f7ff fe72 	bl	8001450 <Motor_Control1>
		Motor_Control2(2, 1000);
 800176c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001770:	2002      	movs	r0, #2
 8001772:	f7ff fea5 	bl	80014c0 <Motor_Control2>
		Motor_Control3(1, 1000);
 8001776:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800177a:	2001      	movs	r0, #1
 800177c:	f7ff fed8 	bl	8001530 <Motor_Control3>
		Motor_Control4(0, 0);
 8001780:	2100      	movs	r1, #0
 8001782:	2000      	movs	r0, #0
 8001784:	f7ff ff0c 	bl	80015a0 <Motor_Control4>
	}
}
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}

08001790 <pivotMode>:
void pivotMode(int Mode) {
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
	// Pivot right forward
	if (Mode == 1) {
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d111      	bne.n	80017c2 <pivotMode+0x32>
		Motor_Control1(2, 1000);
 800179e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80017a2:	2002      	movs	r0, #2
 80017a4:	f7ff fe54 	bl	8001450 <Motor_Control1>
		Motor_Control2(0, 0);
 80017a8:	2100      	movs	r1, #0
 80017aa:	2000      	movs	r0, #0
 80017ac:	f7ff fe88 	bl	80014c0 <Motor_Control2>
		Motor_Control3(2, 1000);
 80017b0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80017b4:	2002      	movs	r0, #2
 80017b6:	f7ff febb 	bl	8001530 <Motor_Control3>
		Motor_Control4(0, 0);
 80017ba:	2100      	movs	r1, #0
 80017bc:	2000      	movs	r0, #0
 80017be:	f7ff feef 	bl	80015a0 <Motor_Control4>
	}
	// Pivot right backward
	if (Mode == 2) {
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d111      	bne.n	80017ec <pivotMode+0x5c>
		Motor_Control1(1, 1000);
 80017c8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80017cc:	2001      	movs	r0, #1
 80017ce:	f7ff fe3f 	bl	8001450 <Motor_Control1>
		Motor_Control2(0, 0);
 80017d2:	2100      	movs	r1, #0
 80017d4:	2000      	movs	r0, #0
 80017d6:	f7ff fe73 	bl	80014c0 <Motor_Control2>
		Motor_Control3(1, 1000);
 80017da:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80017de:	2001      	movs	r0, #1
 80017e0:	f7ff fea6 	bl	8001530 <Motor_Control3>
		Motor_Control4(0, 0);
 80017e4:	2100      	movs	r1, #0
 80017e6:	2000      	movs	r0, #0
 80017e8:	f7ff feda 	bl	80015a0 <Motor_Control4>
	}
	// Pivot left forward
	if (Mode == 3) {
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	2b03      	cmp	r3, #3
 80017f0:	d111      	bne.n	8001816 <pivotMode+0x86>
		Motor_Control1(0, 0);
 80017f2:	2100      	movs	r1, #0
 80017f4:	2000      	movs	r0, #0
 80017f6:	f7ff fe2b 	bl	8001450 <Motor_Control1>
		Motor_Control2(1, 1000);
 80017fa:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80017fe:	2001      	movs	r0, #1
 8001800:	f7ff fe5e 	bl	80014c0 <Motor_Control2>
		Motor_Control3(0, 0);
 8001804:	2100      	movs	r1, #0
 8001806:	2000      	movs	r0, #0
 8001808:	f7ff fe92 	bl	8001530 <Motor_Control3>
		Motor_Control4(1, 1000);
 800180c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001810:	2001      	movs	r0, #1
 8001812:	f7ff fec5 	bl	80015a0 <Motor_Control4>
	}
	// Pivot left backward
	if (Mode == 4) {
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2b04      	cmp	r3, #4
 800181a:	d111      	bne.n	8001840 <pivotMode+0xb0>
		Motor_Control1(0, 0);
 800181c:	2100      	movs	r1, #0
 800181e:	2000      	movs	r0, #0
 8001820:	f7ff fe16 	bl	8001450 <Motor_Control1>
		Motor_Control2(2, 1000);
 8001824:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001828:	2002      	movs	r0, #2
 800182a:	f7ff fe49 	bl	80014c0 <Motor_Control2>
		Motor_Control3(0, 0);
 800182e:	2100      	movs	r1, #0
 8001830:	2000      	movs	r0, #0
 8001832:	f7ff fe7d 	bl	8001530 <Motor_Control3>
		Motor_Control4(2, 1000);
 8001836:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800183a:	2002      	movs	r0, #2
 800183c:	f7ff feb0 	bl	80015a0 <Motor_Control4>
	}
}
 8001840:	bf00      	nop
 8001842:	3708      	adds	r7, #8
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}

08001848 <pivotSidewayMode>:
void pivotSidewayMode(int Mode) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
	// Pivot sideway front right
	if (Mode == 1) {
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	2b01      	cmp	r3, #1
 8001854:	d111      	bne.n	800187a <pivotSidewayMode+0x32>
		Motor_Control1(2, 1000);
 8001856:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800185a:	2002      	movs	r0, #2
 800185c:	f7ff fdf8 	bl	8001450 <Motor_Control1>
		Motor_Control2(2, 1000);
 8001860:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001864:	2002      	movs	r0, #2
 8001866:	f7ff fe2b 	bl	80014c0 <Motor_Control2>
		Motor_Control3(0, 0);
 800186a:	2100      	movs	r1, #0
 800186c:	2000      	movs	r0, #0
 800186e:	f7ff fe5f 	bl	8001530 <Motor_Control3>
		Motor_Control4(0, 0);
 8001872:	2100      	movs	r1, #0
 8001874:	2000      	movs	r0, #0
 8001876:	f7ff fe93 	bl	80015a0 <Motor_Control4>
	}
	// Pivot sideway front left
	if (Mode == 2) {
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2b02      	cmp	r3, #2
 800187e:	d111      	bne.n	80018a4 <pivotSidewayMode+0x5c>
		Motor_Control1(1, 1000);
 8001880:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001884:	2001      	movs	r0, #1
 8001886:	f7ff fde3 	bl	8001450 <Motor_Control1>
		Motor_Control2(1, 1000);
 800188a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800188e:	2001      	movs	r0, #1
 8001890:	f7ff fe16 	bl	80014c0 <Motor_Control2>
		Motor_Control3(0, 0);
 8001894:	2100      	movs	r1, #0
 8001896:	2000      	movs	r0, #0
 8001898:	f7ff fe4a 	bl	8001530 <Motor_Control3>
		Motor_Control4(0, 0);
 800189c:	2100      	movs	r1, #0
 800189e:	2000      	movs	r0, #0
 80018a0:	f7ff fe7e 	bl	80015a0 <Motor_Control4>
	}
	// Pivot sideway rear right
	if (Mode == 3) {
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2b03      	cmp	r3, #3
 80018a8:	d111      	bne.n	80018ce <pivotSidewayMode+0x86>
		Motor_Control1(0, 0);
 80018aa:	2100      	movs	r1, #0
 80018ac:	2000      	movs	r0, #0
 80018ae:	f7ff fdcf 	bl	8001450 <Motor_Control1>
		Motor_Control2(0, 0);
 80018b2:	2100      	movs	r1, #0
 80018b4:	2000      	movs	r0, #0
 80018b6:	f7ff fe03 	bl	80014c0 <Motor_Control2>
		Motor_Control3(1, 1000);
 80018ba:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80018be:	2001      	movs	r0, #1
 80018c0:	f7ff fe36 	bl	8001530 <Motor_Control3>
		Motor_Control4(1, 1000);
 80018c4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80018c8:	2001      	movs	r0, #1
 80018ca:	f7ff fe69 	bl	80015a0 <Motor_Control4>
	}
	// Pivot sideway rear left
	if (Mode == 4) {
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2b04      	cmp	r3, #4
 80018d2:	d111      	bne.n	80018f8 <pivotSidewayMode+0xb0>
		Motor_Control1(0, 0);
 80018d4:	2100      	movs	r1, #0
 80018d6:	2000      	movs	r0, #0
 80018d8:	f7ff fdba 	bl	8001450 <Motor_Control1>
		Motor_Control2(0, 0);
 80018dc:	2100      	movs	r1, #0
 80018de:	2000      	movs	r0, #0
 80018e0:	f7ff fdee 	bl	80014c0 <Motor_Control2>
		Motor_Control3(2, 1000);
 80018e4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80018e8:	2002      	movs	r0, #2
 80018ea:	f7ff fe21 	bl	8001530 <Motor_Control3>
		Motor_Control4(2, 1000);
 80018ee:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80018f2:	2002      	movs	r0, #2
 80018f4:	f7ff fe54 	bl	80015a0 <Motor_Control4>
	}
}
 80018f8:	bf00      	nop
 80018fa:	3708      	adds	r7, #8
 80018fc:	46bd      	mov	sp, r7
 80018fe:	bd80      	pop	{r7, pc}

08001900 <rotateMode>:
void rotateMode(int Mode) {
 8001900:	b580      	push	{r7, lr}
 8001902:	b082      	sub	sp, #8
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
	// Rotate Clockwise
	if (Mode == 1) {
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2b01      	cmp	r3, #1
 800190c:	d113      	bne.n	8001936 <rotateMode+0x36>
		Motor_Control1(2, 1000);
 800190e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001912:	2002      	movs	r0, #2
 8001914:	f7ff fd9c 	bl	8001450 <Motor_Control1>
		Motor_Control2(2, 1000);
 8001918:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800191c:	2002      	movs	r0, #2
 800191e:	f7ff fdcf 	bl	80014c0 <Motor_Control2>
		Motor_Control3(2, 1000);
 8001922:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001926:	2002      	movs	r0, #2
 8001928:	f7ff fe02 	bl	8001530 <Motor_Control3>
		Motor_Control4(2, 1000);
 800192c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001930:	2002      	movs	r0, #2
 8001932:	f7ff fe35 	bl	80015a0 <Motor_Control4>
	}
	// Rotate CounterClockwise
	if (Mode == 2) {
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	2b02      	cmp	r3, #2
 800193a:	d113      	bne.n	8001964 <rotateMode+0x64>
		Motor_Control1(1, 1000);
 800193c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001940:	2001      	movs	r0, #1
 8001942:	f7ff fd85 	bl	8001450 <Motor_Control1>
		Motor_Control2(1, 1000);
 8001946:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800194a:	2001      	movs	r0, #1
 800194c:	f7ff fdb8 	bl	80014c0 <Motor_Control2>
		Motor_Control3(1, 1000);
 8001950:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001954:	2001      	movs	r0, #1
 8001956:	f7ff fdeb 	bl	8001530 <Motor_Control3>
		Motor_Control4(1, 1000);
 800195a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800195e:	2001      	movs	r0, #1
 8001960:	f7ff fe1e 	bl	80015a0 <Motor_Control4>
	}
}
 8001964:	bf00      	nop
 8001966:	3708      	adds	r7, #8
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}

0800196c <stopMode>:
void stopMode(void) {
 800196c:	b580      	push	{r7, lr}
 800196e:	af00      	add	r7, sp, #0

	Motor_Control1(0, 0);
 8001970:	2100      	movs	r1, #0
 8001972:	2000      	movs	r0, #0
 8001974:	f7ff fd6c 	bl	8001450 <Motor_Control1>
	Motor_Control2(0, 0);
 8001978:	2100      	movs	r1, #0
 800197a:	2000      	movs	r0, #0
 800197c:	f7ff fda0 	bl	80014c0 <Motor_Control2>
	Motor_Control3(0, 0);
 8001980:	2100      	movs	r1, #0
 8001982:	2000      	movs	r0, #0
 8001984:	f7ff fdd4 	bl	8001530 <Motor_Control3>
	Motor_Control4(0, 0);
 8001988:	2100      	movs	r1, #0
 800198a:	2000      	movs	r0, #0
 800198c:	f7ff fe08 	bl	80015a0 <Motor_Control4>

}
 8001990:	bf00      	nop
 8001992:	bd80      	pop	{r7, pc}

08001994 <reviceCommand>:
void reviceCommand(uint8_t command) {
 8001994:	b580      	push	{r7, lr}
 8001996:	b082      	sub	sp, #8
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	71fb      	strb	r3, [r7, #7]
	if (command == '0') {
 800199e:	79fb      	ldrb	r3, [r7, #7]
 80019a0:	2b30      	cmp	r3, #48	@ 0x30
 80019a2:	d102      	bne.n	80019aa <reviceCommand+0x16>
		stopMode();
 80019a4:	f7ff ffe2 	bl	800196c <stopMode>
		rotateMode(1);
	} else if (command == 'I') {
		rotateMode(2);
	}

}
 80019a8:	e098      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == '1') {
 80019aa:	79fb      	ldrb	r3, [r7, #7]
 80019ac:	2b31      	cmp	r3, #49	@ 0x31
 80019ae:	d107      	bne.n	80019c0 <reviceCommand+0x2c>
		standardMode(1);
 80019b0:	2001      	movs	r0, #1
 80019b2:	f7ff fe2d 	bl	8001610 <standardMode>
		HAL_Delay(2000);
 80019b6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019ba:	f001 f905 	bl	8002bc8 <HAL_Delay>
}
 80019be:	e08d      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == '2') {
 80019c0:	79fb      	ldrb	r3, [r7, #7]
 80019c2:	2b32      	cmp	r3, #50	@ 0x32
 80019c4:	d103      	bne.n	80019ce <reviceCommand+0x3a>
		standardMode(2);
 80019c6:	2002      	movs	r0, #2
 80019c8:	f7ff fe22 	bl	8001610 <standardMode>
}
 80019cc:	e086      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == '3') {
 80019ce:	79fb      	ldrb	r3, [r7, #7]
 80019d0:	2b33      	cmp	r3, #51	@ 0x33
 80019d2:	d103      	bne.n	80019dc <reviceCommand+0x48>
		standardMode(3);
 80019d4:	2003      	movs	r0, #3
 80019d6:	f7ff fe1b 	bl	8001610 <standardMode>
}
 80019da:	e07f      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == '4') {
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	2b34      	cmp	r3, #52	@ 0x34
 80019e0:	d103      	bne.n	80019ea <reviceCommand+0x56>
		standardMode(4);
 80019e2:	2004      	movs	r0, #4
 80019e4:	f7ff fe14 	bl	8001610 <standardMode>
}
 80019e8:	e078      	b.n	8001adc <reviceCommand+0x148>
	else if (command == '5') {
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	2b35      	cmp	r3, #53	@ 0x35
 80019ee:	d109      	bne.n	8001a04 <reviceCommand+0x70>
		diagonalMode(1);
 80019f0:	2001      	movs	r0, #1
 80019f2:	f7ff fe71 	bl	80016d8 <diagonalMode>
		HAL_Delay(2000);
 80019f6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80019fa:	f001 f8e5 	bl	8002bc8 <HAL_Delay>
		stopMode();
 80019fe:	f7ff ffb5 	bl	800196c <stopMode>
}
 8001a02:	e06b      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == '6') {
 8001a04:	79fb      	ldrb	r3, [r7, #7]
 8001a06:	2b36      	cmp	r3, #54	@ 0x36
 8001a08:	d109      	bne.n	8001a1e <reviceCommand+0x8a>
		diagonalMode(2);
 8001a0a:	2002      	movs	r0, #2
 8001a0c:	f7ff fe64 	bl	80016d8 <diagonalMode>
		HAL_Delay(2000);
 8001a10:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001a14:	f001 f8d8 	bl	8002bc8 <HAL_Delay>
		stopMode();
 8001a18:	f7ff ffa8 	bl	800196c <stopMode>
}
 8001a1c:	e05e      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == '7') {
 8001a1e:	79fb      	ldrb	r3, [r7, #7]
 8001a20:	2b37      	cmp	r3, #55	@ 0x37
 8001a22:	d109      	bne.n	8001a38 <reviceCommand+0xa4>
		diagonalMode(3);
 8001a24:	2003      	movs	r0, #3
 8001a26:	f7ff fe57 	bl	80016d8 <diagonalMode>
		HAL_Delay(2000);
 8001a2a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001a2e:	f001 f8cb 	bl	8002bc8 <HAL_Delay>
		stopMode();
 8001a32:	f7ff ff9b 	bl	800196c <stopMode>
}
 8001a36:	e051      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == '8') {
 8001a38:	79fb      	ldrb	r3, [r7, #7]
 8001a3a:	2b38      	cmp	r3, #56	@ 0x38
 8001a3c:	d109      	bne.n	8001a52 <reviceCommand+0xbe>
		diagonalMode(4);
 8001a3e:	2004      	movs	r0, #4
 8001a40:	f7ff fe4a 	bl	80016d8 <diagonalMode>
		HAL_Delay(2000);
 8001a44:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001a48:	f001 f8be 	bl	8002bc8 <HAL_Delay>
		stopMode();
 8001a4c:	f7ff ff8e 	bl	800196c <stopMode>
}
 8001a50:	e044      	b.n	8001adc <reviceCommand+0x148>
	else if (command == '9') {
 8001a52:	79fb      	ldrb	r3, [r7, #7]
 8001a54:	2b39      	cmp	r3, #57	@ 0x39
 8001a56:	d103      	bne.n	8001a60 <reviceCommand+0xcc>
		pivotMode(1);
 8001a58:	2001      	movs	r0, #1
 8001a5a:	f7ff fe99 	bl	8001790 <pivotMode>
}
 8001a5e:	e03d      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == 'A') {
 8001a60:	79fb      	ldrb	r3, [r7, #7]
 8001a62:	2b41      	cmp	r3, #65	@ 0x41
 8001a64:	d103      	bne.n	8001a6e <reviceCommand+0xda>
		pivotMode(2);
 8001a66:	2002      	movs	r0, #2
 8001a68:	f7ff fe92 	bl	8001790 <pivotMode>
}
 8001a6c:	e036      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == 'B') {
 8001a6e:	79fb      	ldrb	r3, [r7, #7]
 8001a70:	2b42      	cmp	r3, #66	@ 0x42
 8001a72:	d103      	bne.n	8001a7c <reviceCommand+0xe8>
		pivotMode(3);
 8001a74:	2003      	movs	r0, #3
 8001a76:	f7ff fe8b 	bl	8001790 <pivotMode>
}
 8001a7a:	e02f      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == 'C') {
 8001a7c:	79fb      	ldrb	r3, [r7, #7]
 8001a7e:	2b43      	cmp	r3, #67	@ 0x43
 8001a80:	d103      	bne.n	8001a8a <reviceCommand+0xf6>
		pivotMode(4);
 8001a82:	2004      	movs	r0, #4
 8001a84:	f7ff fe84 	bl	8001790 <pivotMode>
}
 8001a88:	e028      	b.n	8001adc <reviceCommand+0x148>
	else if (command == 'D') {
 8001a8a:	79fb      	ldrb	r3, [r7, #7]
 8001a8c:	2b44      	cmp	r3, #68	@ 0x44
 8001a8e:	d103      	bne.n	8001a98 <reviceCommand+0x104>
		pivotSidewayMode(1);
 8001a90:	2001      	movs	r0, #1
 8001a92:	f7ff fed9 	bl	8001848 <pivotSidewayMode>
}
 8001a96:	e021      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == 'E') {
 8001a98:	79fb      	ldrb	r3, [r7, #7]
 8001a9a:	2b45      	cmp	r3, #69	@ 0x45
 8001a9c:	d103      	bne.n	8001aa6 <reviceCommand+0x112>
		pivotSidewayMode(2);
 8001a9e:	2002      	movs	r0, #2
 8001aa0:	f7ff fed2 	bl	8001848 <pivotSidewayMode>
}
 8001aa4:	e01a      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == 'F') {
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	2b46      	cmp	r3, #70	@ 0x46
 8001aaa:	d103      	bne.n	8001ab4 <reviceCommand+0x120>
		pivotSidewayMode(3);
 8001aac:	2003      	movs	r0, #3
 8001aae:	f7ff fecb 	bl	8001848 <pivotSidewayMode>
}
 8001ab2:	e013      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == 'G') {
 8001ab4:	79fb      	ldrb	r3, [r7, #7]
 8001ab6:	2b47      	cmp	r3, #71	@ 0x47
 8001ab8:	d103      	bne.n	8001ac2 <reviceCommand+0x12e>
		pivotSidewayMode(4);
 8001aba:	2004      	movs	r0, #4
 8001abc:	f7ff fec4 	bl	8001848 <pivotSidewayMode>
}
 8001ac0:	e00c      	b.n	8001adc <reviceCommand+0x148>
	else if (command == 'H') {
 8001ac2:	79fb      	ldrb	r3, [r7, #7]
 8001ac4:	2b48      	cmp	r3, #72	@ 0x48
 8001ac6:	d103      	bne.n	8001ad0 <reviceCommand+0x13c>
		rotateMode(1);
 8001ac8:	2001      	movs	r0, #1
 8001aca:	f7ff ff19 	bl	8001900 <rotateMode>
}
 8001ace:	e005      	b.n	8001adc <reviceCommand+0x148>
	} else if (command == 'I') {
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	2b49      	cmp	r3, #73	@ 0x49
 8001ad4:	d102      	bne.n	8001adc <reviceCommand+0x148>
		rotateMode(2);
 8001ad6:	2002      	movs	r0, #2
 8001ad8:	f7ff ff12 	bl	8001900 <rotateMode>
}
 8001adc:	bf00      	nop
 8001ade:	3708      	adds	r7, #8
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001ae8:	f000 fffc 	bl	8002ae4 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001aec:	f000 f83e 	bl	8001b6c <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001af0:	f000 fc04 	bl	80022fc <MX_GPIO_Init>
	MX_TIM1_Init();
 8001af4:	f000 f8a2 	bl	8001c3c <MX_TIM1_Init>
	MX_TIM2_Init();
 8001af8:	f000 f8f8 	bl	8001cec <MX_TIM2_Init>
	MX_TIM3_Init();
 8001afc:	f000 f976 	bl	8001dec <MX_TIM3_Init>
	MX_TIM5_Init();
 8001b00:	f000 fa4a 	bl	8001f98 <MX_TIM5_Init>
	MX_TIM8_Init();
 8001b04:	f000 fa9c 	bl	8002040 <MX_TIM8_Init>
	MX_TIM9_Init();
 8001b08:	f000 faf2 	bl	80020f0 <MX_TIM9_Init>
	MX_TIM12_Init();
 8001b0c:	f000 fb5e 	bl	80021cc <MX_TIM12_Init>
	MX_TIM4_Init();
 8001b10:	f000 f9c0 	bl	8001e94 <MX_TIM4_Init>
	MX_USART2_UART_Init();
 8001b14:	f000 fbc8 	bl	80022a8 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	Encoder_Init();  // Khởi động encoder
 8001b18:	f7ff faa2 	bl	8001060 <Encoder_Init>
	Motor_Init();    // Khởi động Motor
 8001b1c:	f7ff fc6c 	bl	80013f8 <Motor_Init>
	Reset_Encoder1();
 8001b20:	f7ff fac8 	bl	80010b4 <Reset_Encoder1>
	Reset_Encoder2();
 8001b24:	f7ff fae2 	bl	80010ec <Reset_Encoder2>
	Reset_Encoder3();
 8001b28:	f7ff fafc 	bl	8001124 <Reset_Encoder3>
	Reset_Encoder4();
 8001b2c:	f7ff fb16 	bl	800115c <Reset_Encoder4>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */
		readEncoder();
 8001b30:	f7ff fb22 	bl	8001178 <readEncoder>

		if (HAL_UART_Receive(&huart2, &c, 1, 500) == HAL_OK) {
 8001b34:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001b38:	2201      	movs	r2, #1
 8001b3a:	490a      	ldr	r1, [pc, #40]	@ (8001b64 <main+0x80>)
 8001b3c:	480a      	ldr	r0, [pc, #40]	@ (8001b68 <main+0x84>)
 8001b3e:	f002 ffe2 	bl	8004b06 <HAL_UART_Receive>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d105      	bne.n	8001b54 <main+0x70>
			reviceCommand(c);
 8001b48:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <main+0x80>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7ff ff21 	bl	8001994 <reviceCommand>
 8001b52:	e7ed      	b.n	8001b30 <main+0x4c>
		} else {
			sendDataStatus(c);
 8001b54:	4b03      	ldr	r3, [pc, #12]	@ (8001b64 <main+0x80>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f7ff fba3 	bl	80012a4 <sendDataStatus>
			sendDataEncoder();
 8001b5e:	f7ff fb33 	bl	80011c8 <sendDataEncoder>
		readEncoder();
 8001b62:	e7e5      	b.n	8001b30 <main+0x4c>
 8001b64:	20000000 	.word	0x20000000
 8001b68:	20000434 	.word	0x20000434

08001b6c <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b094      	sub	sp, #80	@ 0x50
 8001b70:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001b72:	f107 0320 	add.w	r3, r7, #32
 8001b76:	2230      	movs	r2, #48	@ 0x30
 8001b78:	2100      	movs	r1, #0
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f004 fb1b 	bl	80061b6 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001b80:	f107 030c 	add.w	r3, r7, #12
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001b90:	2300      	movs	r3, #0
 8001b92:	60bb      	str	r3, [r7, #8]
 8001b94:	4b27      	ldr	r3, [pc, #156]	@ (8001c34 <SystemClock_Config+0xc8>)
 8001b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b98:	4a26      	ldr	r2, [pc, #152]	@ (8001c34 <SystemClock_Config+0xc8>)
 8001b9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b9e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ba0:	4b24      	ldr	r3, [pc, #144]	@ (8001c34 <SystemClock_Config+0xc8>)
 8001ba2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ba4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ba8:	60bb      	str	r3, [r7, #8]
 8001baa:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bac:	2300      	movs	r3, #0
 8001bae:	607b      	str	r3, [r7, #4]
 8001bb0:	4b21      	ldr	r3, [pc, #132]	@ (8001c38 <SystemClock_Config+0xcc>)
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	4a20      	ldr	r2, [pc, #128]	@ (8001c38 <SystemClock_Config+0xcc>)
 8001bb6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bba:	6013      	str	r3, [r2, #0]
 8001bbc:	4b1e      	ldr	r3, [pc, #120]	@ (8001c38 <SystemClock_Config+0xcc>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bc4:	607b      	str	r3, [r7, #4]
 8001bc6:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001bc8:	2302      	movs	r3, #2
 8001bca:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001bd0:	2310      	movs	r3, #16
 8001bd2:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bd4:	2302      	movs	r3, #2
 8001bd6:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8001bdc:	2308      	movs	r3, #8
 8001bde:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 80;
 8001be0:	2350      	movs	r3, #80	@ 0x50
 8001be2:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001be4:	2302      	movs	r3, #2
 8001be6:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001be8:	2304      	movs	r3, #4
 8001bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001bec:	f107 0320 	add.w	r3, r7, #32
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f001 fa8f 	bl	8003114 <HAL_RCC_OscConfig>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <SystemClock_Config+0x94>
		Error_Handler();
 8001bfc:	f000 fbec 	bl	80023d8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001c00:	230f      	movs	r3, #15
 8001c02:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c04:	2302      	movs	r3, #2
 8001c06:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c10:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001c16:	f107 030c 	add.w	r3, r7, #12
 8001c1a:	2102      	movs	r1, #2
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f001 fcf1 	bl	8003604 <HAL_RCC_ClockConfig>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <SystemClock_Config+0xc0>
		Error_Handler();
 8001c28:	f000 fbd6 	bl	80023d8 <Error_Handler>
	}
}
 8001c2c:	bf00      	nop
 8001c2e:	3750      	adds	r7, #80	@ 0x50
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}
 8001c34:	40023800 	.word	0x40023800
 8001c38:	40007000 	.word	0x40007000

08001c3c <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08c      	sub	sp, #48	@ 0x30
 8001c40:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001c42:	f107 030c 	add.w	r3, r7, #12
 8001c46:	2224      	movs	r2, #36	@ 0x24
 8001c48:	2100      	movs	r1, #0
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f004 fab3 	bl	80061b6 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	2200      	movs	r2, #0
 8001c54:	601a      	str	r2, [r3, #0]
 8001c56:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001c58:	4b22      	ldr	r3, [pc, #136]	@ (8001ce4 <MX_TIM1_Init+0xa8>)
 8001c5a:	4a23      	ldr	r2, [pc, #140]	@ (8001ce8 <MX_TIM1_Init+0xac>)
 8001c5c:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 80 - 1;
 8001c5e:	4b21      	ldr	r3, [pc, #132]	@ (8001ce4 <MX_TIM1_Init+0xa8>)
 8001c60:	224f      	movs	r2, #79	@ 0x4f
 8001c62:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c64:	4b1f      	ldr	r3, [pc, #124]	@ (8001ce4 <MX_TIM1_Init+0xa8>)
 8001c66:	2200      	movs	r2, #0
 8001c68:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001c6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce4 <MX_TIM1_Init+0xa8>)
 8001c6c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c70:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c72:	4b1c      	ldr	r3, [pc, #112]	@ (8001ce4 <MX_TIM1_Init+0xa8>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001c78:	4b1a      	ldr	r3, [pc, #104]	@ (8001ce4 <MX_TIM1_Init+0xa8>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c7e:	4b19      	ldr	r3, [pc, #100]	@ (8001ce4 <MX_TIM1_Init+0xa8>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c84:	2303      	movs	r3, #3
 8001c86:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c90:	2300      	movs	r3, #0
 8001c92:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001c94:	2300      	movs	r3, #0
 8001c96:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c9c:	2301      	movs	r3, #1
 8001c9e:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK) {
 8001ca8:	f107 030c 	add.w	r3, r7, #12
 8001cac:	4619      	mov	r1, r3
 8001cae:	480d      	ldr	r0, [pc, #52]	@ (8001ce4 <MX_TIM1_Init+0xa8>)
 8001cb0:	f001 fff8 	bl	8003ca4 <HAL_TIM_Encoder_Init>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_TIM1_Init+0x82>
		Error_Handler();
 8001cba:	f000 fb8d 	bl	80023d8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001cc6:	1d3b      	adds	r3, r7, #4
 8001cc8:	4619      	mov	r1, r3
 8001cca:	4806      	ldr	r0, [pc, #24]	@ (8001ce4 <MX_TIM1_Init+0xa8>)
 8001ccc:	f002 fdc4 	bl	8004858 <HAL_TIMEx_MasterConfigSynchronization>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d001      	beq.n	8001cda <MX_TIM1_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 8001cd6:	f000 fb7f 	bl	80023d8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001cda:	bf00      	nop
 8001cdc:	3730      	adds	r7, #48	@ 0x30
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	200001f4 	.word	0x200001f4
 8001ce8:	40010000 	.word	0x40010000

08001cec <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b08e      	sub	sp, #56	@ 0x38
 8001cf0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001cf2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	601a      	str	r2, [r3, #0]
 8001cfa:	605a      	str	r2, [r3, #4]
 8001cfc:	609a      	str	r2, [r3, #8]
 8001cfe:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d00:	f107 0320 	add.w	r3, r7, #32
 8001d04:	2200      	movs	r2, #0
 8001d06:	601a      	str	r2, [r3, #0]
 8001d08:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001d0a:	1d3b      	adds	r3, r7, #4
 8001d0c:	2200      	movs	r2, #0
 8001d0e:	601a      	str	r2, [r3, #0]
 8001d10:	605a      	str	r2, [r3, #4]
 8001d12:	609a      	str	r2, [r3, #8]
 8001d14:	60da      	str	r2, [r3, #12]
 8001d16:	611a      	str	r2, [r3, #16]
 8001d18:	615a      	str	r2, [r3, #20]
 8001d1a:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001d1c:	4b32      	ldr	r3, [pc, #200]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001d1e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d22:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 80 - 1;
 8001d24:	4b30      	ldr	r3, [pc, #192]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001d26:	224f      	movs	r2, #79	@ 0x4f
 8001d28:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d2a:	4b2f      	ldr	r3, [pc, #188]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000 - 1;
 8001d30:	4b2d      	ldr	r3, [pc, #180]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001d32:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001d36:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d38:	4b2b      	ldr	r3, [pc, #172]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d3e:	4b2a      	ldr	r3, [pc, #168]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001d44:	4828      	ldr	r0, [pc, #160]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001d46:	f001 fe3d 	bl	80039c4 <HAL_TIM_Base_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_TIM2_Init+0x68>
		Error_Handler();
 8001d50:	f000 fb42 	bl	80023d8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d58:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8001d5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4821      	ldr	r0, [pc, #132]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001d62:	f002 f995 	bl	8004090 <HAL_TIM_ConfigClockSource>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <MX_TIM2_Init+0x84>
		Error_Handler();
 8001d6c:	f000 fb34 	bl	80023d8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8001d70:	481d      	ldr	r0, [pc, #116]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001d72:	f001 fe76 	bl	8003a62 <HAL_TIM_PWM_Init>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM2_Init+0x94>
		Error_Handler();
 8001d7c:	f000 fb2c 	bl	80023d8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d80:	2300      	movs	r3, #0
 8001d82:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d84:	2300      	movs	r3, #0
 8001d86:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001d88:	f107 0320 	add.w	r3, r7, #32
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4816      	ldr	r0, [pc, #88]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001d90:	f002 fd62 	bl	8004858 <HAL_TIMEx_MasterConfigSynchronization>
 8001d94:	4603      	mov	r3, r0
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d001      	beq.n	8001d9e <MX_TIM2_Init+0xb2>
			!= HAL_OK) {
		Error_Handler();
 8001d9a:	f000 fb1d 	bl	80023d8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d9e:	2360      	movs	r3, #96	@ 0x60
 8001da0:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001da2:	2300      	movs	r3, #0
 8001da4:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001da6:	2300      	movs	r3, #0
 8001da8:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001daa:	2300      	movs	r3, #0
 8001dac:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8001dae:	1d3b      	adds	r3, r7, #4
 8001db0:	2208      	movs	r2, #8
 8001db2:	4619      	mov	r1, r3
 8001db4:	480c      	ldr	r0, [pc, #48]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001db6:	f002 f8a9 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <MX_TIM2_Init+0xd8>
			!= HAL_OK) {
		Error_Handler();
 8001dc0:	f000 fb0a 	bl	80023d8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4)
 8001dc4:	1d3b      	adds	r3, r7, #4
 8001dc6:	220c      	movs	r2, #12
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4807      	ldr	r0, [pc, #28]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001dcc:	f002 f89e 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d001      	beq.n	8001dda <MX_TIM2_Init+0xee>
			!= HAL_OK) {
		Error_Handler();
 8001dd6:	f000 faff 	bl	80023d8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8001dda:	4803      	ldr	r0, [pc, #12]	@ (8001de8 <MX_TIM2_Init+0xfc>)
 8001ddc:	f000 fc74 	bl	80026c8 <HAL_TIM_MspPostInit>

}
 8001de0:	bf00      	nop
 8001de2:	3738      	adds	r7, #56	@ 0x38
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	2000023c 	.word	0x2000023c

08001dec <MX_TIM3_Init>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b08c      	sub	sp, #48	@ 0x30
 8001df0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001df2:	f107 030c 	add.w	r3, r7, #12
 8001df6:	2224      	movs	r2, #36	@ 0x24
 8001df8:	2100      	movs	r1, #0
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	f004 f9db 	bl	80061b6 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001e00:	1d3b      	adds	r3, r7, #4
 8001e02:	2200      	movs	r2, #0
 8001e04:	601a      	str	r2, [r3, #0]
 8001e06:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001e08:	4b20      	ldr	r3, [pc, #128]	@ (8001e8c <MX_TIM3_Init+0xa0>)
 8001e0a:	4a21      	ldr	r2, [pc, #132]	@ (8001e90 <MX_TIM3_Init+0xa4>)
 8001e0c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 80 - 1;
 8001e0e:	4b1f      	ldr	r3, [pc, #124]	@ (8001e8c <MX_TIM3_Init+0xa0>)
 8001e10:	224f      	movs	r2, #79	@ 0x4f
 8001e12:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e14:	4b1d      	ldr	r3, [pc, #116]	@ (8001e8c <MX_TIM3_Init+0xa0>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 65535;
 8001e1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001e8c <MX_TIM3_Init+0xa0>)
 8001e1c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e20:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e22:	4b1a      	ldr	r3, [pc, #104]	@ (8001e8c <MX_TIM3_Init+0xa0>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e28:	4b18      	ldr	r3, [pc, #96]	@ (8001e8c <MX_TIM3_Init+0xa0>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001e2e:	2303      	movs	r3, #3
 8001e30:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001e32:	2300      	movs	r3, #0
 8001e34:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001e36:	2301      	movs	r3, #1
 8001e38:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001e42:	2300      	movs	r3, #0
 8001e44:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001e46:	2301      	movs	r3, #1
 8001e48:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK) {
 8001e52:	f107 030c 	add.w	r3, r7, #12
 8001e56:	4619      	mov	r1, r3
 8001e58:	480c      	ldr	r0, [pc, #48]	@ (8001e8c <MX_TIM3_Init+0xa0>)
 8001e5a:	f001 ff23 	bl	8003ca4 <HAL_TIM_Encoder_Init>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d001      	beq.n	8001e68 <MX_TIM3_Init+0x7c>
		Error_Handler();
 8001e64:	f000 fab8 	bl	80023d8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001e70:	1d3b      	adds	r3, r7, #4
 8001e72:	4619      	mov	r1, r3
 8001e74:	4805      	ldr	r0, [pc, #20]	@ (8001e8c <MX_TIM3_Init+0xa0>)
 8001e76:	f002 fcef 	bl	8004858 <HAL_TIMEx_MasterConfigSynchronization>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM3_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 8001e80:	f000 faaa 	bl	80023d8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 8001e84:	bf00      	nop
 8001e86:	3730      	adds	r7, #48	@ 0x30
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}
 8001e8c:	20000284 	.word	0x20000284
 8001e90:	40000400 	.word	0x40000400

08001e94 <MX_TIM4_Init>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b08e      	sub	sp, #56	@ 0x38
 8001e98:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001e9a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	605a      	str	r2, [r3, #4]
 8001ea4:	609a      	str	r2, [r3, #8]
 8001ea6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001ea8:	f107 0320 	add.w	r3, r7, #32
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
 8001eb0:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001eb2:	1d3b      	adds	r3, r7, #4
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
 8001eb8:	605a      	str	r2, [r3, #4]
 8001eba:	609a      	str	r2, [r3, #8]
 8001ebc:	60da      	str	r2, [r3, #12]
 8001ebe:	611a      	str	r2, [r3, #16]
 8001ec0:	615a      	str	r2, [r3, #20]
 8001ec2:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001ec4:	4b32      	ldr	r3, [pc, #200]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001ec6:	4a33      	ldr	r2, [pc, #204]	@ (8001f94 <MX_TIM4_Init+0x100>)
 8001ec8:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 80 - 1;
 8001eca:	4b31      	ldr	r3, [pc, #196]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001ecc:	224f      	movs	r2, #79	@ 0x4f
 8001ece:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed0:	4b2f      	ldr	r3, [pc, #188]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 1000;
 8001ed6:	4b2e      	ldr	r3, [pc, #184]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001ed8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001edc:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ede:	4b2c      	ldr	r3, [pc, #176]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ee4:	4b2a      	ldr	r3, [pc, #168]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001eea:	4829      	ldr	r0, [pc, #164]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001eec:	f001 fd6a 	bl	80039c4 <HAL_TIM_Base_Init>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <MX_TIM4_Init+0x66>
		Error_Handler();
 8001ef6:	f000 fa6f 	bl	80023d8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001efa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001efe:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8001f00:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f04:	4619      	mov	r1, r3
 8001f06:	4822      	ldr	r0, [pc, #136]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001f08:	f002 f8c2 	bl	8004090 <HAL_TIM_ConfigClockSource>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <MX_TIM4_Init+0x82>
		Error_Handler();
 8001f12:	f000 fa61 	bl	80023d8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK) {
 8001f16:	481e      	ldr	r0, [pc, #120]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001f18:	f001 fda3 	bl	8003a62 <HAL_TIM_PWM_Init>
 8001f1c:	4603      	mov	r3, r0
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d001      	beq.n	8001f26 <MX_TIM4_Init+0x92>
		Error_Handler();
 8001f22:	f000 fa59 	bl	80023d8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f26:	2300      	movs	r3, #0
 8001f28:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001f2e:	f107 0320 	add.w	r3, r7, #32
 8001f32:	4619      	mov	r1, r3
 8001f34:	4816      	ldr	r0, [pc, #88]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001f36:	f002 fc8f 	bl	8004858 <HAL_TIMEx_MasterConfigSynchronization>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_TIM4_Init+0xb0>
			!= HAL_OK) {
		Error_Handler();
 8001f40:	f000 fa4a 	bl	80023d8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f44:	2360      	movs	r3, #96	@ 0x60
 8001f46:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f50:	2300      	movs	r3, #0
 8001f52:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3)
 8001f54:	1d3b      	adds	r3, r7, #4
 8001f56:	2208      	movs	r2, #8
 8001f58:	4619      	mov	r1, r3
 8001f5a:	480d      	ldr	r0, [pc, #52]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001f5c:	f001 ffd6 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 8001f60:	4603      	mov	r3, r0
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d001      	beq.n	8001f6a <MX_TIM4_Init+0xd6>
			!= HAL_OK) {
		Error_Handler();
 8001f66:	f000 fa37 	bl	80023d8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4)
 8001f6a:	1d3b      	adds	r3, r7, #4
 8001f6c:	220c      	movs	r2, #12
 8001f6e:	4619      	mov	r1, r3
 8001f70:	4807      	ldr	r0, [pc, #28]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001f72:	f001 ffcb 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d001      	beq.n	8001f80 <MX_TIM4_Init+0xec>
			!= HAL_OK) {
		Error_Handler();
 8001f7c:	f000 fa2c 	bl	80023d8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */
	HAL_TIM_MspPostInit(&htim4);
 8001f80:	4803      	ldr	r0, [pc, #12]	@ (8001f90 <MX_TIM4_Init+0xfc>)
 8001f82:	f000 fba1 	bl	80026c8 <HAL_TIM_MspPostInit>

}
 8001f86:	bf00      	nop
 8001f88:	3738      	adds	r7, #56	@ 0x38
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	200002cc 	.word	0x200002cc
 8001f94:	40000800 	.word	0x40000800

08001f98 <MX_TIM5_Init>:
/**
 * @brief TIM5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM5_Init(void) {
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b08c      	sub	sp, #48	@ 0x30
 8001f9c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM5_Init 0 */

	/* USER CODE END TIM5_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001f9e:	f107 030c 	add.w	r3, r7, #12
 8001fa2:	2224      	movs	r2, #36	@ 0x24
 8001fa4:	2100      	movs	r1, #0
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f004 f905 	bl	80061b6 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001fac:	1d3b      	adds	r3, r7, #4
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM5_Init 1 */

	/* USER CODE END TIM5_Init 1 */
	htim5.Instance = TIM5;
 8001fb4:	4b20      	ldr	r3, [pc, #128]	@ (8002038 <MX_TIM5_Init+0xa0>)
 8001fb6:	4a21      	ldr	r2, [pc, #132]	@ (800203c <MX_TIM5_Init+0xa4>)
 8001fb8:	601a      	str	r2, [r3, #0]
	htim5.Init.Prescaler = 80 - 1;
 8001fba:	4b1f      	ldr	r3, [pc, #124]	@ (8002038 <MX_TIM5_Init+0xa0>)
 8001fbc:	224f      	movs	r2, #79	@ 0x4f
 8001fbe:	605a      	str	r2, [r3, #4]
	htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002038 <MX_TIM5_Init+0xa0>)
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	609a      	str	r2, [r3, #8]
	htim5.Init.Period = 65535;
 8001fc6:	4b1c      	ldr	r3, [pc, #112]	@ (8002038 <MX_TIM5_Init+0xa0>)
 8001fc8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001fcc:	60da      	str	r2, [r3, #12]
	htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fce:	4b1a      	ldr	r3, [pc, #104]	@ (8002038 <MX_TIM5_Init+0xa0>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	611a      	str	r2, [r3, #16]
	htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fd4:	4b18      	ldr	r3, [pc, #96]	@ (8002038 <MX_TIM5_Init+0xa0>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001fe2:	2301      	movs	r3, #1
 8001fe4:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001fea:	2300      	movs	r3, #0
 8001fec:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK) {
 8001ffe:	f107 030c 	add.w	r3, r7, #12
 8002002:	4619      	mov	r1, r3
 8002004:	480c      	ldr	r0, [pc, #48]	@ (8002038 <MX_TIM5_Init+0xa0>)
 8002006:	f001 fe4d 	bl	8003ca4 <HAL_TIM_Encoder_Init>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM5_Init+0x7c>
		Error_Handler();
 8002010:	f000 f9e2 	bl	80023d8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002014:	2300      	movs	r3, #0
 8002016:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002018:	2300      	movs	r3, #0
 800201a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig)
 800201c:	1d3b      	adds	r3, r7, #4
 800201e:	4619      	mov	r1, r3
 8002020:	4805      	ldr	r0, [pc, #20]	@ (8002038 <MX_TIM5_Init+0xa0>)
 8002022:	f002 fc19 	bl	8004858 <HAL_TIMEx_MasterConfigSynchronization>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM5_Init+0x98>
			!= HAL_OK) {
		Error_Handler();
 800202c:	f000 f9d4 	bl	80023d8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM5_Init 2 */

	/* USER CODE END TIM5_Init 2 */

}
 8002030:	bf00      	nop
 8002032:	3730      	adds	r7, #48	@ 0x30
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	20000314 	.word	0x20000314
 800203c:	40000c00 	.word	0x40000c00

08002040 <MX_TIM8_Init>:
/**
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void) {
 8002040:	b580      	push	{r7, lr}
 8002042:	b08c      	sub	sp, #48	@ 0x30
 8002044:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8002046:	f107 030c 	add.w	r3, r7, #12
 800204a:	2224      	movs	r2, #36	@ 0x24
 800204c:	2100      	movs	r1, #0
 800204e:	4618      	mov	r0, r3
 8002050:	f004 f8b1 	bl	80061b6 <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002054:	1d3b      	adds	r3, r7, #4
 8002056:	2200      	movs	r2, #0
 8002058:	601a      	str	r2, [r3, #0]
 800205a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 800205c:	4b22      	ldr	r3, [pc, #136]	@ (80020e8 <MX_TIM8_Init+0xa8>)
 800205e:	4a23      	ldr	r2, [pc, #140]	@ (80020ec <MX_TIM8_Init+0xac>)
 8002060:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 80 - 1;
 8002062:	4b21      	ldr	r3, [pc, #132]	@ (80020e8 <MX_TIM8_Init+0xa8>)
 8002064:	224f      	movs	r2, #79	@ 0x4f
 8002066:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002068:	4b1f      	ldr	r3, [pc, #124]	@ (80020e8 <MX_TIM8_Init+0xa8>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 800206e:	4b1e      	ldr	r3, [pc, #120]	@ (80020e8 <MX_TIM8_Init+0xa8>)
 8002070:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002074:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002076:	4b1c      	ldr	r3, [pc, #112]	@ (80020e8 <MX_TIM8_Init+0xa8>)
 8002078:	2200      	movs	r2, #0
 800207a:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 800207c:	4b1a      	ldr	r3, [pc, #104]	@ (80020e8 <MX_TIM8_Init+0xa8>)
 800207e:	2200      	movs	r2, #0
 8002080:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002082:	4b19      	ldr	r3, [pc, #100]	@ (80020e8 <MX_TIM8_Init+0xa8>)
 8002084:	2200      	movs	r2, #0
 8002086:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002088:	2303      	movs	r3, #3
 800208a:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800208c:	2300      	movs	r3, #0
 800208e:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002090:	2301      	movs	r3, #1
 8002092:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002094:	2300      	movs	r3, #0
 8002096:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8002098:	2300      	movs	r3, #0
 800209a:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800209c:	2300      	movs	r3, #0
 800209e:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80020a0:	2301      	movs	r3, #1
 80020a2:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80020a4:	2300      	movs	r3, #0
 80020a6:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfig.IC2Filter = 0;
 80020a8:	2300      	movs	r3, #0
 80020aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK) {
 80020ac:	f107 030c 	add.w	r3, r7, #12
 80020b0:	4619      	mov	r1, r3
 80020b2:	480d      	ldr	r0, [pc, #52]	@ (80020e8 <MX_TIM8_Init+0xa8>)
 80020b4:	f001 fdf6 	bl	8003ca4 <HAL_TIM_Encoder_Init>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_TIM8_Init+0x82>
		Error_Handler();
 80020be:	f000 f98b 	bl	80023d8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020c2:	2300      	movs	r3, #0
 80020c4:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig)
 80020ca:	1d3b      	adds	r3, r7, #4
 80020cc:	4619      	mov	r1, r3
 80020ce:	4806      	ldr	r0, [pc, #24]	@ (80020e8 <MX_TIM8_Init+0xa8>)
 80020d0:	f002 fbc2 	bl	8004858 <HAL_TIMEx_MasterConfigSynchronization>
 80020d4:	4603      	mov	r3, r0
 80020d6:	2b00      	cmp	r3, #0
 80020d8:	d001      	beq.n	80020de <MX_TIM8_Init+0x9e>
			!= HAL_OK) {
		Error_Handler();
 80020da:	f000 f97d 	bl	80023d8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 80020de:	bf00      	nop
 80020e0:	3730      	adds	r7, #48	@ 0x30
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	2000035c 	.word	0x2000035c
 80020ec:	40010400 	.word	0x40010400

080020f0 <MX_TIM9_Init>:
/**
 * @brief TIM9 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM9_Init(void) {
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b08c      	sub	sp, #48	@ 0x30
 80020f4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM9_Init 0 */

	/* USER CODE END TIM9_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80020f6:	f107 0320 	add.w	r3, r7, #32
 80020fa:	2200      	movs	r2, #0
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	605a      	str	r2, [r3, #4]
 8002100:	609a      	str	r2, [r3, #8]
 8002102:	60da      	str	r2, [r3, #12]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002104:	1d3b      	adds	r3, r7, #4
 8002106:	2200      	movs	r2, #0
 8002108:	601a      	str	r2, [r3, #0]
 800210a:	605a      	str	r2, [r3, #4]
 800210c:	609a      	str	r2, [r3, #8]
 800210e:	60da      	str	r2, [r3, #12]
 8002110:	611a      	str	r2, [r3, #16]
 8002112:	615a      	str	r2, [r3, #20]
 8002114:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM9_Init 1 */

	/* USER CODE END TIM9_Init 1 */
	htim9.Instance = TIM9;
 8002116:	4b2b      	ldr	r3, [pc, #172]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 8002118:	4a2b      	ldr	r2, [pc, #172]	@ (80021c8 <MX_TIM9_Init+0xd8>)
 800211a:	601a      	str	r2, [r3, #0]
	htim9.Init.Prescaler = 80 - 1;
 800211c:	4b29      	ldr	r3, [pc, #164]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 800211e:	224f      	movs	r2, #79	@ 0x4f
 8002120:	605a      	str	r2, [r3, #4]
	htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002122:	4b28      	ldr	r3, [pc, #160]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 8002124:	2200      	movs	r2, #0
 8002126:	609a      	str	r2, [r3, #8]
	htim9.Init.Period = 1000 - 1;
 8002128:	4b26      	ldr	r3, [pc, #152]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 800212a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800212e:	60da      	str	r2, [r3, #12]
	htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002130:	4b24      	ldr	r3, [pc, #144]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 8002132:	2200      	movs	r2, #0
 8002134:	611a      	str	r2, [r3, #16]
	htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002136:	4b23      	ldr	r3, [pc, #140]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 8002138:	2200      	movs	r2, #0
 800213a:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim9) != HAL_OK) {
 800213c:	4821      	ldr	r0, [pc, #132]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 800213e:	f001 fc41 	bl	80039c4 <HAL_TIM_Base_Init>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_TIM9_Init+0x5c>
		Error_Handler();
 8002148:	f000 f946 	bl	80023d8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800214c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002150:	623b      	str	r3, [r7, #32]
	if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK) {
 8002152:	f107 0320 	add.w	r3, r7, #32
 8002156:	4619      	mov	r1, r3
 8002158:	481a      	ldr	r0, [pc, #104]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 800215a:	f001 ff99 	bl	8004090 <HAL_TIM_ConfigClockSource>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d001      	beq.n	8002168 <MX_TIM9_Init+0x78>
		Error_Handler();
 8002164:	f000 f938 	bl	80023d8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim9) != HAL_OK) {
 8002168:	4816      	ldr	r0, [pc, #88]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 800216a:	f001 fc7a 	bl	8003a62 <HAL_TIM_PWM_Init>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <MX_TIM9_Init+0x88>
		Error_Handler();
 8002174:	f000 f930 	bl	80023d8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002178:	2360      	movs	r3, #96	@ 0x60
 800217a:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 800217c:	2300      	movs	r3, #0
 800217e:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002180:	2300      	movs	r3, #0
 8002182:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002184:	2300      	movs	r3, #0
 8002186:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1)
 8002188:	1d3b      	adds	r3, r7, #4
 800218a:	2200      	movs	r2, #0
 800218c:	4619      	mov	r1, r3
 800218e:	480d      	ldr	r0, [pc, #52]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 8002190:	f001 febc 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 8002194:	4603      	mov	r3, r0
 8002196:	2b00      	cmp	r3, #0
 8002198:	d001      	beq.n	800219e <MX_TIM9_Init+0xae>
			!= HAL_OK) {
		Error_Handler();
 800219a:	f000 f91d 	bl	80023d8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2)
 800219e:	1d3b      	adds	r3, r7, #4
 80021a0:	2204      	movs	r2, #4
 80021a2:	4619      	mov	r1, r3
 80021a4:	4807      	ldr	r0, [pc, #28]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 80021a6:	f001 feb1 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 80021aa:	4603      	mov	r3, r0
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d001      	beq.n	80021b4 <MX_TIM9_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 80021b0:	f000 f912 	bl	80023d8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM9_Init 2 */

	/* USER CODE END TIM9_Init 2 */
	HAL_TIM_MspPostInit(&htim9);
 80021b4:	4803      	ldr	r0, [pc, #12]	@ (80021c4 <MX_TIM9_Init+0xd4>)
 80021b6:	f000 fa87 	bl	80026c8 <HAL_TIM_MspPostInit>

}
 80021ba:	bf00      	nop
 80021bc:	3730      	adds	r7, #48	@ 0x30
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	200003a4 	.word	0x200003a4
 80021c8:	40014000 	.word	0x40014000

080021cc <MX_TIM12_Init>:
/**
 * @brief TIM12 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM12_Init(void) {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b08c      	sub	sp, #48	@ 0x30
 80021d0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM12_Init 0 */

	/* USER CODE END TIM12_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80021d2:	f107 0320 	add.w	r3, r7, #32
 80021d6:	2200      	movs	r2, #0
 80021d8:	601a      	str	r2, [r3, #0]
 80021da:	605a      	str	r2, [r3, #4]
 80021dc:	609a      	str	r2, [r3, #8]
 80021de:	60da      	str	r2, [r3, #12]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 80021e0:	1d3b      	adds	r3, r7, #4
 80021e2:	2200      	movs	r2, #0
 80021e4:	601a      	str	r2, [r3, #0]
 80021e6:	605a      	str	r2, [r3, #4]
 80021e8:	609a      	str	r2, [r3, #8]
 80021ea:	60da      	str	r2, [r3, #12]
 80021ec:	611a      	str	r2, [r3, #16]
 80021ee:	615a      	str	r2, [r3, #20]
 80021f0:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM12_Init 1 */

	/* USER CODE END TIM12_Init 1 */
	htim12.Instance = TIM12;
 80021f2:	4b2b      	ldr	r3, [pc, #172]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 80021f4:	4a2b      	ldr	r2, [pc, #172]	@ (80022a4 <MX_TIM12_Init+0xd8>)
 80021f6:	601a      	str	r2, [r3, #0]
	htim12.Init.Prescaler = 80 - 1;
 80021f8:	4b29      	ldr	r3, [pc, #164]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 80021fa:	224f      	movs	r2, #79	@ 0x4f
 80021fc:	605a      	str	r2, [r3, #4]
	htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021fe:	4b28      	ldr	r3, [pc, #160]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 8002200:	2200      	movs	r2, #0
 8002202:	609a      	str	r2, [r3, #8]
	htim12.Init.Period = 1000 - 1;
 8002204:	4b26      	ldr	r3, [pc, #152]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 8002206:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800220a:	60da      	str	r2, [r3, #12]
	htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800220c:	4b24      	ldr	r3, [pc, #144]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 800220e:	2200      	movs	r2, #0
 8002210:	611a      	str	r2, [r3, #16]
	htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002212:	4b23      	ldr	r3, [pc, #140]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 8002214:	2200      	movs	r2, #0
 8002216:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim12) != HAL_OK) {
 8002218:	4821      	ldr	r0, [pc, #132]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 800221a:	f001 fbd3 	bl	80039c4 <HAL_TIM_Base_Init>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <MX_TIM12_Init+0x5c>
		Error_Handler();
 8002224:	f000 f8d8 	bl	80023d8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002228:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800222c:	623b      	str	r3, [r7, #32]
	if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK) {
 800222e:	f107 0320 	add.w	r3, r7, #32
 8002232:	4619      	mov	r1, r3
 8002234:	481a      	ldr	r0, [pc, #104]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 8002236:	f001 ff2b 	bl	8004090 <HAL_TIM_ConfigClockSource>
 800223a:	4603      	mov	r3, r0
 800223c:	2b00      	cmp	r3, #0
 800223e:	d001      	beq.n	8002244 <MX_TIM12_Init+0x78>
		Error_Handler();
 8002240:	f000 f8ca 	bl	80023d8 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim12) != HAL_OK) {
 8002244:	4816      	ldr	r0, [pc, #88]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 8002246:	f001 fc0c 	bl	8003a62 <HAL_TIM_PWM_Init>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <MX_TIM12_Init+0x88>
		Error_Handler();
 8002250:	f000 f8c2 	bl	80023d8 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002254:	2360      	movs	r3, #96	@ 0x60
 8002256:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800225c:	2300      	movs	r3, #0
 800225e:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002260:	2300      	movs	r3, #0
 8002262:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1)
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	2200      	movs	r2, #0
 8002268:	4619      	mov	r1, r3
 800226a:	480d      	ldr	r0, [pc, #52]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 800226c:	f001 fe4e 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <MX_TIM12_Init+0xae>
			!= HAL_OK) {
		Error_Handler();
 8002276:	f000 f8af 	bl	80023d8 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2)
 800227a:	1d3b      	adds	r3, r7, #4
 800227c:	2204      	movs	r2, #4
 800227e:	4619      	mov	r1, r3
 8002280:	4807      	ldr	r0, [pc, #28]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 8002282:	f001 fe43 	bl	8003f0c <HAL_TIM_PWM_ConfigChannel>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_TIM12_Init+0xc4>
			!= HAL_OK) {
		Error_Handler();
 800228c:	f000 f8a4 	bl	80023d8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM12_Init 2 */

	/* USER CODE END TIM12_Init 2 */
	HAL_TIM_MspPostInit(&htim12);
 8002290:	4803      	ldr	r0, [pc, #12]	@ (80022a0 <MX_TIM12_Init+0xd4>)
 8002292:	f000 fa19 	bl	80026c8 <HAL_TIM_MspPostInit>

}
 8002296:	bf00      	nop
 8002298:	3730      	adds	r7, #48	@ 0x30
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	200003ec 	.word	0x200003ec
 80022a4:	40001800 	.word	0x40001800

080022a8 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80022a8:	b580      	push	{r7, lr}
 80022aa:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80022ac:	4b11      	ldr	r3, [pc, #68]	@ (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022ae:	4a12      	ldr	r2, [pc, #72]	@ (80022f8 <MX_USART2_UART_Init+0x50>)
 80022b0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 9600;
 80022b2:	4b10      	ldr	r3, [pc, #64]	@ (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022b4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80022b8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022ba:	4b0e      	ldr	r3, [pc, #56]	@ (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022bc:	2200      	movs	r2, #0
 80022be:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 80022c0:	4b0c      	ldr	r3, [pc, #48]	@ (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 80022c6:	4b0b      	ldr	r3, [pc, #44]	@ (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 80022cc:	4b09      	ldr	r3, [pc, #36]	@ (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022ce:	220c      	movs	r2, #12
 80022d0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022d2:	4b08      	ldr	r3, [pc, #32]	@ (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022d4:	2200      	movs	r2, #0
 80022d6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022d8:	4b06      	ldr	r3, [pc, #24]	@ (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022da:	2200      	movs	r2, #0
 80022dc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 80022de:	4805      	ldr	r0, [pc, #20]	@ (80022f4 <MX_USART2_UART_Init+0x4c>)
 80022e0:	f002 fb36 	bl	8004950 <HAL_UART_Init>
 80022e4:	4603      	mov	r3, r0
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d001      	beq.n	80022ee <MX_USART2_UART_Init+0x46>
		Error_Handler();
 80022ea:	f000 f875 	bl	80023d8 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80022ee:	bf00      	nop
 80022f0:	bd80      	pop	{r7, pc}
 80022f2:	bf00      	nop
 80022f4:	20000434 	.word	0x20000434
 80022f8:	40004400 	.word	0x40004400

080022fc <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80022fc:	b480      	push	{r7}
 80022fe:	b087      	sub	sp, #28
 8002300:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002302:	2300      	movs	r3, #0
 8002304:	617b      	str	r3, [r7, #20]
 8002306:	4b25      	ldr	r3, [pc, #148]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800230a:	4a24      	ldr	r2, [pc, #144]	@ (800239c <MX_GPIO_Init+0xa0>)
 800230c:	f043 0310 	orr.w	r3, r3, #16
 8002310:	6313      	str	r3, [r2, #48]	@ 0x30
 8002312:	4b22      	ldr	r3, [pc, #136]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002314:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002316:	f003 0310 	and.w	r3, r3, #16
 800231a:	617b      	str	r3, [r7, #20]
 800231c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	4b1e      	ldr	r3, [pc, #120]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002326:	4a1d      	ldr	r2, [pc, #116]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	6313      	str	r3, [r2, #48]	@ 0x30
 800232e:	4b1b      	ldr	r3, [pc, #108]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	613b      	str	r3, [r7, #16]
 8002338:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	4b17      	ldr	r3, [pc, #92]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002342:	4a16      	ldr	r2, [pc, #88]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002344:	f043 0302 	orr.w	r3, r3, #2
 8002348:	6313      	str	r3, [r2, #48]	@ 0x30
 800234a:	4b14      	ldr	r3, [pc, #80]	@ (800239c <MX_GPIO_Init+0xa0>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60bb      	str	r3, [r7, #8]
 800235a:	4b10      	ldr	r3, [pc, #64]	@ (800239c <MX_GPIO_Init+0xa0>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235e:	4a0f      	ldr	r2, [pc, #60]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002360:	f043 0308 	orr.w	r3, r3, #8
 8002364:	6313      	str	r3, [r2, #48]	@ 0x30
 8002366:	4b0d      	ldr	r3, [pc, #52]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	f003 0308 	and.w	r3, r3, #8
 800236e:	60bb      	str	r3, [r7, #8]
 8002370:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	607b      	str	r3, [r7, #4]
 8002376:	4b09      	ldr	r3, [pc, #36]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237a:	4a08      	ldr	r2, [pc, #32]	@ (800239c <MX_GPIO_Init+0xa0>)
 800237c:	f043 0304 	orr.w	r3, r3, #4
 8002380:	6313      	str	r3, [r2, #48]	@ 0x30
 8002382:	4b06      	ldr	r3, [pc, #24]	@ (800239c <MX_GPIO_Init+0xa0>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002386:	f003 0304 	and.w	r3, r3, #4
 800238a:	607b      	str	r3, [r7, #4]
 800238c:	687b      	ldr	r3, [r7, #4]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 800238e:	bf00      	nop
 8002390:	371c      	adds	r7, #28
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	40023800 	.word	0x40023800

080023a0 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	60b9      	str	r1, [r7, #8]
 80023aa:	607a      	str	r2, [r7, #4]

	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80023ac:	2300      	movs	r3, #0
 80023ae:	617b      	str	r3, [r7, #20]
 80023b0:	e009      	b.n	80023c6 <_write+0x26>
		ITM_SendChar(*ptr++);
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	1c5a      	adds	r2, r3, #1
 80023b6:	60ba      	str	r2, [r7, #8]
 80023b8:	781b      	ldrb	r3, [r3, #0]
 80023ba:	4618      	mov	r0, r3
 80023bc:	f7fe fe12 	bl	8000fe4 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++) {
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	3301      	adds	r3, #1
 80023c4:	617b      	str	r3, [r7, #20]
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	dbf1      	blt.n	80023b2 <_write+0x12>
	}
	return len;
 80023ce:	687b      	ldr	r3, [r7, #4]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80023d8:	b480      	push	{r7}
 80023da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023dc:	b672      	cpsid	i
}
 80023de:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80023e0:	bf00      	nop
 80023e2:	e7fd      	b.n	80023e0 <Error_Handler+0x8>

080023e4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b083      	sub	sp, #12
 80023e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	607b      	str	r3, [r7, #4]
 80023ee:	4b10      	ldr	r3, [pc, #64]	@ (8002430 <HAL_MspInit+0x4c>)
 80023f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f2:	4a0f      	ldr	r2, [pc, #60]	@ (8002430 <HAL_MspInit+0x4c>)
 80023f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80023f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80023fa:	4b0d      	ldr	r3, [pc, #52]	@ (8002430 <HAL_MspInit+0x4c>)
 80023fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002402:	607b      	str	r3, [r7, #4]
 8002404:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002406:	2300      	movs	r3, #0
 8002408:	603b      	str	r3, [r7, #0]
 800240a:	4b09      	ldr	r3, [pc, #36]	@ (8002430 <HAL_MspInit+0x4c>)
 800240c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800240e:	4a08      	ldr	r2, [pc, #32]	@ (8002430 <HAL_MspInit+0x4c>)
 8002410:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002414:	6413      	str	r3, [r2, #64]	@ 0x40
 8002416:	4b06      	ldr	r3, [pc, #24]	@ (8002430 <HAL_MspInit+0x4c>)
 8002418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800241e:	603b      	str	r3, [r7, #0]
 8002420:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002422:	bf00      	nop
 8002424:	370c      	adds	r7, #12
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	40023800 	.word	0x40023800

08002434 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b090      	sub	sp, #64	@ 0x40
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800243c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002440:	2200      	movs	r2, #0
 8002442:	601a      	str	r2, [r3, #0]
 8002444:	605a      	str	r2, [r3, #4]
 8002446:	609a      	str	r2, [r3, #8]
 8002448:	60da      	str	r2, [r3, #12]
 800244a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a64      	ldr	r2, [pc, #400]	@ (80025e4 <HAL_TIM_Encoder_MspInit+0x1b0>)
 8002452:	4293      	cmp	r3, r2
 8002454:	d12d      	bne.n	80024b2 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002456:	2300      	movs	r3, #0
 8002458:	62bb      	str	r3, [r7, #40]	@ 0x28
 800245a:	4b63      	ldr	r3, [pc, #396]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800245c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800245e:	4a62      	ldr	r2, [pc, #392]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002460:	f043 0301 	orr.w	r3, r3, #1
 8002464:	6453      	str	r3, [r2, #68]	@ 0x44
 8002466:	4b60      	ldr	r3, [pc, #384]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246a:	f003 0301 	and.w	r3, r3, #1
 800246e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002470:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002472:	2300      	movs	r3, #0
 8002474:	627b      	str	r3, [r7, #36]	@ 0x24
 8002476:	4b5c      	ldr	r3, [pc, #368]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800247a:	4a5b      	ldr	r2, [pc, #364]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800247c:	f043 0310 	orr.w	r3, r3, #16
 8002480:	6313      	str	r3, [r2, #48]	@ 0x30
 8002482:	4b59      	ldr	r3, [pc, #356]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002486:	f003 0310 	and.w	r3, r3, #16
 800248a:	627b      	str	r3, [r7, #36]	@ 0x24
 800248c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 800248e:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8002492:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002494:	2302      	movs	r3, #2
 8002496:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002498:	2301      	movs	r3, #1
 800249a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249c:	2300      	movs	r3, #0
 800249e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024a0:	2301      	movs	r3, #1
 80024a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80024a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80024a8:	4619      	mov	r1, r3
 80024aa:	4850      	ldr	r0, [pc, #320]	@ (80025ec <HAL_TIM_Encoder_MspInit+0x1b8>)
 80024ac:	f000 fc96 	bl	8002ddc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80024b0:	e094      	b.n	80025dc <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM3)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a4e      	ldr	r2, [pc, #312]	@ (80025f0 <HAL_TIM_Encoder_MspInit+0x1bc>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d12c      	bne.n	8002516 <HAL_TIM_Encoder_MspInit+0xe2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80024bc:	2300      	movs	r3, #0
 80024be:	623b      	str	r3, [r7, #32]
 80024c0:	4b49      	ldr	r3, [pc, #292]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024c4:	4a48      	ldr	r2, [pc, #288]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024c6:	f043 0302 	orr.w	r3, r3, #2
 80024ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80024cc:	4b46      	ldr	r3, [pc, #280]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024d0:	f003 0302 	and.w	r3, r3, #2
 80024d4:	623b      	str	r3, [r7, #32]
 80024d6:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024d8:	2300      	movs	r3, #0
 80024da:	61fb      	str	r3, [r7, #28]
 80024dc:	4b42      	ldr	r3, [pc, #264]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024e0:	4a41      	ldr	r2, [pc, #260]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024e2:	f043 0301 	orr.w	r3, r3, #1
 80024e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80024e8:	4b3f      	ldr	r3, [pc, #252]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80024ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024ec:	f003 0301 	and.w	r3, r3, #1
 80024f0:	61fb      	str	r3, [r7, #28]
 80024f2:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024f4:	23c0      	movs	r3, #192	@ 0xc0
 80024f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f8:	2302      	movs	r3, #2
 80024fa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024fc:	2300      	movs	r3, #0
 80024fe:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002500:	2300      	movs	r3, #0
 8002502:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002504:	2302      	movs	r3, #2
 8002506:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002508:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800250c:	4619      	mov	r1, r3
 800250e:	4839      	ldr	r0, [pc, #228]	@ (80025f4 <HAL_TIM_Encoder_MspInit+0x1c0>)
 8002510:	f000 fc64 	bl	8002ddc <HAL_GPIO_Init>
}
 8002514:	e062      	b.n	80025dc <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM5)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	4a37      	ldr	r2, [pc, #220]	@ (80025f8 <HAL_TIM_Encoder_MspInit+0x1c4>)
 800251c:	4293      	cmp	r3, r2
 800251e:	d12c      	bne.n	800257a <HAL_TIM_Encoder_MspInit+0x146>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002520:	2300      	movs	r3, #0
 8002522:	61bb      	str	r3, [r7, #24]
 8002524:	4b30      	ldr	r3, [pc, #192]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002526:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002528:	4a2f      	ldr	r2, [pc, #188]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800252a:	f043 0308 	orr.w	r3, r3, #8
 800252e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002530:	4b2d      	ldr	r3, [pc, #180]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002534:	f003 0308 	and.w	r3, r3, #8
 8002538:	61bb      	str	r3, [r7, #24]
 800253a:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800253c:	2300      	movs	r3, #0
 800253e:	617b      	str	r3, [r7, #20]
 8002540:	4b29      	ldr	r3, [pc, #164]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002542:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002544:	4a28      	ldr	r2, [pc, #160]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002546:	f043 0301 	orr.w	r3, r3, #1
 800254a:	6313      	str	r3, [r2, #48]	@ 0x30
 800254c:	4b26      	ldr	r3, [pc, #152]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800254e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002550:	f003 0301 	and.w	r3, r3, #1
 8002554:	617b      	str	r3, [r7, #20]
 8002556:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002558:	2303      	movs	r3, #3
 800255a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800255c:	2302      	movs	r3, #2
 800255e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002560:	2300      	movs	r3, #0
 8002562:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002564:	2300      	movs	r3, #0
 8002566:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8002568:	2302      	movs	r3, #2
 800256a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800256c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8002570:	4619      	mov	r1, r3
 8002572:	4820      	ldr	r0, [pc, #128]	@ (80025f4 <HAL_TIM_Encoder_MspInit+0x1c0>)
 8002574:	f000 fc32 	bl	8002ddc <HAL_GPIO_Init>
}
 8002578:	e030      	b.n	80025dc <HAL_TIM_Encoder_MspInit+0x1a8>
  else if(htim_encoder->Instance==TIM8)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4a1f      	ldr	r2, [pc, #124]	@ (80025fc <HAL_TIM_Encoder_MspInit+0x1c8>)
 8002580:	4293      	cmp	r3, r2
 8002582:	d12b      	bne.n	80025dc <HAL_TIM_Encoder_MspInit+0x1a8>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002584:	2300      	movs	r3, #0
 8002586:	613b      	str	r3, [r7, #16]
 8002588:	4b17      	ldr	r3, [pc, #92]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800258a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258c:	4a16      	ldr	r2, [pc, #88]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800258e:	f043 0302 	orr.w	r3, r3, #2
 8002592:	6453      	str	r3, [r2, #68]	@ 0x44
 8002594:	4b14      	ldr	r3, [pc, #80]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 8002596:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	613b      	str	r3, [r7, #16]
 800259e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025a0:	2300      	movs	r3, #0
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	4b10      	ldr	r3, [pc, #64]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80025a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025a8:	4a0f      	ldr	r2, [pc, #60]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80025aa:	f043 0304 	orr.w	r3, r3, #4
 80025ae:	6313      	str	r3, [r2, #48]	@ 0x30
 80025b0:	4b0d      	ldr	r3, [pc, #52]	@ (80025e8 <HAL_TIM_Encoder_MspInit+0x1b4>)
 80025b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b4:	f003 0304 	and.w	r3, r3, #4
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80025bc:	23c0      	movs	r3, #192	@ 0xc0
 80025be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c0:	2302      	movs	r3, #2
 80025c2:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c4:	2300      	movs	r3, #0
 80025c6:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025c8:	2300      	movs	r3, #0
 80025ca:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80025cc:	2303      	movs	r3, #3
 80025ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025d0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80025d4:	4619      	mov	r1, r3
 80025d6:	480a      	ldr	r0, [pc, #40]	@ (8002600 <HAL_TIM_Encoder_MspInit+0x1cc>)
 80025d8:	f000 fc00 	bl	8002ddc <HAL_GPIO_Init>
}
 80025dc:	bf00      	nop
 80025de:	3740      	adds	r7, #64	@ 0x40
 80025e0:	46bd      	mov	sp, r7
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	40010000 	.word	0x40010000
 80025e8:	40023800 	.word	0x40023800
 80025ec:	40021000 	.word	0x40021000
 80025f0:	40000400 	.word	0x40000400
 80025f4:	40020000 	.word	0x40020000
 80025f8:	40000c00 	.word	0x40000c00
 80025fc:	40010400 	.word	0x40010400
 8002600:	40020800 	.word	0x40020800

08002604 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002604:	b480      	push	{r7}
 8002606:	b087      	sub	sp, #28
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002614:	d10e      	bne.n	8002634 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002616:	2300      	movs	r3, #0
 8002618:	617b      	str	r3, [r7, #20]
 800261a:	4b27      	ldr	r3, [pc, #156]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 800261c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261e:	4a26      	ldr	r2, [pc, #152]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	6413      	str	r3, [r2, #64]	@ 0x40
 8002626:	4b24      	ldr	r3, [pc, #144]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 8002628:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262a:	f003 0301 	and.w	r3, r3, #1
 800262e:	617b      	str	r3, [r7, #20]
 8002630:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 8002632:	e03a      	b.n	80026aa <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	4a20      	ldr	r2, [pc, #128]	@ (80026bc <HAL_TIM_Base_MspInit+0xb8>)
 800263a:	4293      	cmp	r3, r2
 800263c:	d10e      	bne.n	800265c <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	613b      	str	r3, [r7, #16]
 8002642:	4b1d      	ldr	r3, [pc, #116]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002646:	4a1c      	ldr	r2, [pc, #112]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 8002648:	f043 0304 	orr.w	r3, r3, #4
 800264c:	6413      	str	r3, [r2, #64]	@ 0x40
 800264e:	4b1a      	ldr	r3, [pc, #104]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002652:	f003 0304 	and.w	r3, r3, #4
 8002656:	613b      	str	r3, [r7, #16]
 8002658:	693b      	ldr	r3, [r7, #16]
}
 800265a:	e026      	b.n	80026aa <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM9)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	4a17      	ldr	r2, [pc, #92]	@ (80026c0 <HAL_TIM_Base_MspInit+0xbc>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d10e      	bne.n	8002684 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
 800266a:	4b13      	ldr	r3, [pc, #76]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 800266c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800266e:	4a12      	ldr	r2, [pc, #72]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 8002670:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002674:	6453      	str	r3, [r2, #68]	@ 0x44
 8002676:	4b10      	ldr	r3, [pc, #64]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 8002678:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800267a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800267e:	60fb      	str	r3, [r7, #12]
 8002680:	68fb      	ldr	r3, [r7, #12]
}
 8002682:	e012      	b.n	80026aa <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM12)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a0e      	ldr	r2, [pc, #56]	@ (80026c4 <HAL_TIM_Base_MspInit+0xc0>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d10d      	bne.n	80026aa <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	60bb      	str	r3, [r7, #8]
 8002692:	4b09      	ldr	r3, [pc, #36]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 8002694:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002696:	4a08      	ldr	r2, [pc, #32]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 8002698:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800269c:	6413      	str	r3, [r2, #64]	@ 0x40
 800269e:	4b06      	ldr	r3, [pc, #24]	@ (80026b8 <HAL_TIM_Base_MspInit+0xb4>)
 80026a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026a6:	60bb      	str	r3, [r7, #8]
 80026a8:	68bb      	ldr	r3, [r7, #8]
}
 80026aa:	bf00      	nop
 80026ac:	371c      	adds	r7, #28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b4:	4770      	bx	lr
 80026b6:	bf00      	nop
 80026b8:	40023800 	.word	0x40023800
 80026bc:	40000800 	.word	0x40000800
 80026c0:	40014000 	.word	0x40014000
 80026c4:	40001800 	.word	0x40001800

080026c8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80026c8:	b580      	push	{r7, lr}
 80026ca:	b08c      	sub	sp, #48	@ 0x30
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d0:	f107 031c 	add.w	r3, r7, #28
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]
 80026d8:	605a      	str	r2, [r3, #4]
 80026da:	609a      	str	r2, [r3, #8]
 80026dc:	60da      	str	r2, [r3, #12]
 80026de:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026e8:	d11f      	bne.n	800272a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ea:	2300      	movs	r3, #0
 80026ec:	61bb      	str	r3, [r7, #24]
 80026ee:	4b47      	ldr	r3, [pc, #284]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 80026f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026f2:	4a46      	ldr	r2, [pc, #280]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 80026f4:	f043 0302 	orr.w	r3, r3, #2
 80026f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80026fa:	4b44      	ldr	r3, [pc, #272]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 80026fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fe:	f003 0302 	and.w	r3, r3, #2
 8002702:	61bb      	str	r3, [r7, #24]
 8002704:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002706:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800270a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270c:	2302      	movs	r3, #2
 800270e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002710:	2300      	movs	r3, #0
 8002712:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002714:	2300      	movs	r3, #0
 8002716:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002718:	2301      	movs	r3, #1
 800271a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800271c:	f107 031c 	add.w	r3, r7, #28
 8002720:	4619      	mov	r1, r3
 8002722:	483b      	ldr	r0, [pc, #236]	@ (8002810 <HAL_TIM_MspPostInit+0x148>)
 8002724:	f000 fb5a 	bl	8002ddc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 8002728:	e06c      	b.n	8002804 <HAL_TIM_MspPostInit+0x13c>
  else if(htim->Instance==TIM4)
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4a39      	ldr	r2, [pc, #228]	@ (8002814 <HAL_TIM_MspPostInit+0x14c>)
 8002730:	4293      	cmp	r3, r2
 8002732:	d11f      	bne.n	8002774 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002734:	2300      	movs	r3, #0
 8002736:	617b      	str	r3, [r7, #20]
 8002738:	4b34      	ldr	r3, [pc, #208]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 800273a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273c:	4a33      	ldr	r2, [pc, #204]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 800273e:	f043 0308 	orr.w	r3, r3, #8
 8002742:	6313      	str	r3, [r2, #48]	@ 0x30
 8002744:	4b31      	ldr	r3, [pc, #196]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 8002746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002748:	f003 0308 	and.w	r3, r3, #8
 800274c:	617b      	str	r3, [r7, #20]
 800274e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002750:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002756:	2302      	movs	r3, #2
 8002758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275a:	2300      	movs	r3, #0
 800275c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275e:	2300      	movs	r3, #0
 8002760:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002762:	2302      	movs	r3, #2
 8002764:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002766:	f107 031c 	add.w	r3, r7, #28
 800276a:	4619      	mov	r1, r3
 800276c:	482a      	ldr	r0, [pc, #168]	@ (8002818 <HAL_TIM_MspPostInit+0x150>)
 800276e:	f000 fb35 	bl	8002ddc <HAL_GPIO_Init>
}
 8002772:	e047      	b.n	8002804 <HAL_TIM_MspPostInit+0x13c>
  else if(htim->Instance==TIM9)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a28      	ldr	r2, [pc, #160]	@ (800281c <HAL_TIM_MspPostInit+0x154>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d11e      	bne.n	80027bc <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800277e:	2300      	movs	r3, #0
 8002780:	613b      	str	r3, [r7, #16]
 8002782:	4b22      	ldr	r3, [pc, #136]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	4a21      	ldr	r2, [pc, #132]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 8002788:	f043 0310 	orr.w	r3, r3, #16
 800278c:	6313      	str	r3, [r2, #48]	@ 0x30
 800278e:	4b1f      	ldr	r3, [pc, #124]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	f003 0310 	and.w	r3, r3, #16
 8002796:	613b      	str	r3, [r7, #16]
 8002798:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800279a:	2360      	movs	r3, #96	@ 0x60
 800279c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800279e:	2302      	movs	r3, #2
 80027a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a2:	2300      	movs	r3, #0
 80027a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a6:	2300      	movs	r3, #0
 80027a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80027aa:	2303      	movs	r3, #3
 80027ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027ae:	f107 031c 	add.w	r3, r7, #28
 80027b2:	4619      	mov	r1, r3
 80027b4:	481a      	ldr	r0, [pc, #104]	@ (8002820 <HAL_TIM_MspPostInit+0x158>)
 80027b6:	f000 fb11 	bl	8002ddc <HAL_GPIO_Init>
}
 80027ba:	e023      	b.n	8002804 <HAL_TIM_MspPostInit+0x13c>
  else if(htim->Instance==TIM12)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a18      	ldr	r2, [pc, #96]	@ (8002824 <HAL_TIM_MspPostInit+0x15c>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d11e      	bne.n	8002804 <HAL_TIM_MspPostInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027c6:	2300      	movs	r3, #0
 80027c8:	60fb      	str	r3, [r7, #12]
 80027ca:	4b10      	ldr	r3, [pc, #64]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 80027cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ce:	4a0f      	ldr	r2, [pc, #60]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 80027d0:	f043 0302 	orr.w	r3, r3, #2
 80027d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80027d6:	4b0d      	ldr	r3, [pc, #52]	@ (800280c <HAL_TIM_MspPostInit+0x144>)
 80027d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	60fb      	str	r3, [r7, #12]
 80027e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80027e2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80027e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e8:	2302      	movs	r3, #2
 80027ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80027ec:	2301      	movs	r3, #1
 80027ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f0:	2300      	movs	r3, #0
 80027f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80027f4:	2309      	movs	r3, #9
 80027f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027f8:	f107 031c 	add.w	r3, r7, #28
 80027fc:	4619      	mov	r1, r3
 80027fe:	4804      	ldr	r0, [pc, #16]	@ (8002810 <HAL_TIM_MspPostInit+0x148>)
 8002800:	f000 faec 	bl	8002ddc <HAL_GPIO_Init>
}
 8002804:	bf00      	nop
 8002806:	3730      	adds	r7, #48	@ 0x30
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40023800 	.word	0x40023800
 8002810:	40020400 	.word	0x40020400
 8002814:	40000800 	.word	0x40000800
 8002818:	40020c00 	.word	0x40020c00
 800281c:	40014000 	.word	0x40014000
 8002820:	40021000 	.word	0x40021000
 8002824:	40001800 	.word	0x40001800

08002828 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b08a      	sub	sp, #40	@ 0x28
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002830:	f107 0314 	add.w	r3, r7, #20
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a19      	ldr	r2, [pc, #100]	@ (80028ac <HAL_UART_MspInit+0x84>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d12b      	bne.n	80028a2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	613b      	str	r3, [r7, #16]
 800284e:	4b18      	ldr	r3, [pc, #96]	@ (80028b0 <HAL_UART_MspInit+0x88>)
 8002850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002852:	4a17      	ldr	r2, [pc, #92]	@ (80028b0 <HAL_UART_MspInit+0x88>)
 8002854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002858:	6413      	str	r3, [r2, #64]	@ 0x40
 800285a:	4b15      	ldr	r3, [pc, #84]	@ (80028b0 <HAL_UART_MspInit+0x88>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	60fb      	str	r3, [r7, #12]
 800286a:	4b11      	ldr	r3, [pc, #68]	@ (80028b0 <HAL_UART_MspInit+0x88>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800286e:	4a10      	ldr	r2, [pc, #64]	@ (80028b0 <HAL_UART_MspInit+0x88>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	6313      	str	r3, [r2, #48]	@ 0x30
 8002876:	4b0e      	ldr	r3, [pc, #56]	@ (80028b0 <HAL_UART_MspInit+0x88>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	60fb      	str	r3, [r7, #12]
 8002880:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002882:	230c      	movs	r3, #12
 8002884:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002886:	2302      	movs	r3, #2
 8002888:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800288e:	2303      	movs	r3, #3
 8002890:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002892:	2307      	movs	r3, #7
 8002894:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002896:	f107 0314 	add.w	r3, r7, #20
 800289a:	4619      	mov	r1, r3
 800289c:	4805      	ldr	r0, [pc, #20]	@ (80028b4 <HAL_UART_MspInit+0x8c>)
 800289e:	f000 fa9d 	bl	8002ddc <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80028a2:	bf00      	nop
 80028a4:	3728      	adds	r7, #40	@ 0x28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40004400 	.word	0x40004400
 80028b0:	40023800 	.word	0x40023800
 80028b4:	40020000 	.word	0x40020000

080028b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80028bc:	bf00      	nop
 80028be:	e7fd      	b.n	80028bc <NMI_Handler+0x4>

080028c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028c4:	bf00      	nop
 80028c6:	e7fd      	b.n	80028c4 <HardFault_Handler+0x4>

080028c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028c8:	b480      	push	{r7}
 80028ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028cc:	bf00      	nop
 80028ce:	e7fd      	b.n	80028cc <MemManage_Handler+0x4>

080028d0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028d0:	b480      	push	{r7}
 80028d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028d4:	bf00      	nop
 80028d6:	e7fd      	b.n	80028d4 <BusFault_Handler+0x4>

080028d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028dc:	bf00      	nop
 80028de:	e7fd      	b.n	80028dc <UsageFault_Handler+0x4>

080028e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028e0:	b480      	push	{r7}
 80028e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028e4:	bf00      	nop
 80028e6:	46bd      	mov	sp, r7
 80028e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ec:	4770      	bx	lr

080028ee <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028ee:	b480      	push	{r7}
 80028f0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028f2:	bf00      	nop
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr

080028fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002900:	bf00      	nop
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800290a:	b580      	push	{r7, lr}
 800290c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800290e:	f000 f93b 	bl	8002b88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}

08002916 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002916:	b480      	push	{r7}
 8002918:	af00      	add	r7, sp, #0
  return 1;
 800291a:	2301      	movs	r3, #1
}
 800291c:	4618      	mov	r0, r3
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr

08002926 <_kill>:

int _kill(int pid, int sig)
{
 8002926:	b580      	push	{r7, lr}
 8002928:	b082      	sub	sp, #8
 800292a:	af00      	add	r7, sp, #0
 800292c:	6078      	str	r0, [r7, #4]
 800292e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002930:	f003 fc94 	bl	800625c <__errno>
 8002934:	4603      	mov	r3, r0
 8002936:	2216      	movs	r2, #22
 8002938:	601a      	str	r2, [r3, #0]
  return -1;
 800293a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800293e:	4618      	mov	r0, r3
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}

08002946 <_exit>:

void _exit (int status)
{
 8002946:	b580      	push	{r7, lr}
 8002948:	b082      	sub	sp, #8
 800294a:	af00      	add	r7, sp, #0
 800294c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800294e:	f04f 31ff 	mov.w	r1, #4294967295
 8002952:	6878      	ldr	r0, [r7, #4]
 8002954:	f7ff ffe7 	bl	8002926 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002958:	bf00      	nop
 800295a:	e7fd      	b.n	8002958 <_exit+0x12>

0800295c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	b086      	sub	sp, #24
 8002960:	af00      	add	r7, sp, #0
 8002962:	60f8      	str	r0, [r7, #12]
 8002964:	60b9      	str	r1, [r7, #8]
 8002966:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002968:	2300      	movs	r3, #0
 800296a:	617b      	str	r3, [r7, #20]
 800296c:	e00a      	b.n	8002984 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800296e:	f3af 8000 	nop.w
 8002972:	4601      	mov	r1, r0
 8002974:	68bb      	ldr	r3, [r7, #8]
 8002976:	1c5a      	adds	r2, r3, #1
 8002978:	60ba      	str	r2, [r7, #8]
 800297a:	b2ca      	uxtb	r2, r1
 800297c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	3301      	adds	r3, #1
 8002982:	617b      	str	r3, [r7, #20]
 8002984:	697a      	ldr	r2, [r7, #20]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	429a      	cmp	r2, r3
 800298a:	dbf0      	blt.n	800296e <_read+0x12>
  }

  return len;
 800298c:	687b      	ldr	r3, [r7, #4]
}
 800298e:	4618      	mov	r0, r3
 8002990:	3718      	adds	r7, #24
 8002992:	46bd      	mov	sp, r7
 8002994:	bd80      	pop	{r7, pc}

08002996 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800299e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	370c      	adds	r7, #12
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr

080029ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029ae:	b480      	push	{r7}
 80029b0:	b083      	sub	sp, #12
 80029b2:	af00      	add	r7, sp, #0
 80029b4:	6078      	str	r0, [r7, #4]
 80029b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80029be:	605a      	str	r2, [r3, #4]
  return 0;
 80029c0:	2300      	movs	r3, #0
}
 80029c2:	4618      	mov	r0, r3
 80029c4:	370c      	adds	r7, #12
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr

080029ce <_isatty>:

int _isatty(int file)
{
 80029ce:	b480      	push	{r7}
 80029d0:	b083      	sub	sp, #12
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80029d6:	2301      	movs	r3, #1
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b085      	sub	sp, #20
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80029f0:	2300      	movs	r3, #0
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3714      	adds	r7, #20
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
	...

08002a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b086      	sub	sp, #24
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a08:	4a14      	ldr	r2, [pc, #80]	@ (8002a5c <_sbrk+0x5c>)
 8002a0a:	4b15      	ldr	r3, [pc, #84]	@ (8002a60 <_sbrk+0x60>)
 8002a0c:	1ad3      	subs	r3, r2, r3
 8002a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a14:	4b13      	ldr	r3, [pc, #76]	@ (8002a64 <_sbrk+0x64>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d102      	bne.n	8002a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a1c:	4b11      	ldr	r3, [pc, #68]	@ (8002a64 <_sbrk+0x64>)
 8002a1e:	4a12      	ldr	r2, [pc, #72]	@ (8002a68 <_sbrk+0x68>)
 8002a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a22:	4b10      	ldr	r3, [pc, #64]	@ (8002a64 <_sbrk+0x64>)
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	4413      	add	r3, r2
 8002a2a:	693a      	ldr	r2, [r7, #16]
 8002a2c:	429a      	cmp	r2, r3
 8002a2e:	d207      	bcs.n	8002a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a30:	f003 fc14 	bl	800625c <__errno>
 8002a34:	4603      	mov	r3, r0
 8002a36:	220c      	movs	r2, #12
 8002a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a3e:	e009      	b.n	8002a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a40:	4b08      	ldr	r3, [pc, #32]	@ (8002a64 <_sbrk+0x64>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a46:	4b07      	ldr	r3, [pc, #28]	@ (8002a64 <_sbrk+0x64>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	4a05      	ldr	r2, [pc, #20]	@ (8002a64 <_sbrk+0x64>)
 8002a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a52:	68fb      	ldr	r3, [r7, #12]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	3718      	adds	r7, #24
 8002a58:	46bd      	mov	sp, r7
 8002a5a:	bd80      	pop	{r7, pc}
 8002a5c:	20020000 	.word	0x20020000
 8002a60:	00000400 	.word	0x00000400
 8002a64:	200004b8 	.word	0x200004b8
 8002a68:	20000610 	.word	0x20000610

08002a6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a70:	4b06      	ldr	r3, [pc, #24]	@ (8002a8c <SystemInit+0x20>)
 8002a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002a76:	4a05      	ldr	r2, [pc, #20]	@ (8002a8c <SystemInit+0x20>)
 8002a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a80:	bf00      	nop
 8002a82:	46bd      	mov	sp, r7
 8002a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a88:	4770      	bx	lr
 8002a8a:	bf00      	nop
 8002a8c:	e000ed00 	.word	0xe000ed00

08002a90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002ac8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002a94:	f7ff ffea 	bl	8002a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a98:	480c      	ldr	r0, [pc, #48]	@ (8002acc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002a9a:	490d      	ldr	r1, [pc, #52]	@ (8002ad0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002a9c:	4a0d      	ldr	r2, [pc, #52]	@ (8002ad4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002a9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002aa0:	e002      	b.n	8002aa8 <LoopCopyDataInit>

08002aa2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002aa2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002aa4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002aa6:	3304      	adds	r3, #4

08002aa8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002aa8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002aaa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002aac:	d3f9      	bcc.n	8002aa2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002aae:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002ab0:	4c0a      	ldr	r4, [pc, #40]	@ (8002adc <LoopFillZerobss+0x22>)
  movs r3, #0
 8002ab2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002ab4:	e001      	b.n	8002aba <LoopFillZerobss>

08002ab6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002ab6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002ab8:	3204      	adds	r2, #4

08002aba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002aba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002abc:	d3fb      	bcc.n	8002ab6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002abe:	f003 fbd3 	bl	8006268 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ac2:	f7ff f80f 	bl	8001ae4 <main>
  bx  lr    
 8002ac6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ac8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002acc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ad0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002ad4:	08009f98 	.word	0x08009f98
  ldr r2, =_sbss
 8002ad8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002adc:	2000060c 	.word	0x2000060c

08002ae0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ae0:	e7fe      	b.n	8002ae0 <ADC_IRQHandler>
	...

08002ae4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ae8:	4b0e      	ldr	r3, [pc, #56]	@ (8002b24 <HAL_Init+0x40>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a0d      	ldr	r2, [pc, #52]	@ (8002b24 <HAL_Init+0x40>)
 8002aee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002af2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002af4:	4b0b      	ldr	r3, [pc, #44]	@ (8002b24 <HAL_Init+0x40>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a0a      	ldr	r2, [pc, #40]	@ (8002b24 <HAL_Init+0x40>)
 8002afa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002afe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b00:	4b08      	ldr	r3, [pc, #32]	@ (8002b24 <HAL_Init+0x40>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a07      	ldr	r2, [pc, #28]	@ (8002b24 <HAL_Init+0x40>)
 8002b06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b0c:	2003      	movs	r0, #3
 8002b0e:	f000 f931 	bl	8002d74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b12:	200f      	movs	r0, #15
 8002b14:	f000 f808 	bl	8002b28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b18:	f7ff fc64 	bl	80023e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
}
 8002b1e:	4618      	mov	r0, r3
 8002b20:	bd80      	pop	{r7, pc}
 8002b22:	bf00      	nop
 8002b24:	40023c00 	.word	0x40023c00

08002b28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b30:	4b12      	ldr	r3, [pc, #72]	@ (8002b7c <HAL_InitTick+0x54>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	4b12      	ldr	r3, [pc, #72]	@ (8002b80 <HAL_InitTick+0x58>)
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b46:	4618      	mov	r0, r3
 8002b48:	f000 f93b 	bl	8002dc2 <HAL_SYSTICK_Config>
 8002b4c:	4603      	mov	r3, r0
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d001      	beq.n	8002b56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	e00e      	b.n	8002b74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	2b0f      	cmp	r3, #15
 8002b5a:	d80a      	bhi.n	8002b72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	f04f 30ff 	mov.w	r0, #4294967295
 8002b64:	f000 f911 	bl	8002d8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b68:	4a06      	ldr	r2, [pc, #24]	@ (8002b84 <HAL_InitTick+0x5c>)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	e000      	b.n	8002b74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	20000004 	.word	0x20000004
 8002b80:	2000000c 	.word	0x2000000c
 8002b84:	20000008 	.word	0x20000008

08002b88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b8c:	4b06      	ldr	r3, [pc, #24]	@ (8002ba8 <HAL_IncTick+0x20>)
 8002b8e:	781b      	ldrb	r3, [r3, #0]
 8002b90:	461a      	mov	r2, r3
 8002b92:	4b06      	ldr	r3, [pc, #24]	@ (8002bac <HAL_IncTick+0x24>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4413      	add	r3, r2
 8002b98:	4a04      	ldr	r2, [pc, #16]	@ (8002bac <HAL_IncTick+0x24>)
 8002b9a:	6013      	str	r3, [r2, #0]
}
 8002b9c:	bf00      	nop
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	2000000c 	.word	0x2000000c
 8002bac:	200004bc 	.word	0x200004bc

08002bb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002bb4:	4b03      	ldr	r3, [pc, #12]	@ (8002bc4 <HAL_GetTick+0x14>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	200004bc 	.word	0x200004bc

08002bc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002bd0:	f7ff ffee 	bl	8002bb0 <HAL_GetTick>
 8002bd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be0:	d005      	beq.n	8002bee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002be2:	4b0a      	ldr	r3, [pc, #40]	@ (8002c0c <HAL_Delay+0x44>)
 8002be4:	781b      	ldrb	r3, [r3, #0]
 8002be6:	461a      	mov	r2, r3
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	4413      	add	r3, r2
 8002bec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bee:	bf00      	nop
 8002bf0:	f7ff ffde 	bl	8002bb0 <HAL_GetTick>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	1ad3      	subs	r3, r2, r3
 8002bfa:	68fa      	ldr	r2, [r7, #12]
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d8f7      	bhi.n	8002bf0 <HAL_Delay+0x28>
  {
  }
}
 8002c00:	bf00      	nop
 8002c02:	bf00      	nop
 8002c04:	3710      	adds	r7, #16
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}
 8002c0a:	bf00      	nop
 8002c0c:	2000000c 	.word	0x2000000c

08002c10 <__NVIC_SetPriorityGrouping>:
{
 8002c10:	b480      	push	{r7}
 8002c12:	b085      	sub	sp, #20
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	f003 0307 	and.w	r3, r3, #7
 8002c1e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c20:	4b0c      	ldr	r3, [pc, #48]	@ (8002c54 <__NVIC_SetPriorityGrouping+0x44>)
 8002c22:	68db      	ldr	r3, [r3, #12]
 8002c24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c26:	68ba      	ldr	r2, [r7, #8]
 8002c28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002c2c:	4013      	ands	r3, r2
 8002c2e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002c3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002c40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c42:	4a04      	ldr	r2, [pc, #16]	@ (8002c54 <__NVIC_SetPriorityGrouping+0x44>)
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	60d3      	str	r3, [r2, #12]
}
 8002c48:	bf00      	nop
 8002c4a:	3714      	adds	r7, #20
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	e000ed00 	.word	0xe000ed00

08002c58 <__NVIC_GetPriorityGrouping>:
{
 8002c58:	b480      	push	{r7}
 8002c5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c5c:	4b04      	ldr	r3, [pc, #16]	@ (8002c70 <__NVIC_GetPriorityGrouping+0x18>)
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	0a1b      	lsrs	r3, r3, #8
 8002c62:	f003 0307 	and.w	r3, r3, #7
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr
 8002c70:	e000ed00 	.word	0xe000ed00

08002c74 <__NVIC_SetPriority>:
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	6039      	str	r1, [r7, #0]
 8002c7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	db0a      	blt.n	8002c9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	b2da      	uxtb	r2, r3
 8002c8c:	490c      	ldr	r1, [pc, #48]	@ (8002cc0 <__NVIC_SetPriority+0x4c>)
 8002c8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c92:	0112      	lsls	r2, r2, #4
 8002c94:	b2d2      	uxtb	r2, r2
 8002c96:	440b      	add	r3, r1
 8002c98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002c9c:	e00a      	b.n	8002cb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	b2da      	uxtb	r2, r3
 8002ca2:	4908      	ldr	r1, [pc, #32]	@ (8002cc4 <__NVIC_SetPriority+0x50>)
 8002ca4:	79fb      	ldrb	r3, [r7, #7]
 8002ca6:	f003 030f 	and.w	r3, r3, #15
 8002caa:	3b04      	subs	r3, #4
 8002cac:	0112      	lsls	r2, r2, #4
 8002cae:	b2d2      	uxtb	r2, r2
 8002cb0:	440b      	add	r3, r1
 8002cb2:	761a      	strb	r2, [r3, #24]
}
 8002cb4:	bf00      	nop
 8002cb6:	370c      	adds	r7, #12
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbe:	4770      	bx	lr
 8002cc0:	e000e100 	.word	0xe000e100
 8002cc4:	e000ed00 	.word	0xe000ed00

08002cc8 <NVIC_EncodePriority>:
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b089      	sub	sp, #36	@ 0x24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	60f8      	str	r0, [r7, #12]
 8002cd0:	60b9      	str	r1, [r7, #8]
 8002cd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f1c3 0307 	rsb	r3, r3, #7
 8002ce2:	2b04      	cmp	r3, #4
 8002ce4:	bf28      	it	cs
 8002ce6:	2304      	movcs	r3, #4
 8002ce8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	3304      	adds	r3, #4
 8002cee:	2b06      	cmp	r3, #6
 8002cf0:	d902      	bls.n	8002cf8 <NVIC_EncodePriority+0x30>
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	3b03      	subs	r3, #3
 8002cf6:	e000      	b.n	8002cfa <NVIC_EncodePriority+0x32>
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8002d00:	69bb      	ldr	r3, [r7, #24]
 8002d02:	fa02 f303 	lsl.w	r3, r2, r3
 8002d06:	43da      	mvns	r2, r3
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	401a      	ands	r2, r3
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d10:	f04f 31ff 	mov.w	r1, #4294967295
 8002d14:	697b      	ldr	r3, [r7, #20]
 8002d16:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1a:	43d9      	mvns	r1, r3
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d20:	4313      	orrs	r3, r2
}
 8002d22:	4618      	mov	r0, r3
 8002d24:	3724      	adds	r7, #36	@ 0x24
 8002d26:	46bd      	mov	sp, r7
 8002d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2c:	4770      	bx	lr
	...

08002d30 <SysTick_Config>:
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b082      	sub	sp, #8
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	3b01      	subs	r3, #1
 8002d3c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d40:	d301      	bcc.n	8002d46 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002d42:	2301      	movs	r3, #1
 8002d44:	e00f      	b.n	8002d66 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d46:	4a0a      	ldr	r2, [pc, #40]	@ (8002d70 <SysTick_Config+0x40>)
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	3b01      	subs	r3, #1
 8002d4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d4e:	210f      	movs	r1, #15
 8002d50:	f04f 30ff 	mov.w	r0, #4294967295
 8002d54:	f7ff ff8e 	bl	8002c74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d58:	4b05      	ldr	r3, [pc, #20]	@ (8002d70 <SysTick_Config+0x40>)
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d5e:	4b04      	ldr	r3, [pc, #16]	@ (8002d70 <SysTick_Config+0x40>)
 8002d60:	2207      	movs	r2, #7
 8002d62:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002d64:	2300      	movs	r3, #0
}
 8002d66:	4618      	mov	r0, r3
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	e000e010 	.word	0xe000e010

08002d74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f7ff ff47 	bl	8002c10 <__NVIC_SetPriorityGrouping>
}
 8002d82:	bf00      	nop
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b086      	sub	sp, #24
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	4603      	mov	r3, r0
 8002d92:	60b9      	str	r1, [r7, #8]
 8002d94:	607a      	str	r2, [r7, #4]
 8002d96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d9c:	f7ff ff5c 	bl	8002c58 <__NVIC_GetPriorityGrouping>
 8002da0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	68b9      	ldr	r1, [r7, #8]
 8002da6:	6978      	ldr	r0, [r7, #20]
 8002da8:	f7ff ff8e 	bl	8002cc8 <NVIC_EncodePriority>
 8002dac:	4602      	mov	r2, r0
 8002dae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002db2:	4611      	mov	r1, r2
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff ff5d 	bl	8002c74 <__NVIC_SetPriority>
}
 8002dba:	bf00      	nop
 8002dbc:	3718      	adds	r7, #24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}

08002dc2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dc2:	b580      	push	{r7, lr}
 8002dc4:	b082      	sub	sp, #8
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dca:	6878      	ldr	r0, [r7, #4]
 8002dcc:	f7ff ffb0 	bl	8002d30 <SysTick_Config>
 8002dd0:	4603      	mov	r3, r0
}
 8002dd2:	4618      	mov	r0, r3
 8002dd4:	3708      	adds	r7, #8
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bd80      	pop	{r7, pc}
	...

08002ddc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b089      	sub	sp, #36	@ 0x24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002de6:	2300      	movs	r3, #0
 8002de8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002dea:	2300      	movs	r3, #0
 8002dec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002dee:	2300      	movs	r3, #0
 8002df0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002df2:	2300      	movs	r3, #0
 8002df4:	61fb      	str	r3, [r7, #28]
 8002df6:	e16b      	b.n	80030d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002df8:	2201      	movs	r2, #1
 8002dfa:	69fb      	ldr	r3, [r7, #28]
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	4013      	ands	r3, r2
 8002e0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e0c:	693a      	ldr	r2, [r7, #16]
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	f040 815a 	bne.w	80030ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	685b      	ldr	r3, [r3, #4]
 8002e1a:	f003 0303 	and.w	r3, r3, #3
 8002e1e:	2b01      	cmp	r3, #1
 8002e20:	d005      	beq.n	8002e2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e22:	683b      	ldr	r3, [r7, #0]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d130      	bne.n	8002e90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	2203      	movs	r2, #3
 8002e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	4013      	ands	r3, r2
 8002e44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	68da      	ldr	r2, [r3, #12]
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e52:	69ba      	ldr	r2, [r7, #24]
 8002e54:	4313      	orrs	r3, r2
 8002e56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	69ba      	ldr	r2, [r7, #24]
 8002e5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e64:	2201      	movs	r2, #1
 8002e66:	69fb      	ldr	r3, [r7, #28]
 8002e68:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6c:	43db      	mvns	r3, r3
 8002e6e:	69ba      	ldr	r2, [r7, #24]
 8002e70:	4013      	ands	r3, r2
 8002e72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	091b      	lsrs	r3, r3, #4
 8002e7a:	f003 0201 	and.w	r2, r3, #1
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	69ba      	ldr	r2, [r7, #24]
 8002e86:	4313      	orrs	r3, r2
 8002e88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	f003 0303 	and.w	r3, r3, #3
 8002e98:	2b03      	cmp	r3, #3
 8002e9a:	d017      	beq.n	8002ecc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	2203      	movs	r2, #3
 8002ea8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eac:	43db      	mvns	r3, r3
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	005b      	lsls	r3, r3, #1
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	69ba      	ldr	r2, [r7, #24]
 8002eca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f003 0303 	and.w	r3, r3, #3
 8002ed4:	2b02      	cmp	r3, #2
 8002ed6:	d123      	bne.n	8002f20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	08da      	lsrs	r2, r3, #3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	3208      	adds	r2, #8
 8002ee0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ee4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ee6:	69fb      	ldr	r3, [r7, #28]
 8002ee8:	f003 0307 	and.w	r3, r3, #7
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	220f      	movs	r2, #15
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	43db      	mvns	r3, r3
 8002ef6:	69ba      	ldr	r2, [r7, #24]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	691a      	ldr	r2, [r3, #16]
 8002f00:	69fb      	ldr	r3, [r7, #28]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	009b      	lsls	r3, r3, #2
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	08da      	lsrs	r2, r3, #3
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	3208      	adds	r2, #8
 8002f1a:	69b9      	ldr	r1, [r7, #24]
 8002f1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	2203      	movs	r2, #3
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	43db      	mvns	r3, r3
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	4013      	ands	r3, r2
 8002f36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f003 0203 	and.w	r2, r3, #3
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	69ba      	ldr	r2, [r7, #24]
 8002f52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	f000 80b4 	beq.w	80030ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f62:	2300      	movs	r3, #0
 8002f64:	60fb      	str	r3, [r7, #12]
 8002f66:	4b60      	ldr	r3, [pc, #384]	@ (80030e8 <HAL_GPIO_Init+0x30c>)
 8002f68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f6a:	4a5f      	ldr	r2, [pc, #380]	@ (80030e8 <HAL_GPIO_Init+0x30c>)
 8002f6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f70:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f72:	4b5d      	ldr	r3, [pc, #372]	@ (80030e8 <HAL_GPIO_Init+0x30c>)
 8002f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f7a:	60fb      	str	r3, [r7, #12]
 8002f7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f7e:	4a5b      	ldr	r2, [pc, #364]	@ (80030ec <HAL_GPIO_Init+0x310>)
 8002f80:	69fb      	ldr	r3, [r7, #28]
 8002f82:	089b      	lsrs	r3, r3, #2
 8002f84:	3302      	adds	r3, #2
 8002f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f8c:	69fb      	ldr	r3, [r7, #28]
 8002f8e:	f003 0303 	and.w	r3, r3, #3
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	220f      	movs	r2, #15
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	43db      	mvns	r3, r3
 8002f9c:	69ba      	ldr	r2, [r7, #24]
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	4a52      	ldr	r2, [pc, #328]	@ (80030f0 <HAL_GPIO_Init+0x314>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d02b      	beq.n	8003002 <HAL_GPIO_Init+0x226>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	4a51      	ldr	r2, [pc, #324]	@ (80030f4 <HAL_GPIO_Init+0x318>)
 8002fae:	4293      	cmp	r3, r2
 8002fb0:	d025      	beq.n	8002ffe <HAL_GPIO_Init+0x222>
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a50      	ldr	r2, [pc, #320]	@ (80030f8 <HAL_GPIO_Init+0x31c>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d01f      	beq.n	8002ffa <HAL_GPIO_Init+0x21e>
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a4f      	ldr	r2, [pc, #316]	@ (80030fc <HAL_GPIO_Init+0x320>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d019      	beq.n	8002ff6 <HAL_GPIO_Init+0x21a>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a4e      	ldr	r2, [pc, #312]	@ (8003100 <HAL_GPIO_Init+0x324>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d013      	beq.n	8002ff2 <HAL_GPIO_Init+0x216>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a4d      	ldr	r2, [pc, #308]	@ (8003104 <HAL_GPIO_Init+0x328>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d00d      	beq.n	8002fee <HAL_GPIO_Init+0x212>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a4c      	ldr	r2, [pc, #304]	@ (8003108 <HAL_GPIO_Init+0x32c>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d007      	beq.n	8002fea <HAL_GPIO_Init+0x20e>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a4b      	ldr	r2, [pc, #300]	@ (800310c <HAL_GPIO_Init+0x330>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d101      	bne.n	8002fe6 <HAL_GPIO_Init+0x20a>
 8002fe2:	2307      	movs	r3, #7
 8002fe4:	e00e      	b.n	8003004 <HAL_GPIO_Init+0x228>
 8002fe6:	2308      	movs	r3, #8
 8002fe8:	e00c      	b.n	8003004 <HAL_GPIO_Init+0x228>
 8002fea:	2306      	movs	r3, #6
 8002fec:	e00a      	b.n	8003004 <HAL_GPIO_Init+0x228>
 8002fee:	2305      	movs	r3, #5
 8002ff0:	e008      	b.n	8003004 <HAL_GPIO_Init+0x228>
 8002ff2:	2304      	movs	r3, #4
 8002ff4:	e006      	b.n	8003004 <HAL_GPIO_Init+0x228>
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e004      	b.n	8003004 <HAL_GPIO_Init+0x228>
 8002ffa:	2302      	movs	r3, #2
 8002ffc:	e002      	b.n	8003004 <HAL_GPIO_Init+0x228>
 8002ffe:	2301      	movs	r3, #1
 8003000:	e000      	b.n	8003004 <HAL_GPIO_Init+0x228>
 8003002:	2300      	movs	r3, #0
 8003004:	69fa      	ldr	r2, [r7, #28]
 8003006:	f002 0203 	and.w	r2, r2, #3
 800300a:	0092      	lsls	r2, r2, #2
 800300c:	4093      	lsls	r3, r2
 800300e:	69ba      	ldr	r2, [r7, #24]
 8003010:	4313      	orrs	r3, r2
 8003012:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003014:	4935      	ldr	r1, [pc, #212]	@ (80030ec <HAL_GPIO_Init+0x310>)
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	089b      	lsrs	r3, r3, #2
 800301a:	3302      	adds	r3, #2
 800301c:	69ba      	ldr	r2, [r7, #24]
 800301e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003022:	4b3b      	ldr	r3, [pc, #236]	@ (8003110 <HAL_GPIO_Init+0x334>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	43db      	mvns	r3, r3
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	4013      	ands	r3, r2
 8003030:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800303a:	2b00      	cmp	r3, #0
 800303c:	d003      	beq.n	8003046 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	693b      	ldr	r3, [r7, #16]
 8003042:	4313      	orrs	r3, r2
 8003044:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003046:	4a32      	ldr	r2, [pc, #200]	@ (8003110 <HAL_GPIO_Init+0x334>)
 8003048:	69bb      	ldr	r3, [r7, #24]
 800304a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800304c:	4b30      	ldr	r3, [pc, #192]	@ (8003110 <HAL_GPIO_Init+0x334>)
 800304e:	68db      	ldr	r3, [r3, #12]
 8003050:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003052:	693b      	ldr	r3, [r7, #16]
 8003054:	43db      	mvns	r3, r3
 8003056:	69ba      	ldr	r2, [r7, #24]
 8003058:	4013      	ands	r3, r2
 800305a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003064:	2b00      	cmp	r3, #0
 8003066:	d003      	beq.n	8003070 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003068:	69ba      	ldr	r2, [r7, #24]
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	4313      	orrs	r3, r2
 800306e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003070:	4a27      	ldr	r2, [pc, #156]	@ (8003110 <HAL_GPIO_Init+0x334>)
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003076:	4b26      	ldr	r3, [pc, #152]	@ (8003110 <HAL_GPIO_Init+0x334>)
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	43db      	mvns	r3, r3
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	4013      	ands	r3, r2
 8003084:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308e:	2b00      	cmp	r3, #0
 8003090:	d003      	beq.n	800309a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003092:	69ba      	ldr	r2, [r7, #24]
 8003094:	693b      	ldr	r3, [r7, #16]
 8003096:	4313      	orrs	r3, r2
 8003098:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800309a:	4a1d      	ldr	r2, [pc, #116]	@ (8003110 <HAL_GPIO_Init+0x334>)
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030a0:	4b1b      	ldr	r3, [pc, #108]	@ (8003110 <HAL_GPIO_Init+0x334>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030a6:	693b      	ldr	r3, [r7, #16]
 80030a8:	43db      	mvns	r3, r3
 80030aa:	69ba      	ldr	r2, [r7, #24]
 80030ac:	4013      	ands	r3, r2
 80030ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d003      	beq.n	80030c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80030bc:	69ba      	ldr	r2, [r7, #24]
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030c4:	4a12      	ldr	r2, [pc, #72]	@ (8003110 <HAL_GPIO_Init+0x334>)
 80030c6:	69bb      	ldr	r3, [r7, #24]
 80030c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030ca:	69fb      	ldr	r3, [r7, #28]
 80030cc:	3301      	adds	r3, #1
 80030ce:	61fb      	str	r3, [r7, #28]
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	2b0f      	cmp	r3, #15
 80030d4:	f67f ae90 	bls.w	8002df8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80030d8:	bf00      	nop
 80030da:	bf00      	nop
 80030dc:	3724      	adds	r7, #36	@ 0x24
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	40023800 	.word	0x40023800
 80030ec:	40013800 	.word	0x40013800
 80030f0:	40020000 	.word	0x40020000
 80030f4:	40020400 	.word	0x40020400
 80030f8:	40020800 	.word	0x40020800
 80030fc:	40020c00 	.word	0x40020c00
 8003100:	40021000 	.word	0x40021000
 8003104:	40021400 	.word	0x40021400
 8003108:	40021800 	.word	0x40021800
 800310c:	40021c00 	.word	0x40021c00
 8003110:	40013c00 	.word	0x40013c00

08003114 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b086      	sub	sp, #24
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	2b00      	cmp	r3, #0
 8003120:	d101      	bne.n	8003126 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e267      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	2b00      	cmp	r3, #0
 8003130:	d075      	beq.n	800321e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003132:	4b88      	ldr	r3, [pc, #544]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003134:	689b      	ldr	r3, [r3, #8]
 8003136:	f003 030c 	and.w	r3, r3, #12
 800313a:	2b04      	cmp	r3, #4
 800313c:	d00c      	beq.n	8003158 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800313e:	4b85      	ldr	r3, [pc, #532]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003146:	2b08      	cmp	r3, #8
 8003148:	d112      	bne.n	8003170 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800314a:	4b82      	ldr	r3, [pc, #520]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003152:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003156:	d10b      	bne.n	8003170 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003158:	4b7e      	ldr	r3, [pc, #504]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d05b      	beq.n	800321c <HAL_RCC_OscConfig+0x108>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d157      	bne.n	800321c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e242      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003178:	d106      	bne.n	8003188 <HAL_RCC_OscConfig+0x74>
 800317a:	4b76      	ldr	r3, [pc, #472]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a75      	ldr	r2, [pc, #468]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003180:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003184:	6013      	str	r3, [r2, #0]
 8003186:	e01d      	b.n	80031c4 <HAL_RCC_OscConfig+0xb0>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003190:	d10c      	bne.n	80031ac <HAL_RCC_OscConfig+0x98>
 8003192:	4b70      	ldr	r3, [pc, #448]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a6f      	ldr	r2, [pc, #444]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003198:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800319c:	6013      	str	r3, [r2, #0]
 800319e:	4b6d      	ldr	r3, [pc, #436]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a6c      	ldr	r2, [pc, #432]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80031a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031a8:	6013      	str	r3, [r2, #0]
 80031aa:	e00b      	b.n	80031c4 <HAL_RCC_OscConfig+0xb0>
 80031ac:	4b69      	ldr	r3, [pc, #420]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4a68      	ldr	r2, [pc, #416]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80031b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031b6:	6013      	str	r3, [r2, #0]
 80031b8:	4b66      	ldr	r3, [pc, #408]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a65      	ldr	r2, [pc, #404]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80031be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d013      	beq.n	80031f4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031cc:	f7ff fcf0 	bl	8002bb0 <HAL_GetTick>
 80031d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031d4:	f7ff fcec 	bl	8002bb0 <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	693b      	ldr	r3, [r7, #16]
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b64      	cmp	r3, #100	@ 0x64
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e207      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031e6:	4b5b      	ldr	r3, [pc, #364]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d0f0      	beq.n	80031d4 <HAL_RCC_OscConfig+0xc0>
 80031f2:	e014      	b.n	800321e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031f4:	f7ff fcdc 	bl	8002bb0 <HAL_GetTick>
 80031f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80031fa:	e008      	b.n	800320e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80031fc:	f7ff fcd8 	bl	8002bb0 <HAL_GetTick>
 8003200:	4602      	mov	r2, r0
 8003202:	693b      	ldr	r3, [r7, #16]
 8003204:	1ad3      	subs	r3, r2, r3
 8003206:	2b64      	cmp	r3, #100	@ 0x64
 8003208:	d901      	bls.n	800320e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800320a:	2303      	movs	r3, #3
 800320c:	e1f3      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800320e:	4b51      	ldr	r3, [pc, #324]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1f0      	bne.n	80031fc <HAL_RCC_OscConfig+0xe8>
 800321a:	e000      	b.n	800321e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800321c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 0302 	and.w	r3, r3, #2
 8003226:	2b00      	cmp	r3, #0
 8003228:	d063      	beq.n	80032f2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800322a:	4b4a      	ldr	r3, [pc, #296]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 800322c:	689b      	ldr	r3, [r3, #8]
 800322e:	f003 030c 	and.w	r3, r3, #12
 8003232:	2b00      	cmp	r3, #0
 8003234:	d00b      	beq.n	800324e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003236:	4b47      	ldr	r3, [pc, #284]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800323e:	2b08      	cmp	r3, #8
 8003240:	d11c      	bne.n	800327c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003242:	4b44      	ldr	r3, [pc, #272]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800324a:	2b00      	cmp	r3, #0
 800324c:	d116      	bne.n	800327c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800324e:	4b41      	ldr	r3, [pc, #260]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f003 0302 	and.w	r3, r3, #2
 8003256:	2b00      	cmp	r3, #0
 8003258:	d005      	beq.n	8003266 <HAL_RCC_OscConfig+0x152>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	68db      	ldr	r3, [r3, #12]
 800325e:	2b01      	cmp	r3, #1
 8003260:	d001      	beq.n	8003266 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003262:	2301      	movs	r3, #1
 8003264:	e1c7      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003266:	4b3b      	ldr	r3, [pc, #236]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	691b      	ldr	r3, [r3, #16]
 8003272:	00db      	lsls	r3, r3, #3
 8003274:	4937      	ldr	r1, [pc, #220]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003276:	4313      	orrs	r3, r2
 8003278:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800327a:	e03a      	b.n	80032f2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	68db      	ldr	r3, [r3, #12]
 8003280:	2b00      	cmp	r3, #0
 8003282:	d020      	beq.n	80032c6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003284:	4b34      	ldr	r3, [pc, #208]	@ (8003358 <HAL_RCC_OscConfig+0x244>)
 8003286:	2201      	movs	r2, #1
 8003288:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800328a:	f7ff fc91 	bl	8002bb0 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003292:	f7ff fc8d 	bl	8002bb0 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e1a8      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f003 0302 	and.w	r3, r3, #2
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d0f0      	beq.n	8003292 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032b0:	4b28      	ldr	r3, [pc, #160]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	691b      	ldr	r3, [r3, #16]
 80032bc:	00db      	lsls	r3, r3, #3
 80032be:	4925      	ldr	r1, [pc, #148]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80032c0:	4313      	orrs	r3, r2
 80032c2:	600b      	str	r3, [r1, #0]
 80032c4:	e015      	b.n	80032f2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032c6:	4b24      	ldr	r3, [pc, #144]	@ (8003358 <HAL_RCC_OscConfig+0x244>)
 80032c8:	2200      	movs	r2, #0
 80032ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032cc:	f7ff fc70 	bl	8002bb0 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80032d4:	f7ff fc6c 	bl	8002bb0 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e187      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032e6:	4b1b      	ldr	r3, [pc, #108]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0302 	and.w	r3, r3, #2
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0308 	and.w	r3, r3, #8
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d036      	beq.n	800336c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	695b      	ldr	r3, [r3, #20]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d016      	beq.n	8003334 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003306:	4b15      	ldr	r3, [pc, #84]	@ (800335c <HAL_RCC_OscConfig+0x248>)
 8003308:	2201      	movs	r2, #1
 800330a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800330c:	f7ff fc50 	bl	8002bb0 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003314:	f7ff fc4c 	bl	8002bb0 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e167      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003326:	4b0b      	ldr	r3, [pc, #44]	@ (8003354 <HAL_RCC_OscConfig+0x240>)
 8003328:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0f0      	beq.n	8003314 <HAL_RCC_OscConfig+0x200>
 8003332:	e01b      	b.n	800336c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003334:	4b09      	ldr	r3, [pc, #36]	@ (800335c <HAL_RCC_OscConfig+0x248>)
 8003336:	2200      	movs	r2, #0
 8003338:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800333a:	f7ff fc39 	bl	8002bb0 <HAL_GetTick>
 800333e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003340:	e00e      	b.n	8003360 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003342:	f7ff fc35 	bl	8002bb0 <HAL_GetTick>
 8003346:	4602      	mov	r2, r0
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	1ad3      	subs	r3, r2, r3
 800334c:	2b02      	cmp	r3, #2
 800334e:	d907      	bls.n	8003360 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003350:	2303      	movs	r3, #3
 8003352:	e150      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
 8003354:	40023800 	.word	0x40023800
 8003358:	42470000 	.word	0x42470000
 800335c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003360:	4b88      	ldr	r3, [pc, #544]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003362:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d1ea      	bne.n	8003342 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0304 	and.w	r3, r3, #4
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 8097 	beq.w	80034a8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800337a:	2300      	movs	r3, #0
 800337c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800337e:	4b81      	ldr	r3, [pc, #516]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003380:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003382:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d10f      	bne.n	80033aa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800338a:	2300      	movs	r3, #0
 800338c:	60bb      	str	r3, [r7, #8]
 800338e:	4b7d      	ldr	r3, [pc, #500]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003390:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003392:	4a7c      	ldr	r2, [pc, #496]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003394:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003398:	6413      	str	r3, [r2, #64]	@ 0x40
 800339a:	4b7a      	ldr	r3, [pc, #488]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 800339c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800339e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a2:	60bb      	str	r3, [r7, #8]
 80033a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033a6:	2301      	movs	r3, #1
 80033a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033aa:	4b77      	ldr	r3, [pc, #476]	@ (8003588 <HAL_RCC_OscConfig+0x474>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d118      	bne.n	80033e8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033b6:	4b74      	ldr	r3, [pc, #464]	@ (8003588 <HAL_RCC_OscConfig+0x474>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a73      	ldr	r2, [pc, #460]	@ (8003588 <HAL_RCC_OscConfig+0x474>)
 80033bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033c2:	f7ff fbf5 	bl	8002bb0 <HAL_GetTick>
 80033c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c8:	e008      	b.n	80033dc <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ca:	f7ff fbf1 	bl	8002bb0 <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	2b02      	cmp	r3, #2
 80033d6:	d901      	bls.n	80033dc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e10c      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033dc:	4b6a      	ldr	r3, [pc, #424]	@ (8003588 <HAL_RCC_OscConfig+0x474>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d0f0      	beq.n	80033ca <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	2b01      	cmp	r3, #1
 80033ee:	d106      	bne.n	80033fe <HAL_RCC_OscConfig+0x2ea>
 80033f0:	4b64      	ldr	r3, [pc, #400]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 80033f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80033f4:	4a63      	ldr	r2, [pc, #396]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 80033f6:	f043 0301 	orr.w	r3, r3, #1
 80033fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80033fc:	e01c      	b.n	8003438 <HAL_RCC_OscConfig+0x324>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	2b05      	cmp	r3, #5
 8003404:	d10c      	bne.n	8003420 <HAL_RCC_OscConfig+0x30c>
 8003406:	4b5f      	ldr	r3, [pc, #380]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800340a:	4a5e      	ldr	r2, [pc, #376]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 800340c:	f043 0304 	orr.w	r3, r3, #4
 8003410:	6713      	str	r3, [r2, #112]	@ 0x70
 8003412:	4b5c      	ldr	r3, [pc, #368]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003416:	4a5b      	ldr	r2, [pc, #364]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003418:	f043 0301 	orr.w	r3, r3, #1
 800341c:	6713      	str	r3, [r2, #112]	@ 0x70
 800341e:	e00b      	b.n	8003438 <HAL_RCC_OscConfig+0x324>
 8003420:	4b58      	ldr	r3, [pc, #352]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003422:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003424:	4a57      	ldr	r2, [pc, #348]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003426:	f023 0301 	bic.w	r3, r3, #1
 800342a:	6713      	str	r3, [r2, #112]	@ 0x70
 800342c:	4b55      	ldr	r3, [pc, #340]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 800342e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003430:	4a54      	ldr	r2, [pc, #336]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003432:	f023 0304 	bic.w	r3, r3, #4
 8003436:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d015      	beq.n	800346c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003440:	f7ff fbb6 	bl	8002bb0 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003446:	e00a      	b.n	800345e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003448:	f7ff fbb2 	bl	8002bb0 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003456:	4293      	cmp	r3, r2
 8003458:	d901      	bls.n	800345e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800345a:	2303      	movs	r3, #3
 800345c:	e0cb      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800345e:	4b49      	ldr	r3, [pc, #292]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003460:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003462:	f003 0302 	and.w	r3, r3, #2
 8003466:	2b00      	cmp	r3, #0
 8003468:	d0ee      	beq.n	8003448 <HAL_RCC_OscConfig+0x334>
 800346a:	e014      	b.n	8003496 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800346c:	f7ff fba0 	bl	8002bb0 <HAL_GetTick>
 8003470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003472:	e00a      	b.n	800348a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003474:	f7ff fb9c 	bl	8002bb0 <HAL_GetTick>
 8003478:	4602      	mov	r2, r0
 800347a:	693b      	ldr	r3, [r7, #16]
 800347c:	1ad3      	subs	r3, r2, r3
 800347e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003482:	4293      	cmp	r3, r2
 8003484:	d901      	bls.n	800348a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003486:	2303      	movs	r3, #3
 8003488:	e0b5      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800348a:	4b3e      	ldr	r3, [pc, #248]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 800348c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800348e:	f003 0302 	and.w	r3, r3, #2
 8003492:	2b00      	cmp	r3, #0
 8003494:	d1ee      	bne.n	8003474 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003496:	7dfb      	ldrb	r3, [r7, #23]
 8003498:	2b01      	cmp	r3, #1
 800349a:	d105      	bne.n	80034a8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800349c:	4b39      	ldr	r3, [pc, #228]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 800349e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034a0:	4a38      	ldr	r2, [pc, #224]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 80034a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034a6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	699b      	ldr	r3, [r3, #24]
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	f000 80a1 	beq.w	80035f4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034b2:	4b34      	ldr	r3, [pc, #208]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 030c 	and.w	r3, r3, #12
 80034ba:	2b08      	cmp	r3, #8
 80034bc:	d05c      	beq.n	8003578 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	699b      	ldr	r3, [r3, #24]
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d141      	bne.n	800354a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034c6:	4b31      	ldr	r3, [pc, #196]	@ (800358c <HAL_RCC_OscConfig+0x478>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034cc:	f7ff fb70 	bl	8002bb0 <HAL_GetTick>
 80034d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034d2:	e008      	b.n	80034e6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d4:	f7ff fb6c 	bl	8002bb0 <HAL_GetTick>
 80034d8:	4602      	mov	r2, r0
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	1ad3      	subs	r3, r2, r3
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d901      	bls.n	80034e6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e087      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034e6:	4b27      	ldr	r3, [pc, #156]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d1f0      	bne.n	80034d4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	69da      	ldr	r2, [r3, #28]
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	431a      	orrs	r2, r3
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003500:	019b      	lsls	r3, r3, #6
 8003502:	431a      	orrs	r2, r3
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003508:	085b      	lsrs	r3, r3, #1
 800350a:	3b01      	subs	r3, #1
 800350c:	041b      	lsls	r3, r3, #16
 800350e:	431a      	orrs	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003514:	061b      	lsls	r3, r3, #24
 8003516:	491b      	ldr	r1, [pc, #108]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 8003518:	4313      	orrs	r3, r2
 800351a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800351c:	4b1b      	ldr	r3, [pc, #108]	@ (800358c <HAL_RCC_OscConfig+0x478>)
 800351e:	2201      	movs	r2, #1
 8003520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003522:	f7ff fb45 	bl	8002bb0 <HAL_GetTick>
 8003526:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003528:	e008      	b.n	800353c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800352a:	f7ff fb41 	bl	8002bb0 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	693b      	ldr	r3, [r7, #16]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	2b02      	cmp	r3, #2
 8003536:	d901      	bls.n	800353c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003538:	2303      	movs	r3, #3
 800353a:	e05c      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800353c:	4b11      	ldr	r3, [pc, #68]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003544:	2b00      	cmp	r3, #0
 8003546:	d0f0      	beq.n	800352a <HAL_RCC_OscConfig+0x416>
 8003548:	e054      	b.n	80035f4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800354a:	4b10      	ldr	r3, [pc, #64]	@ (800358c <HAL_RCC_OscConfig+0x478>)
 800354c:	2200      	movs	r2, #0
 800354e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003550:	f7ff fb2e 	bl	8002bb0 <HAL_GetTick>
 8003554:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003556:	e008      	b.n	800356a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003558:	f7ff fb2a 	bl	8002bb0 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	693b      	ldr	r3, [r7, #16]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	2b02      	cmp	r3, #2
 8003564:	d901      	bls.n	800356a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003566:	2303      	movs	r3, #3
 8003568:	e045      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800356a:	4b06      	ldr	r3, [pc, #24]	@ (8003584 <HAL_RCC_OscConfig+0x470>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d1f0      	bne.n	8003558 <HAL_RCC_OscConfig+0x444>
 8003576:	e03d      	b.n	80035f4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	2b01      	cmp	r3, #1
 800357e:	d107      	bne.n	8003590 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003580:	2301      	movs	r3, #1
 8003582:	e038      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
 8003584:	40023800 	.word	0x40023800
 8003588:	40007000 	.word	0x40007000
 800358c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003590:	4b1b      	ldr	r3, [pc, #108]	@ (8003600 <HAL_RCC_OscConfig+0x4ec>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	699b      	ldr	r3, [r3, #24]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d028      	beq.n	80035f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d121      	bne.n	80035f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d11a      	bne.n	80035f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035ba:	68fa      	ldr	r2, [r7, #12]
 80035bc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035c0:	4013      	ands	r3, r2
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035c6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035c8:	4293      	cmp	r3, r2
 80035ca:	d111      	bne.n	80035f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d6:	085b      	lsrs	r3, r3, #1
 80035d8:	3b01      	subs	r3, #1
 80035da:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035dc:	429a      	cmp	r2, r3
 80035de:	d107      	bne.n	80035f0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035ea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d001      	beq.n	80035f4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e000      	b.n	80035f6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3718      	adds	r7, #24
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	40023800 	.word	0x40023800

08003604 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d101      	bne.n	8003618 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	e0cc      	b.n	80037b2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003618:	4b68      	ldr	r3, [pc, #416]	@ (80037bc <HAL_RCC_ClockConfig+0x1b8>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	683a      	ldr	r2, [r7, #0]
 8003622:	429a      	cmp	r2, r3
 8003624:	d90c      	bls.n	8003640 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003626:	4b65      	ldr	r3, [pc, #404]	@ (80037bc <HAL_RCC_ClockConfig+0x1b8>)
 8003628:	683a      	ldr	r2, [r7, #0]
 800362a:	b2d2      	uxtb	r2, r2
 800362c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800362e:	4b63      	ldr	r3, [pc, #396]	@ (80037bc <HAL_RCC_ClockConfig+0x1b8>)
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0307 	and.w	r3, r3, #7
 8003636:	683a      	ldr	r2, [r7, #0]
 8003638:	429a      	cmp	r2, r3
 800363a:	d001      	beq.n	8003640 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e0b8      	b.n	80037b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 0302 	and.w	r3, r3, #2
 8003648:	2b00      	cmp	r3, #0
 800364a:	d020      	beq.n	800368e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0304 	and.w	r3, r3, #4
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003658:	4b59      	ldr	r3, [pc, #356]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	4a58      	ldr	r2, [pc, #352]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 800365e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003662:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 0308 	and.w	r3, r3, #8
 800366c:	2b00      	cmp	r3, #0
 800366e:	d005      	beq.n	800367c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003670:	4b53      	ldr	r3, [pc, #332]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	4a52      	ldr	r2, [pc, #328]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003676:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800367a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800367c:	4b50      	ldr	r3, [pc, #320]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	494d      	ldr	r1, [pc, #308]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 800368a:	4313      	orrs	r3, r2
 800368c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	2b00      	cmp	r3, #0
 8003698:	d044      	beq.n	8003724 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d107      	bne.n	80036b2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036a2:	4b47      	ldr	r3, [pc, #284]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d119      	bne.n	80036e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e07f      	b.n	80037b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d003      	beq.n	80036c2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80036be:	2b03      	cmp	r3, #3
 80036c0:	d107      	bne.n	80036d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80036c2:	4b3f      	ldr	r3, [pc, #252]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d109      	bne.n	80036e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	e06f      	b.n	80037b2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80036d2:	4b3b      	ldr	r3, [pc, #236]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d101      	bne.n	80036e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e067      	b.n	80037b2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80036e2:	4b37      	ldr	r3, [pc, #220]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 80036e4:	689b      	ldr	r3, [r3, #8]
 80036e6:	f023 0203 	bic.w	r2, r3, #3
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	685b      	ldr	r3, [r3, #4]
 80036ee:	4934      	ldr	r1, [pc, #208]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80036f4:	f7ff fa5c 	bl	8002bb0 <HAL_GetTick>
 80036f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036fa:	e00a      	b.n	8003712 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036fc:	f7ff fa58 	bl	8002bb0 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800370a:	4293      	cmp	r3, r2
 800370c:	d901      	bls.n	8003712 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800370e:	2303      	movs	r3, #3
 8003710:	e04f      	b.n	80037b2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003712:	4b2b      	ldr	r3, [pc, #172]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	f003 020c 	and.w	r2, r3, #12
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	685b      	ldr	r3, [r3, #4]
 800371e:	009b      	lsls	r3, r3, #2
 8003720:	429a      	cmp	r2, r3
 8003722:	d1eb      	bne.n	80036fc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003724:	4b25      	ldr	r3, [pc, #148]	@ (80037bc <HAL_RCC_ClockConfig+0x1b8>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0307 	and.w	r3, r3, #7
 800372c:	683a      	ldr	r2, [r7, #0]
 800372e:	429a      	cmp	r2, r3
 8003730:	d20c      	bcs.n	800374c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003732:	4b22      	ldr	r3, [pc, #136]	@ (80037bc <HAL_RCC_ClockConfig+0x1b8>)
 8003734:	683a      	ldr	r2, [r7, #0]
 8003736:	b2d2      	uxtb	r2, r2
 8003738:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800373a:	4b20      	ldr	r3, [pc, #128]	@ (80037bc <HAL_RCC_ClockConfig+0x1b8>)
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	429a      	cmp	r2, r3
 8003746:	d001      	beq.n	800374c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	e032      	b.n	80037b2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 0304 	and.w	r3, r3, #4
 8003754:	2b00      	cmp	r3, #0
 8003756:	d008      	beq.n	800376a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003758:	4b19      	ldr	r3, [pc, #100]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	68db      	ldr	r3, [r3, #12]
 8003764:	4916      	ldr	r1, [pc, #88]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003766:	4313      	orrs	r3, r2
 8003768:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	d009      	beq.n	800378a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003776:	4b12      	ldr	r3, [pc, #72]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	691b      	ldr	r3, [r3, #16]
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	490e      	ldr	r1, [pc, #56]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003786:	4313      	orrs	r3, r2
 8003788:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800378a:	f000 f821 	bl	80037d0 <HAL_RCC_GetSysClockFreq>
 800378e:	4602      	mov	r2, r0
 8003790:	4b0b      	ldr	r3, [pc, #44]	@ (80037c0 <HAL_RCC_ClockConfig+0x1bc>)
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	091b      	lsrs	r3, r3, #4
 8003796:	f003 030f 	and.w	r3, r3, #15
 800379a:	490a      	ldr	r1, [pc, #40]	@ (80037c4 <HAL_RCC_ClockConfig+0x1c0>)
 800379c:	5ccb      	ldrb	r3, [r1, r3]
 800379e:	fa22 f303 	lsr.w	r3, r2, r3
 80037a2:	4a09      	ldr	r2, [pc, #36]	@ (80037c8 <HAL_RCC_ClockConfig+0x1c4>)
 80037a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80037a6:	4b09      	ldr	r3, [pc, #36]	@ (80037cc <HAL_RCC_ClockConfig+0x1c8>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4618      	mov	r0, r3
 80037ac:	f7ff f9bc 	bl	8002b28 <HAL_InitTick>

  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3710      	adds	r7, #16
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	40023c00 	.word	0x40023c00
 80037c0:	40023800 	.word	0x40023800
 80037c4:	08009b40 	.word	0x08009b40
 80037c8:	20000004 	.word	0x20000004
 80037cc:	20000008 	.word	0x20000008

080037d0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037d4:	b090      	sub	sp, #64	@ 0x40
 80037d6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037d8:	2300      	movs	r3, #0
 80037da:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80037dc:	2300      	movs	r3, #0
 80037de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80037e0:	2300      	movs	r3, #0
 80037e2:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80037e4:	2300      	movs	r3, #0
 80037e6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037e8:	4b59      	ldr	r3, [pc, #356]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x180>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f003 030c 	and.w	r3, r3, #12
 80037f0:	2b08      	cmp	r3, #8
 80037f2:	d00d      	beq.n	8003810 <HAL_RCC_GetSysClockFreq+0x40>
 80037f4:	2b08      	cmp	r3, #8
 80037f6:	f200 80a1 	bhi.w	800393c <HAL_RCC_GetSysClockFreq+0x16c>
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d002      	beq.n	8003804 <HAL_RCC_GetSysClockFreq+0x34>
 80037fe:	2b04      	cmp	r3, #4
 8003800:	d003      	beq.n	800380a <HAL_RCC_GetSysClockFreq+0x3a>
 8003802:	e09b      	b.n	800393c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003804:	4b53      	ldr	r3, [pc, #332]	@ (8003954 <HAL_RCC_GetSysClockFreq+0x184>)
 8003806:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003808:	e09b      	b.n	8003942 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800380a:	4b53      	ldr	r3, [pc, #332]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x188>)
 800380c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800380e:	e098      	b.n	8003942 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003810:	4b4f      	ldr	r3, [pc, #316]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x180>)
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003818:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800381a:	4b4d      	ldr	r3, [pc, #308]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x180>)
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003822:	2b00      	cmp	r3, #0
 8003824:	d028      	beq.n	8003878 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003826:	4b4a      	ldr	r3, [pc, #296]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x180>)
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	099b      	lsrs	r3, r3, #6
 800382c:	2200      	movs	r2, #0
 800382e:	623b      	str	r3, [r7, #32]
 8003830:	627a      	str	r2, [r7, #36]	@ 0x24
 8003832:	6a3b      	ldr	r3, [r7, #32]
 8003834:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003838:	2100      	movs	r1, #0
 800383a:	4b47      	ldr	r3, [pc, #284]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x188>)
 800383c:	fb03 f201 	mul.w	r2, r3, r1
 8003840:	2300      	movs	r3, #0
 8003842:	fb00 f303 	mul.w	r3, r0, r3
 8003846:	4413      	add	r3, r2
 8003848:	4a43      	ldr	r2, [pc, #268]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x188>)
 800384a:	fba0 1202 	umull	r1, r2, r0, r2
 800384e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003850:	460a      	mov	r2, r1
 8003852:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003854:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003856:	4413      	add	r3, r2
 8003858:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800385a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800385c:	2200      	movs	r2, #0
 800385e:	61bb      	str	r3, [r7, #24]
 8003860:	61fa      	str	r2, [r7, #28]
 8003862:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003866:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800386a:	f7fd fa0d 	bl	8000c88 <__aeabi_uldivmod>
 800386e:	4602      	mov	r2, r0
 8003870:	460b      	mov	r3, r1
 8003872:	4613      	mov	r3, r2
 8003874:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003876:	e053      	b.n	8003920 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003878:	4b35      	ldr	r3, [pc, #212]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x180>)
 800387a:	685b      	ldr	r3, [r3, #4]
 800387c:	099b      	lsrs	r3, r3, #6
 800387e:	2200      	movs	r2, #0
 8003880:	613b      	str	r3, [r7, #16]
 8003882:	617a      	str	r2, [r7, #20]
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800388a:	f04f 0b00 	mov.w	fp, #0
 800388e:	4652      	mov	r2, sl
 8003890:	465b      	mov	r3, fp
 8003892:	f04f 0000 	mov.w	r0, #0
 8003896:	f04f 0100 	mov.w	r1, #0
 800389a:	0159      	lsls	r1, r3, #5
 800389c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038a0:	0150      	lsls	r0, r2, #5
 80038a2:	4602      	mov	r2, r0
 80038a4:	460b      	mov	r3, r1
 80038a6:	ebb2 080a 	subs.w	r8, r2, sl
 80038aa:	eb63 090b 	sbc.w	r9, r3, fp
 80038ae:	f04f 0200 	mov.w	r2, #0
 80038b2:	f04f 0300 	mov.w	r3, #0
 80038b6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80038ba:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80038be:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80038c2:	ebb2 0408 	subs.w	r4, r2, r8
 80038c6:	eb63 0509 	sbc.w	r5, r3, r9
 80038ca:	f04f 0200 	mov.w	r2, #0
 80038ce:	f04f 0300 	mov.w	r3, #0
 80038d2:	00eb      	lsls	r3, r5, #3
 80038d4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038d8:	00e2      	lsls	r2, r4, #3
 80038da:	4614      	mov	r4, r2
 80038dc:	461d      	mov	r5, r3
 80038de:	eb14 030a 	adds.w	r3, r4, sl
 80038e2:	603b      	str	r3, [r7, #0]
 80038e4:	eb45 030b 	adc.w	r3, r5, fp
 80038e8:	607b      	str	r3, [r7, #4]
 80038ea:	f04f 0200 	mov.w	r2, #0
 80038ee:	f04f 0300 	mov.w	r3, #0
 80038f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80038f6:	4629      	mov	r1, r5
 80038f8:	028b      	lsls	r3, r1, #10
 80038fa:	4621      	mov	r1, r4
 80038fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003900:	4621      	mov	r1, r4
 8003902:	028a      	lsls	r2, r1, #10
 8003904:	4610      	mov	r0, r2
 8003906:	4619      	mov	r1, r3
 8003908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800390a:	2200      	movs	r2, #0
 800390c:	60bb      	str	r3, [r7, #8]
 800390e:	60fa      	str	r2, [r7, #12]
 8003910:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003914:	f7fd f9b8 	bl	8000c88 <__aeabi_uldivmod>
 8003918:	4602      	mov	r2, r0
 800391a:	460b      	mov	r3, r1
 800391c:	4613      	mov	r3, r2
 800391e:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003920:	4b0b      	ldr	r3, [pc, #44]	@ (8003950 <HAL_RCC_GetSysClockFreq+0x180>)
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	0c1b      	lsrs	r3, r3, #16
 8003926:	f003 0303 	and.w	r3, r3, #3
 800392a:	3301      	adds	r3, #1
 800392c:	005b      	lsls	r3, r3, #1
 800392e:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8003930:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003934:	fbb2 f3f3 	udiv	r3, r2, r3
 8003938:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800393a:	e002      	b.n	8003942 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800393c:	4b05      	ldr	r3, [pc, #20]	@ (8003954 <HAL_RCC_GetSysClockFreq+0x184>)
 800393e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003940:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8003944:	4618      	mov	r0, r3
 8003946:	3740      	adds	r7, #64	@ 0x40
 8003948:	46bd      	mov	sp, r7
 800394a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800394e:	bf00      	nop
 8003950:	40023800 	.word	0x40023800
 8003954:	00f42400 	.word	0x00f42400
 8003958:	017d7840 	.word	0x017d7840

0800395c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800395c:	b480      	push	{r7}
 800395e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003960:	4b03      	ldr	r3, [pc, #12]	@ (8003970 <HAL_RCC_GetHCLKFreq+0x14>)
 8003962:	681b      	ldr	r3, [r3, #0]
}
 8003964:	4618      	mov	r0, r3
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	20000004 	.word	0x20000004

08003974 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003978:	f7ff fff0 	bl	800395c <HAL_RCC_GetHCLKFreq>
 800397c:	4602      	mov	r2, r0
 800397e:	4b05      	ldr	r3, [pc, #20]	@ (8003994 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003980:	689b      	ldr	r3, [r3, #8]
 8003982:	0a9b      	lsrs	r3, r3, #10
 8003984:	f003 0307 	and.w	r3, r3, #7
 8003988:	4903      	ldr	r1, [pc, #12]	@ (8003998 <HAL_RCC_GetPCLK1Freq+0x24>)
 800398a:	5ccb      	ldrb	r3, [r1, r3]
 800398c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003990:	4618      	mov	r0, r3
 8003992:	bd80      	pop	{r7, pc}
 8003994:	40023800 	.word	0x40023800
 8003998:	08009b50 	.word	0x08009b50

0800399c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039a0:	f7ff ffdc 	bl	800395c <HAL_RCC_GetHCLKFreq>
 80039a4:	4602      	mov	r2, r0
 80039a6:	4b05      	ldr	r3, [pc, #20]	@ (80039bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	0b5b      	lsrs	r3, r3, #13
 80039ac:	f003 0307 	and.w	r3, r3, #7
 80039b0:	4903      	ldr	r1, [pc, #12]	@ (80039c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80039b2:	5ccb      	ldrb	r3, [r1, r3]
 80039b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	bd80      	pop	{r7, pc}
 80039bc:	40023800 	.word	0x40023800
 80039c0:	08009b50 	.word	0x08009b50

080039c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d101      	bne.n	80039d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e041      	b.n	8003a5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039dc:	b2db      	uxtb	r3, r3
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d106      	bne.n	80039f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2200      	movs	r2, #0
 80039e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f7fe fe0a 	bl	8002604 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	2202      	movs	r2, #2
 80039f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	3304      	adds	r3, #4
 8003a00:	4619      	mov	r1, r3
 8003a02:	4610      	mov	r0, r2
 8003a04:	f000 fc0c 	bl	8004220 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2201      	movs	r2, #1
 8003a0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2201      	movs	r2, #1
 8003a14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a58:	2300      	movs	r3, #0
}
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	3708      	adds	r7, #8
 8003a5e:	46bd      	mov	sp, r7
 8003a60:	bd80      	pop	{r7, pc}

08003a62 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a62:	b580      	push	{r7, lr}
 8003a64:	b082      	sub	sp, #8
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d101      	bne.n	8003a74 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a70:	2301      	movs	r3, #1
 8003a72:	e041      	b.n	8003af8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d106      	bne.n	8003a8e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2200      	movs	r2, #0
 8003a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 f839 	bl	8003b00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2202      	movs	r2, #2
 8003a92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	3304      	adds	r3, #4
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	4610      	mov	r0, r2
 8003aa2:	f000 fbbd 	bl	8004220 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2201      	movs	r2, #1
 8003ab2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2201      	movs	r2, #1
 8003ac2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	2201      	movs	r2, #1
 8003aca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2201      	movs	r2, #1
 8003aea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2201      	movs	r2, #1
 8003af2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003af6:	2300      	movs	r3, #0
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d109      	bne.n	8003b38 <HAL_TIM_PWM_Start+0x24>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	bf14      	ite	ne
 8003b30:	2301      	movne	r3, #1
 8003b32:	2300      	moveq	r3, #0
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	e022      	b.n	8003b7e <HAL_TIM_PWM_Start+0x6a>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2b04      	cmp	r3, #4
 8003b3c:	d109      	bne.n	8003b52 <HAL_TIM_PWM_Start+0x3e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	bf14      	ite	ne
 8003b4a:	2301      	movne	r3, #1
 8003b4c:	2300      	moveq	r3, #0
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	e015      	b.n	8003b7e <HAL_TIM_PWM_Start+0x6a>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	2b08      	cmp	r3, #8
 8003b56:	d109      	bne.n	8003b6c <HAL_TIM_PWM_Start+0x58>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	bf14      	ite	ne
 8003b64:	2301      	movne	r3, #1
 8003b66:	2300      	moveq	r3, #0
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	e008      	b.n	8003b7e <HAL_TIM_PWM_Start+0x6a>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	bf14      	ite	ne
 8003b78:	2301      	movne	r3, #1
 8003b7a:	2300      	moveq	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e07c      	b.n	8003c80 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d104      	bne.n	8003b96 <HAL_TIM_PWM_Start+0x82>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2202      	movs	r2, #2
 8003b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b94:	e013      	b.n	8003bbe <HAL_TIM_PWM_Start+0xaa>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	2b04      	cmp	r3, #4
 8003b9a:	d104      	bne.n	8003ba6 <HAL_TIM_PWM_Start+0x92>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ba4:	e00b      	b.n	8003bbe <HAL_TIM_PWM_Start+0xaa>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	2b08      	cmp	r3, #8
 8003baa:	d104      	bne.n	8003bb6 <HAL_TIM_PWM_Start+0xa2>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bb4:	e003      	b.n	8003bbe <HAL_TIM_PWM_Start+0xaa>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	6839      	ldr	r1, [r7, #0]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fe20 	bl	800480c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a2d      	ldr	r2, [pc, #180]	@ (8003c88 <HAL_TIM_PWM_Start+0x174>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d004      	beq.n	8003be0 <HAL_TIM_PWM_Start+0xcc>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a2c      	ldr	r2, [pc, #176]	@ (8003c8c <HAL_TIM_PWM_Start+0x178>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d101      	bne.n	8003be4 <HAL_TIM_PWM_Start+0xd0>
 8003be0:	2301      	movs	r3, #1
 8003be2:	e000      	b.n	8003be6 <HAL_TIM_PWM_Start+0xd2>
 8003be4:	2300      	movs	r3, #0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d007      	beq.n	8003bfa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003bf8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a22      	ldr	r2, [pc, #136]	@ (8003c88 <HAL_TIM_PWM_Start+0x174>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d022      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c0c:	d01d      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a1f      	ldr	r2, [pc, #124]	@ (8003c90 <HAL_TIM_PWM_Start+0x17c>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d018      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a1d      	ldr	r2, [pc, #116]	@ (8003c94 <HAL_TIM_PWM_Start+0x180>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d013      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a1c      	ldr	r2, [pc, #112]	@ (8003c98 <HAL_TIM_PWM_Start+0x184>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d00e      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	4a16      	ldr	r2, [pc, #88]	@ (8003c8c <HAL_TIM_PWM_Start+0x178>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d009      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	4a18      	ldr	r2, [pc, #96]	@ (8003c9c <HAL_TIM_PWM_Start+0x188>)
 8003c3c:	4293      	cmp	r3, r2
 8003c3e:	d004      	beq.n	8003c4a <HAL_TIM_PWM_Start+0x136>
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	4a16      	ldr	r2, [pc, #88]	@ (8003ca0 <HAL_TIM_PWM_Start+0x18c>)
 8003c46:	4293      	cmp	r3, r2
 8003c48:	d111      	bne.n	8003c6e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2b06      	cmp	r3, #6
 8003c5a:	d010      	beq.n	8003c7e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	681a      	ldr	r2, [r3, #0]
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	f042 0201 	orr.w	r2, r2, #1
 8003c6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c6c:	e007      	b.n	8003c7e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	681a      	ldr	r2, [r3, #0]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f042 0201 	orr.w	r2, r2, #1
 8003c7c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c7e:	2300      	movs	r3, #0
}
 8003c80:	4618      	mov	r0, r3
 8003c82:	3710      	adds	r7, #16
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40010000 	.word	0x40010000
 8003c8c:	40010400 	.word	0x40010400
 8003c90:	40000400 	.word	0x40000400
 8003c94:	40000800 	.word	0x40000800
 8003c98:	40000c00 	.word	0x40000c00
 8003c9c:	40014000 	.word	0x40014000
 8003ca0:	40001800 	.word	0x40001800

08003ca4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b086      	sub	sp, #24
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
 8003cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d101      	bne.n	8003cb8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	e097      	b.n	8003de8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d106      	bne.n	8003cd2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003ccc:	6878      	ldr	r0, [r7, #4]
 8003cce:	f7fe fbb1 	bl	8002434 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2202      	movs	r2, #2
 8003cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	6812      	ldr	r2, [r2, #0]
 8003ce4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003ce8:	f023 0307 	bic.w	r3, r3, #7
 8003cec:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	4610      	mov	r0, r2
 8003cfa:	f000 fa91 	bl	8004220 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	689b      	ldr	r3, [r3, #8]
 8003d04:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	699b      	ldr	r3, [r3, #24]
 8003d0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	6a1b      	ldr	r3, [r3, #32]
 8003d14:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	4313      	orrs	r3, r2
 8003d1e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003d20:	693b      	ldr	r3, [r7, #16]
 8003d22:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d26:	f023 0303 	bic.w	r3, r3, #3
 8003d2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003d2c:	683b      	ldr	r3, [r7, #0]
 8003d2e:	689a      	ldr	r2, [r3, #8]
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	699b      	ldr	r3, [r3, #24]
 8003d34:	021b      	lsls	r3, r3, #8
 8003d36:	4313      	orrs	r3, r2
 8003d38:	693a      	ldr	r2, [r7, #16]
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003d44:	f023 030c 	bic.w	r3, r3, #12
 8003d48:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003d4a:	693b      	ldr	r3, [r7, #16]
 8003d4c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003d50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003d54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	68da      	ldr	r2, [r3, #12]
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	69db      	ldr	r3, [r3, #28]
 8003d5e:	021b      	lsls	r3, r3, #8
 8003d60:	4313      	orrs	r3, r2
 8003d62:	693a      	ldr	r2, [r7, #16]
 8003d64:	4313      	orrs	r3, r2
 8003d66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	691b      	ldr	r3, [r3, #16]
 8003d6c:	011a      	lsls	r2, r3, #4
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	6a1b      	ldr	r3, [r3, #32]
 8003d72:	031b      	lsls	r3, r3, #12
 8003d74:	4313      	orrs	r3, r2
 8003d76:	693a      	ldr	r2, [r7, #16]
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003d82:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003d8a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	695b      	ldr	r3, [r3, #20]
 8003d94:	011b      	lsls	r3, r3, #4
 8003d96:	4313      	orrs	r3, r2
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	68fa      	ldr	r2, [r7, #12]
 8003db4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2201      	movs	r2, #1
 8003dba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	2201      	movs	r2, #1
 8003dc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2201      	movs	r2, #1
 8003dda:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	2201      	movs	r2, #1
 8003de2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003de6:	2300      	movs	r3, #0
}
 8003de8:	4618      	mov	r0, r3
 8003dea:	3718      	adds	r7, #24
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bd80      	pop	{r7, pc}

08003df0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b084      	sub	sp, #16
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
 8003df8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e00:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003e08:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003e10:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003e18:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d110      	bne.n	8003e42 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e20:	7bfb      	ldrb	r3, [r7, #15]
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d102      	bne.n	8003e2c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e26:	7b7b      	ldrb	r3, [r7, #13]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d001      	beq.n	8003e30 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003e2c:	2301      	movs	r3, #1
 8003e2e:	e069      	b.n	8003f04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2202      	movs	r2, #2
 8003e34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2202      	movs	r2, #2
 8003e3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003e40:	e031      	b.n	8003ea6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003e42:	683b      	ldr	r3, [r7, #0]
 8003e44:	2b04      	cmp	r3, #4
 8003e46:	d110      	bne.n	8003e6a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e48:	7bbb      	ldrb	r3, [r7, #14]
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d102      	bne.n	8003e54 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e4e:	7b3b      	ldrb	r3, [r7, #12]
 8003e50:	2b01      	cmp	r3, #1
 8003e52:	d001      	beq.n	8003e58 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e055      	b.n	8003f04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2202      	movs	r2, #2
 8003e5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	2202      	movs	r2, #2
 8003e64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003e68:	e01d      	b.n	8003ea6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e6a:	7bfb      	ldrb	r3, [r7, #15]
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d108      	bne.n	8003e82 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e70:	7bbb      	ldrb	r3, [r7, #14]
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d105      	bne.n	8003e82 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e76:	7b7b      	ldrb	r3, [r7, #13]
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d102      	bne.n	8003e82 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003e7c:	7b3b      	ldrb	r3, [r7, #12]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d001      	beq.n	8003e86 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	e03e      	b.n	8003f04 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2202      	movs	r2, #2
 8003e8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2202      	movs	r2, #2
 8003e92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2202      	movs	r2, #2
 8003e9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2202      	movs	r2, #2
 8003ea2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d003      	beq.n	8003eb4 <HAL_TIM_Encoder_Start+0xc4>
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	2b04      	cmp	r3, #4
 8003eb0:	d008      	beq.n	8003ec4 <HAL_TIM_Encoder_Start+0xd4>
 8003eb2:	e00f      	b.n	8003ed4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	2100      	movs	r1, #0
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 fca5 	bl	800480c <TIM_CCxChannelCmd>
      break;
 8003ec2:	e016      	b.n	8003ef2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	2201      	movs	r2, #1
 8003eca:	2104      	movs	r1, #4
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f000 fc9d 	bl	800480c <TIM_CCxChannelCmd>
      break;
 8003ed2:	e00e      	b.n	8003ef2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	2201      	movs	r2, #1
 8003eda:	2100      	movs	r1, #0
 8003edc:	4618      	mov	r0, r3
 8003ede:	f000 fc95 	bl	800480c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	2104      	movs	r1, #4
 8003eea:	4618      	mov	r0, r3
 8003eec:	f000 fc8e 	bl	800480c <TIM_CCxChannelCmd>
      break;
 8003ef0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	681a      	ldr	r2, [r3, #0]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f042 0201 	orr.w	r2, r2, #1
 8003f00:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003f02:	2300      	movs	r3, #0
}
 8003f04:	4618      	mov	r0, r3
 8003f06:	3710      	adds	r7, #16
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bd80      	pop	{r7, pc}

08003f0c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b086      	sub	sp, #24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	60f8      	str	r0, [r7, #12]
 8003f14:	60b9      	str	r1, [r7, #8]
 8003f16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d101      	bne.n	8003f2a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f26:	2302      	movs	r3, #2
 8003f28:	e0ae      	b.n	8004088 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2201      	movs	r2, #1
 8003f2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2b0c      	cmp	r3, #12
 8003f36:	f200 809f 	bhi.w	8004078 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003f3a:	a201      	add	r2, pc, #4	@ (adr r2, 8003f40 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f40:	08003f75 	.word	0x08003f75
 8003f44:	08004079 	.word	0x08004079
 8003f48:	08004079 	.word	0x08004079
 8003f4c:	08004079 	.word	0x08004079
 8003f50:	08003fb5 	.word	0x08003fb5
 8003f54:	08004079 	.word	0x08004079
 8003f58:	08004079 	.word	0x08004079
 8003f5c:	08004079 	.word	0x08004079
 8003f60:	08003ff7 	.word	0x08003ff7
 8003f64:	08004079 	.word	0x08004079
 8003f68:	08004079 	.word	0x08004079
 8003f6c:	08004079 	.word	0x08004079
 8003f70:	08004037 	.word	0x08004037
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	68b9      	ldr	r1, [r7, #8]
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	f000 f9fc 	bl	8004378 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	699a      	ldr	r2, [r3, #24]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f042 0208 	orr.w	r2, r2, #8
 8003f8e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699a      	ldr	r2, [r3, #24]
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f022 0204 	bic.w	r2, r2, #4
 8003f9e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	6999      	ldr	r1, [r3, #24]
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	691a      	ldr	r2, [r3, #16]
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	430a      	orrs	r2, r1
 8003fb0:	619a      	str	r2, [r3, #24]
      break;
 8003fb2:	e064      	b.n	800407e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	68b9      	ldr	r1, [r7, #8]
 8003fba:	4618      	mov	r0, r3
 8003fbc:	f000 fa4c 	bl	8004458 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	699a      	ldr	r2, [r3, #24]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003fce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	699a      	ldr	r2, [r3, #24]
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003fde:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6999      	ldr	r1, [r3, #24]
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	021a      	lsls	r2, r3, #8
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	430a      	orrs	r2, r1
 8003ff2:	619a      	str	r2, [r3, #24]
      break;
 8003ff4:	e043      	b.n	800407e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	68b9      	ldr	r1, [r7, #8]
 8003ffc:	4618      	mov	r0, r3
 8003ffe:	f000 faa1 	bl	8004544 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	69da      	ldr	r2, [r3, #28]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f042 0208 	orr.w	r2, r2, #8
 8004010:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	69da      	ldr	r2, [r3, #28]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 0204 	bic.w	r2, r2, #4
 8004020:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	69d9      	ldr	r1, [r3, #28]
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	691a      	ldr	r2, [r3, #16]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	430a      	orrs	r2, r1
 8004032:	61da      	str	r2, [r3, #28]
      break;
 8004034:	e023      	b.n	800407e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68b9      	ldr	r1, [r7, #8]
 800403c:	4618      	mov	r0, r3
 800403e:	f000 faf5 	bl	800462c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	69da      	ldr	r2, [r3, #28]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004050:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	69da      	ldr	r2, [r3, #28]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004060:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	69d9      	ldr	r1, [r3, #28]
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	691b      	ldr	r3, [r3, #16]
 800406c:	021a      	lsls	r2, r3, #8
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	430a      	orrs	r2, r1
 8004074:	61da      	str	r2, [r3, #28]
      break;
 8004076:	e002      	b.n	800407e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	75fb      	strb	r3, [r7, #23]
      break;
 800407c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004086:	7dfb      	ldrb	r3, [r7, #23]
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800409a:	2300      	movs	r3, #0
 800409c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d101      	bne.n	80040ac <HAL_TIM_ConfigClockSource+0x1c>
 80040a8:	2302      	movs	r3, #2
 80040aa:	e0b4      	b.n	8004216 <HAL_TIM_ConfigClockSource+0x186>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2202      	movs	r2, #2
 80040b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80040ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80040d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	68ba      	ldr	r2, [r7, #8]
 80040da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040e4:	d03e      	beq.n	8004164 <HAL_TIM_ConfigClockSource+0xd4>
 80040e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040ea:	f200 8087 	bhi.w	80041fc <HAL_TIM_ConfigClockSource+0x16c>
 80040ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040f2:	f000 8086 	beq.w	8004202 <HAL_TIM_ConfigClockSource+0x172>
 80040f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80040fa:	d87f      	bhi.n	80041fc <HAL_TIM_ConfigClockSource+0x16c>
 80040fc:	2b70      	cmp	r3, #112	@ 0x70
 80040fe:	d01a      	beq.n	8004136 <HAL_TIM_ConfigClockSource+0xa6>
 8004100:	2b70      	cmp	r3, #112	@ 0x70
 8004102:	d87b      	bhi.n	80041fc <HAL_TIM_ConfigClockSource+0x16c>
 8004104:	2b60      	cmp	r3, #96	@ 0x60
 8004106:	d050      	beq.n	80041aa <HAL_TIM_ConfigClockSource+0x11a>
 8004108:	2b60      	cmp	r3, #96	@ 0x60
 800410a:	d877      	bhi.n	80041fc <HAL_TIM_ConfigClockSource+0x16c>
 800410c:	2b50      	cmp	r3, #80	@ 0x50
 800410e:	d03c      	beq.n	800418a <HAL_TIM_ConfigClockSource+0xfa>
 8004110:	2b50      	cmp	r3, #80	@ 0x50
 8004112:	d873      	bhi.n	80041fc <HAL_TIM_ConfigClockSource+0x16c>
 8004114:	2b40      	cmp	r3, #64	@ 0x40
 8004116:	d058      	beq.n	80041ca <HAL_TIM_ConfigClockSource+0x13a>
 8004118:	2b40      	cmp	r3, #64	@ 0x40
 800411a:	d86f      	bhi.n	80041fc <HAL_TIM_ConfigClockSource+0x16c>
 800411c:	2b30      	cmp	r3, #48	@ 0x30
 800411e:	d064      	beq.n	80041ea <HAL_TIM_ConfigClockSource+0x15a>
 8004120:	2b30      	cmp	r3, #48	@ 0x30
 8004122:	d86b      	bhi.n	80041fc <HAL_TIM_ConfigClockSource+0x16c>
 8004124:	2b20      	cmp	r3, #32
 8004126:	d060      	beq.n	80041ea <HAL_TIM_ConfigClockSource+0x15a>
 8004128:	2b20      	cmp	r3, #32
 800412a:	d867      	bhi.n	80041fc <HAL_TIM_ConfigClockSource+0x16c>
 800412c:	2b00      	cmp	r3, #0
 800412e:	d05c      	beq.n	80041ea <HAL_TIM_ConfigClockSource+0x15a>
 8004130:	2b10      	cmp	r3, #16
 8004132:	d05a      	beq.n	80041ea <HAL_TIM_ConfigClockSource+0x15a>
 8004134:	e062      	b.n	80041fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800413a:	683b      	ldr	r3, [r7, #0]
 800413c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800413e:	683b      	ldr	r3, [r7, #0]
 8004140:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004142:	683b      	ldr	r3, [r7, #0]
 8004144:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004146:	f000 fb41 	bl	80047cc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004158:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	68ba      	ldr	r2, [r7, #8]
 8004160:	609a      	str	r2, [r3, #8]
      break;
 8004162:	e04f      	b.n	8004204 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004170:	683b      	ldr	r3, [r7, #0]
 8004172:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004174:	f000 fb2a 	bl	80047cc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	689a      	ldr	r2, [r3, #8]
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004186:	609a      	str	r2, [r3, #8]
      break;
 8004188:	e03c      	b.n	8004204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004196:	461a      	mov	r2, r3
 8004198:	f000 fa9e 	bl	80046d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	2150      	movs	r1, #80	@ 0x50
 80041a2:	4618      	mov	r0, r3
 80041a4:	f000 faf7 	bl	8004796 <TIM_ITRx_SetConfig>
      break;
 80041a8:	e02c      	b.n	8004204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041b2:	683b      	ldr	r3, [r7, #0]
 80041b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80041b6:	461a      	mov	r2, r3
 80041b8:	f000 fabd 	bl	8004736 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	2160      	movs	r1, #96	@ 0x60
 80041c2:	4618      	mov	r0, r3
 80041c4:	f000 fae7 	bl	8004796 <TIM_ITRx_SetConfig>
      break;
 80041c8:	e01c      	b.n	8004204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80041d6:	461a      	mov	r2, r3
 80041d8:	f000 fa7e 	bl	80046d8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2140      	movs	r1, #64	@ 0x40
 80041e2:	4618      	mov	r0, r3
 80041e4:	f000 fad7 	bl	8004796 <TIM_ITRx_SetConfig>
      break;
 80041e8:	e00c      	b.n	8004204 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	4619      	mov	r1, r3
 80041f4:	4610      	mov	r0, r2
 80041f6:	f000 face 	bl	8004796 <TIM_ITRx_SetConfig>
      break;
 80041fa:	e003      	b.n	8004204 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004200:	e000      	b.n	8004204 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004202:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2201      	movs	r2, #1
 8004208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004214:	7bfb      	ldrb	r3, [r7, #15]
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
	...

08004220 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004220:	b480      	push	{r7}
 8004222:	b085      	sub	sp, #20
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
 8004228:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	4a46      	ldr	r2, [pc, #280]	@ (800434c <TIM_Base_SetConfig+0x12c>)
 8004234:	4293      	cmp	r3, r2
 8004236:	d013      	beq.n	8004260 <TIM_Base_SetConfig+0x40>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800423e:	d00f      	beq.n	8004260 <TIM_Base_SetConfig+0x40>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4a43      	ldr	r2, [pc, #268]	@ (8004350 <TIM_Base_SetConfig+0x130>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d00b      	beq.n	8004260 <TIM_Base_SetConfig+0x40>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	4a42      	ldr	r2, [pc, #264]	@ (8004354 <TIM_Base_SetConfig+0x134>)
 800424c:	4293      	cmp	r3, r2
 800424e:	d007      	beq.n	8004260 <TIM_Base_SetConfig+0x40>
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	4a41      	ldr	r2, [pc, #260]	@ (8004358 <TIM_Base_SetConfig+0x138>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d003      	beq.n	8004260 <TIM_Base_SetConfig+0x40>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	4a40      	ldr	r2, [pc, #256]	@ (800435c <TIM_Base_SetConfig+0x13c>)
 800425c:	4293      	cmp	r3, r2
 800425e:	d108      	bne.n	8004272 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004266:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	685b      	ldr	r3, [r3, #4]
 800426c:	68fa      	ldr	r2, [r7, #12]
 800426e:	4313      	orrs	r3, r2
 8004270:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	4a35      	ldr	r2, [pc, #212]	@ (800434c <TIM_Base_SetConfig+0x12c>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d02b      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004280:	d027      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	4a32      	ldr	r2, [pc, #200]	@ (8004350 <TIM_Base_SetConfig+0x130>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d023      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4a31      	ldr	r2, [pc, #196]	@ (8004354 <TIM_Base_SetConfig+0x134>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d01f      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	4a30      	ldr	r2, [pc, #192]	@ (8004358 <TIM_Base_SetConfig+0x138>)
 8004296:	4293      	cmp	r3, r2
 8004298:	d01b      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	4a2f      	ldr	r2, [pc, #188]	@ (800435c <TIM_Base_SetConfig+0x13c>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d017      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	4a2e      	ldr	r2, [pc, #184]	@ (8004360 <TIM_Base_SetConfig+0x140>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d013      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a2d      	ldr	r2, [pc, #180]	@ (8004364 <TIM_Base_SetConfig+0x144>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d00f      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a2c      	ldr	r2, [pc, #176]	@ (8004368 <TIM_Base_SetConfig+0x148>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d00b      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	4a2b      	ldr	r2, [pc, #172]	@ (800436c <TIM_Base_SetConfig+0x14c>)
 80042be:	4293      	cmp	r3, r2
 80042c0:	d007      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4a2a      	ldr	r2, [pc, #168]	@ (8004370 <TIM_Base_SetConfig+0x150>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d003      	beq.n	80042d2 <TIM_Base_SetConfig+0xb2>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	4a29      	ldr	r2, [pc, #164]	@ (8004374 <TIM_Base_SetConfig+0x154>)
 80042ce:	4293      	cmp	r3, r2
 80042d0:	d108      	bne.n	80042e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	68db      	ldr	r3, [r3, #12]
 80042de:	68fa      	ldr	r2, [r7, #12]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	4313      	orrs	r3, r2
 80042f0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	68fa      	ldr	r2, [r7, #12]
 80042f6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	689a      	ldr	r2, [r3, #8]
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	681a      	ldr	r2, [r3, #0]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	4a10      	ldr	r2, [pc, #64]	@ (800434c <TIM_Base_SetConfig+0x12c>)
 800430c:	4293      	cmp	r3, r2
 800430e:	d003      	beq.n	8004318 <TIM_Base_SetConfig+0xf8>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	4a12      	ldr	r2, [pc, #72]	@ (800435c <TIM_Base_SetConfig+0x13c>)
 8004314:	4293      	cmp	r3, r2
 8004316:	d103      	bne.n	8004320 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004318:	683b      	ldr	r3, [r7, #0]
 800431a:	691a      	ldr	r2, [r3, #16]
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	f003 0301 	and.w	r3, r3, #1
 800432e:	2b01      	cmp	r3, #1
 8004330:	d105      	bne.n	800433e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	691b      	ldr	r3, [r3, #16]
 8004336:	f023 0201 	bic.w	r2, r3, #1
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	611a      	str	r2, [r3, #16]
  }
}
 800433e:	bf00      	nop
 8004340:	3714      	adds	r7, #20
 8004342:	46bd      	mov	sp, r7
 8004344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	40010000 	.word	0x40010000
 8004350:	40000400 	.word	0x40000400
 8004354:	40000800 	.word	0x40000800
 8004358:	40000c00 	.word	0x40000c00
 800435c:	40010400 	.word	0x40010400
 8004360:	40014000 	.word	0x40014000
 8004364:	40014400 	.word	0x40014400
 8004368:	40014800 	.word	0x40014800
 800436c:	40001800 	.word	0x40001800
 8004370:	40001c00 	.word	0x40001c00
 8004374:	40002000 	.word	0x40002000

08004378 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004378:	b480      	push	{r7}
 800437a:	b087      	sub	sp, #28
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a1b      	ldr	r3, [r3, #32]
 8004386:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	f023 0201 	bic.w	r2, r3, #1
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	685b      	ldr	r3, [r3, #4]
 8004398:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043a6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f023 0303 	bic.w	r3, r3, #3
 80043ae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80043ba:	697b      	ldr	r3, [r7, #20]
 80043bc:	f023 0302 	bic.w	r3, r3, #2
 80043c0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	697a      	ldr	r2, [r7, #20]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	4a20      	ldr	r2, [pc, #128]	@ (8004450 <TIM_OC1_SetConfig+0xd8>)
 80043d0:	4293      	cmp	r3, r2
 80043d2:	d003      	beq.n	80043dc <TIM_OC1_SetConfig+0x64>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	4a1f      	ldr	r2, [pc, #124]	@ (8004454 <TIM_OC1_SetConfig+0xdc>)
 80043d8:	4293      	cmp	r3, r2
 80043da:	d10c      	bne.n	80043f6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f023 0308 	bic.w	r3, r3, #8
 80043e2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	68db      	ldr	r3, [r3, #12]
 80043e8:	697a      	ldr	r2, [r7, #20]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	f023 0304 	bic.w	r3, r3, #4
 80043f4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	4a15      	ldr	r2, [pc, #84]	@ (8004450 <TIM_OC1_SetConfig+0xd8>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d003      	beq.n	8004406 <TIM_OC1_SetConfig+0x8e>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	4a14      	ldr	r2, [pc, #80]	@ (8004454 <TIM_OC1_SetConfig+0xdc>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d111      	bne.n	800442a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800440c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800440e:	693b      	ldr	r3, [r7, #16]
 8004410:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004414:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	695b      	ldr	r3, [r3, #20]
 800441a:	693a      	ldr	r2, [r7, #16]
 800441c:	4313      	orrs	r3, r2
 800441e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	699b      	ldr	r3, [r3, #24]
 8004424:	693a      	ldr	r2, [r7, #16]
 8004426:	4313      	orrs	r3, r2
 8004428:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	693a      	ldr	r2, [r7, #16]
 800442e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	68fa      	ldr	r2, [r7, #12]
 8004434:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	697a      	ldr	r2, [r7, #20]
 8004442:	621a      	str	r2, [r3, #32]
}
 8004444:	bf00      	nop
 8004446:	371c      	adds	r7, #28
 8004448:	46bd      	mov	sp, r7
 800444a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444e:	4770      	bx	lr
 8004450:	40010000 	.word	0x40010000
 8004454:	40010400 	.word	0x40010400

08004458 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004458:	b480      	push	{r7}
 800445a:	b087      	sub	sp, #28
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
 8004460:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a1b      	ldr	r3, [r3, #32]
 8004466:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6a1b      	ldr	r3, [r3, #32]
 800446c:	f023 0210 	bic.w	r2, r3, #16
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	699b      	ldr	r3, [r3, #24]
 800447e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004486:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800448e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	021b      	lsls	r3, r3, #8
 8004496:	68fa      	ldr	r2, [r7, #12]
 8004498:	4313      	orrs	r3, r2
 800449a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	f023 0320 	bic.w	r3, r3, #32
 80044a2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	689b      	ldr	r3, [r3, #8]
 80044a8:	011b      	lsls	r3, r3, #4
 80044aa:	697a      	ldr	r2, [r7, #20]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	4a22      	ldr	r2, [pc, #136]	@ (800453c <TIM_OC2_SetConfig+0xe4>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d003      	beq.n	80044c0 <TIM_OC2_SetConfig+0x68>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	4a21      	ldr	r2, [pc, #132]	@ (8004540 <TIM_OC2_SetConfig+0xe8>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d10d      	bne.n	80044dc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80044c0:	697b      	ldr	r3, [r7, #20]
 80044c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80044c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	68db      	ldr	r3, [r3, #12]
 80044cc:	011b      	lsls	r3, r3, #4
 80044ce:	697a      	ldr	r2, [r7, #20]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80044d4:	697b      	ldr	r3, [r7, #20]
 80044d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80044da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a17      	ldr	r2, [pc, #92]	@ (800453c <TIM_OC2_SetConfig+0xe4>)
 80044e0:	4293      	cmp	r3, r2
 80044e2:	d003      	beq.n	80044ec <TIM_OC2_SetConfig+0x94>
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a16      	ldr	r2, [pc, #88]	@ (8004540 <TIM_OC2_SetConfig+0xe8>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d113      	bne.n	8004514 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80044f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80044fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	009b      	lsls	r3, r3, #2
 8004502:	693a      	ldr	r2, [r7, #16]
 8004504:	4313      	orrs	r3, r2
 8004506:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	699b      	ldr	r3, [r3, #24]
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	693a      	ldr	r2, [r7, #16]
 8004510:	4313      	orrs	r3, r2
 8004512:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	693a      	ldr	r2, [r7, #16]
 8004518:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685a      	ldr	r2, [r3, #4]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	697a      	ldr	r2, [r7, #20]
 800452c:	621a      	str	r2, [r3, #32]
}
 800452e:	bf00      	nop
 8004530:	371c      	adds	r7, #28
 8004532:	46bd      	mov	sp, r7
 8004534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	40010000 	.word	0x40010000
 8004540:	40010400 	.word	0x40010400

08004544 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	69db      	ldr	r3, [r3, #28]
 800456a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004572:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f023 0303 	bic.w	r3, r3, #3
 800457a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68fa      	ldr	r2, [r7, #12]
 8004582:	4313      	orrs	r3, r2
 8004584:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800458c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	021b      	lsls	r3, r3, #8
 8004594:	697a      	ldr	r2, [r7, #20]
 8004596:	4313      	orrs	r3, r2
 8004598:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	4a21      	ldr	r2, [pc, #132]	@ (8004624 <TIM_OC3_SetConfig+0xe0>)
 800459e:	4293      	cmp	r3, r2
 80045a0:	d003      	beq.n	80045aa <TIM_OC3_SetConfig+0x66>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	4a20      	ldr	r2, [pc, #128]	@ (8004628 <TIM_OC3_SetConfig+0xe4>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d10d      	bne.n	80045c6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80045aa:	697b      	ldr	r3, [r7, #20]
 80045ac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80045b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	021b      	lsls	r3, r3, #8
 80045b8:	697a      	ldr	r2, [r7, #20]
 80045ba:	4313      	orrs	r3, r2
 80045bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80045c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a16      	ldr	r2, [pc, #88]	@ (8004624 <TIM_OC3_SetConfig+0xe0>)
 80045ca:	4293      	cmp	r3, r2
 80045cc:	d003      	beq.n	80045d6 <TIM_OC3_SetConfig+0x92>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	4a15      	ldr	r2, [pc, #84]	@ (8004628 <TIM_OC3_SetConfig+0xe4>)
 80045d2:	4293      	cmp	r3, r2
 80045d4:	d113      	bne.n	80045fe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80045dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80045de:	693b      	ldr	r3, [r7, #16]
 80045e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80045e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80045e6:	683b      	ldr	r3, [r7, #0]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	011b      	lsls	r3, r3, #4
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80045f2:	683b      	ldr	r3, [r7, #0]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	011b      	lsls	r3, r3, #4
 80045f8:	693a      	ldr	r2, [r7, #16]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	693a      	ldr	r2, [r7, #16]
 8004602:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	68fa      	ldr	r2, [r7, #12]
 8004608:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	685a      	ldr	r2, [r3, #4]
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	621a      	str	r2, [r3, #32]
}
 8004618:	bf00      	nop
 800461a:	371c      	adds	r7, #28
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr
 8004624:	40010000 	.word	0x40010000
 8004628:	40010400 	.word	0x40010400

0800462c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800462c:	b480      	push	{r7}
 800462e:	b087      	sub	sp, #28
 8004630:	af00      	add	r7, sp, #0
 8004632:	6078      	str	r0, [r7, #4]
 8004634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6a1b      	ldr	r3, [r3, #32]
 8004640:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	69db      	ldr	r3, [r3, #28]
 8004652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800465a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004662:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	021b      	lsls	r3, r3, #8
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	4313      	orrs	r3, r2
 800466e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004676:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	689b      	ldr	r3, [r3, #8]
 800467c:	031b      	lsls	r3, r3, #12
 800467e:	693a      	ldr	r2, [r7, #16]
 8004680:	4313      	orrs	r3, r2
 8004682:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	4a12      	ldr	r2, [pc, #72]	@ (80046d0 <TIM_OC4_SetConfig+0xa4>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d003      	beq.n	8004694 <TIM_OC4_SetConfig+0x68>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4a11      	ldr	r2, [pc, #68]	@ (80046d4 <TIM_OC4_SetConfig+0xa8>)
 8004690:	4293      	cmp	r3, r2
 8004692:	d109      	bne.n	80046a8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800469a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	695b      	ldr	r3, [r3, #20]
 80046a0:	019b      	lsls	r3, r3, #6
 80046a2:	697a      	ldr	r2, [r7, #20]
 80046a4:	4313      	orrs	r3, r2
 80046a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	697a      	ldr	r2, [r7, #20]
 80046ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	621a      	str	r2, [r3, #32]
}
 80046c2:	bf00      	nop
 80046c4:	371c      	adds	r7, #28
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	40010000 	.word	0x40010000
 80046d4:	40010400 	.word	0x40010400

080046d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80046d8:	b480      	push	{r7}
 80046da:	b087      	sub	sp, #28
 80046dc:	af00      	add	r7, sp, #0
 80046de:	60f8      	str	r0, [r7, #12]
 80046e0:	60b9      	str	r1, [r7, #8]
 80046e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6a1b      	ldr	r3, [r3, #32]
 80046e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	f023 0201 	bic.w	r2, r3, #1
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	699b      	ldr	r3, [r3, #24]
 80046fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004702:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	011b      	lsls	r3, r3, #4
 8004708:	693a      	ldr	r2, [r7, #16]
 800470a:	4313      	orrs	r3, r2
 800470c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f023 030a 	bic.w	r3, r3, #10
 8004714:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004716:	697a      	ldr	r2, [r7, #20]
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	4313      	orrs	r3, r2
 800471c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	693a      	ldr	r2, [r7, #16]
 8004722:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	697a      	ldr	r2, [r7, #20]
 8004728:	621a      	str	r2, [r3, #32]
}
 800472a:	bf00      	nop
 800472c:	371c      	adds	r7, #28
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr

08004736 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004736:	b480      	push	{r7}
 8004738:	b087      	sub	sp, #28
 800473a:	af00      	add	r7, sp, #0
 800473c:	60f8      	str	r0, [r7, #12]
 800473e:	60b9      	str	r1, [r7, #8]
 8004740:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6a1b      	ldr	r3, [r3, #32]
 8004746:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	6a1b      	ldr	r3, [r3, #32]
 800474c:	f023 0210 	bic.w	r2, r3, #16
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	699b      	ldr	r3, [r3, #24]
 8004758:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800475a:	693b      	ldr	r3, [r7, #16]
 800475c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004760:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	031b      	lsls	r3, r3, #12
 8004766:	693a      	ldr	r2, [r7, #16]
 8004768:	4313      	orrs	r3, r2
 800476a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800476c:	697b      	ldr	r3, [r7, #20]
 800476e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004772:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	011b      	lsls	r3, r3, #4
 8004778:	697a      	ldr	r2, [r7, #20]
 800477a:	4313      	orrs	r3, r2
 800477c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	697a      	ldr	r2, [r7, #20]
 8004788:	621a      	str	r2, [r3, #32]
}
 800478a:	bf00      	nop
 800478c:	371c      	adds	r7, #28
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004796:	b480      	push	{r7}
 8004798:	b085      	sub	sp, #20
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
 800479e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80047ac:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80047ae:	683a      	ldr	r2, [r7, #0]
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	4313      	orrs	r3, r2
 80047b4:	f043 0307 	orr.w	r3, r3, #7
 80047b8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	68fa      	ldr	r2, [r7, #12]
 80047be:	609a      	str	r2, [r3, #8]
}
 80047c0:	bf00      	nop
 80047c2:	3714      	adds	r7, #20
 80047c4:	46bd      	mov	sp, r7
 80047c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ca:	4770      	bx	lr

080047cc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80047cc:	b480      	push	{r7}
 80047ce:	b087      	sub	sp, #28
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	607a      	str	r2, [r7, #4]
 80047d8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	689b      	ldr	r3, [r3, #8]
 80047de:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80047e6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	021a      	lsls	r2, r3, #8
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	431a      	orrs	r2, r3
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	697a      	ldr	r2, [r7, #20]
 80047fe:	609a      	str	r2, [r3, #8]
}
 8004800:	bf00      	nop
 8004802:	371c      	adds	r7, #28
 8004804:	46bd      	mov	sp, r7
 8004806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480a:	4770      	bx	lr

0800480c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800480c:	b480      	push	{r7}
 800480e:	b087      	sub	sp, #28
 8004810:	af00      	add	r7, sp, #0
 8004812:	60f8      	str	r0, [r7, #12]
 8004814:	60b9      	str	r1, [r7, #8]
 8004816:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004818:	68bb      	ldr	r3, [r7, #8]
 800481a:	f003 031f 	and.w	r3, r3, #31
 800481e:	2201      	movs	r2, #1
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6a1a      	ldr	r2, [r3, #32]
 800482a:	697b      	ldr	r3, [r7, #20]
 800482c:	43db      	mvns	r3, r3
 800482e:	401a      	ands	r2, r3
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	6a1a      	ldr	r2, [r3, #32]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	f003 031f 	and.w	r3, r3, #31
 800483e:	6879      	ldr	r1, [r7, #4]
 8004840:	fa01 f303 	lsl.w	r3, r1, r3
 8004844:	431a      	orrs	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	621a      	str	r2, [r3, #32]
}
 800484a:	bf00      	nop
 800484c:	371c      	adds	r7, #28
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
	...

08004858 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004868:	2b01      	cmp	r3, #1
 800486a:	d101      	bne.n	8004870 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800486c:	2302      	movs	r3, #2
 800486e:	e05a      	b.n	8004926 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2201      	movs	r2, #1
 8004874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2202      	movs	r2, #2
 800487c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	689b      	ldr	r3, [r3, #8]
 800488e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004896:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68fa      	ldr	r2, [r7, #12]
 800489e:	4313      	orrs	r3, r2
 80048a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	68fa      	ldr	r2, [r7, #12]
 80048a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a21      	ldr	r2, [pc, #132]	@ (8004934 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d022      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048bc:	d01d      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004938 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80048c4:	4293      	cmp	r3, r2
 80048c6:	d018      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	4a1b      	ldr	r2, [pc, #108]	@ (800493c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80048ce:	4293      	cmp	r3, r2
 80048d0:	d013      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a1a      	ldr	r2, [pc, #104]	@ (8004940 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80048d8:	4293      	cmp	r3, r2
 80048da:	d00e      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	4a18      	ldr	r2, [pc, #96]	@ (8004944 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d009      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	4a17      	ldr	r2, [pc, #92]	@ (8004948 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80048ec:	4293      	cmp	r3, r2
 80048ee:	d004      	beq.n	80048fa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a15      	ldr	r2, [pc, #84]	@ (800494c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80048f6:	4293      	cmp	r3, r2
 80048f8:	d10c      	bne.n	8004914 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80048fa:	68bb      	ldr	r3, [r7, #8]
 80048fc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004900:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	68ba      	ldr	r2, [r7, #8]
 8004908:	4313      	orrs	r3, r2
 800490a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68ba      	ldr	r2, [r7, #8]
 8004912:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2201      	movs	r2, #1
 8004918:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3714      	adds	r7, #20
 800492a:	46bd      	mov	sp, r7
 800492c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	40010000 	.word	0x40010000
 8004938:	40000400 	.word	0x40000400
 800493c:	40000800 	.word	0x40000800
 8004940:	40000c00 	.word	0x40000c00
 8004944:	40010400 	.word	0x40010400
 8004948:	40014000 	.word	0x40014000
 800494c:	40001800 	.word	0x40001800

08004950 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e042      	b.n	80049e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d106      	bne.n	800497c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2200      	movs	r2, #0
 8004972:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f7fd ff56 	bl	8002828 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2224      	movs	r2, #36	@ 0x24
 8004980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	68da      	ldr	r2, [r3, #12]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004992:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004994:	6878      	ldr	r0, [r7, #4]
 8004996:	f000 fa09 	bl	8004dac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	691a      	ldr	r2, [r3, #16]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80049a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	695a      	ldr	r2, [r3, #20]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80049b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	68da      	ldr	r2, [r3, #12]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80049c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2200      	movs	r2, #0
 80049ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	2220      	movs	r2, #32
 80049d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2220      	movs	r2, #32
 80049dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2200      	movs	r2, #0
 80049e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80049e6:	2300      	movs	r3, #0
}
 80049e8:	4618      	mov	r0, r3
 80049ea:	3708      	adds	r7, #8
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bd80      	pop	{r7, pc}

080049f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b08a      	sub	sp, #40	@ 0x28
 80049f4:	af02      	add	r7, sp, #8
 80049f6:	60f8      	str	r0, [r7, #12]
 80049f8:	60b9      	str	r1, [r7, #8]
 80049fa:	603b      	str	r3, [r7, #0]
 80049fc:	4613      	mov	r3, r2
 80049fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004a00:	2300      	movs	r3, #0
 8004a02:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a0a:	b2db      	uxtb	r3, r3
 8004a0c:	2b20      	cmp	r3, #32
 8004a0e:	d175      	bne.n	8004afc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d002      	beq.n	8004a1c <HAL_UART_Transmit+0x2c>
 8004a16:	88fb      	ldrh	r3, [r7, #6]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d101      	bne.n	8004a20 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e06e      	b.n	8004afe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2200      	movs	r2, #0
 8004a24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2221      	movs	r2, #33	@ 0x21
 8004a2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a2e:	f7fe f8bf 	bl	8002bb0 <HAL_GetTick>
 8004a32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	88fa      	ldrh	r2, [r7, #6]
 8004a38:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	88fa      	ldrh	r2, [r7, #6]
 8004a3e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a48:	d108      	bne.n	8004a5c <HAL_UART_Transmit+0x6c>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d104      	bne.n	8004a5c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004a52:	2300      	movs	r3, #0
 8004a54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a56:	68bb      	ldr	r3, [r7, #8]
 8004a58:	61bb      	str	r3, [r7, #24]
 8004a5a:	e003      	b.n	8004a64 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a60:	2300      	movs	r3, #0
 8004a62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a64:	e02e      	b.n	8004ac4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	9300      	str	r3, [sp, #0]
 8004a6a:	697b      	ldr	r3, [r7, #20]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	2180      	movs	r1, #128	@ 0x80
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f000 f8df 	bl	8004c34 <UART_WaitOnFlagUntilTimeout>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d005      	beq.n	8004a88 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	2220      	movs	r2, #32
 8004a80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004a84:	2303      	movs	r3, #3
 8004a86:	e03a      	b.n	8004afe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d10b      	bne.n	8004aa6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a8e:	69bb      	ldr	r3, [r7, #24]
 8004a90:	881b      	ldrh	r3, [r3, #0]
 8004a92:	461a      	mov	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	3302      	adds	r3, #2
 8004aa2:	61bb      	str	r3, [r7, #24]
 8004aa4:	e007      	b.n	8004ab6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004aa6:	69fb      	ldr	r3, [r7, #28]
 8004aa8:	781a      	ldrb	r2, [r3, #0]
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004ab0:	69fb      	ldr	r3, [r7, #28]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	3b01      	subs	r3, #1
 8004abe:	b29a      	uxth	r2, r3
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004ac8:	b29b      	uxth	r3, r3
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1cb      	bne.n	8004a66 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	9300      	str	r3, [sp, #0]
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	2140      	movs	r1, #64	@ 0x40
 8004ad8:	68f8      	ldr	r0, [r7, #12]
 8004ada:	f000 f8ab 	bl	8004c34 <UART_WaitOnFlagUntilTimeout>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d005      	beq.n	8004af0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e006      	b.n	8004afe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	2220      	movs	r2, #32
 8004af4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004af8:	2300      	movs	r3, #0
 8004afa:	e000      	b.n	8004afe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004afc:	2302      	movs	r3, #2
  }
}
 8004afe:	4618      	mov	r0, r3
 8004b00:	3720      	adds	r7, #32
 8004b02:	46bd      	mov	sp, r7
 8004b04:	bd80      	pop	{r7, pc}

08004b06 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b06:	b580      	push	{r7, lr}
 8004b08:	b08a      	sub	sp, #40	@ 0x28
 8004b0a:	af02      	add	r7, sp, #8
 8004b0c:	60f8      	str	r0, [r7, #12]
 8004b0e:	60b9      	str	r1, [r7, #8]
 8004b10:	603b      	str	r3, [r7, #0]
 8004b12:	4613      	mov	r3, r2
 8004b14:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b16:	2300      	movs	r3, #0
 8004b18:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	2b20      	cmp	r3, #32
 8004b24:	f040 8081 	bne.w	8004c2a <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b28:	68bb      	ldr	r3, [r7, #8]
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d002      	beq.n	8004b34 <HAL_UART_Receive+0x2e>
 8004b2e:	88fb      	ldrh	r3, [r7, #6]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d101      	bne.n	8004b38 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e079      	b.n	8004c2c <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2222      	movs	r2, #34	@ 0x22
 8004b42:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b4c:	f7fe f830 	bl	8002bb0 <HAL_GetTick>
 8004b50:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	88fa      	ldrh	r2, [r7, #6]
 8004b56:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	88fa      	ldrh	r2, [r7, #6]
 8004b5c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b66:	d108      	bne.n	8004b7a <HAL_UART_Receive+0x74>
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d104      	bne.n	8004b7a <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004b70:	2300      	movs	r3, #0
 8004b72:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b74:	68bb      	ldr	r3, [r7, #8]
 8004b76:	61bb      	str	r3, [r7, #24]
 8004b78:	e003      	b.n	8004b82 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b7e:	2300      	movs	r3, #0
 8004b80:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004b82:	e047      	b.n	8004c14 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004b84:	683b      	ldr	r3, [r7, #0]
 8004b86:	9300      	str	r3, [sp, #0]
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	2120      	movs	r1, #32
 8004b8e:	68f8      	ldr	r0, [r7, #12]
 8004b90:	f000 f850 	bl	8004c34 <UART_WaitOnFlagUntilTimeout>
 8004b94:	4603      	mov	r3, r0
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d005      	beq.n	8004ba6 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004ba2:	2303      	movs	r3, #3
 8004ba4:	e042      	b.n	8004c2c <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10c      	bne.n	8004bc6 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	69bb      	ldr	r3, [r7, #24]
 8004bbc:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	3302      	adds	r3, #2
 8004bc2:	61bb      	str	r3, [r7, #24]
 8004bc4:	e01f      	b.n	8004c06 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004bce:	d007      	beq.n	8004be0 <HAL_UART_Receive+0xda>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	689b      	ldr	r3, [r3, #8]
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d10a      	bne.n	8004bee <HAL_UART_Receive+0xe8>
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	691b      	ldr	r3, [r3, #16]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d106      	bne.n	8004bee <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	b2da      	uxtb	r2, r3
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	701a      	strb	r2, [r3, #0]
 8004bec:	e008      	b.n	8004c00 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	b2db      	uxtb	r3, r3
 8004bf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bfa:	b2da      	uxtb	r2, r3
 8004bfc:	69fb      	ldr	r3, [r7, #28]
 8004bfe:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004c00:	69fb      	ldr	r3, [r7, #28]
 8004c02:	3301      	adds	r3, #1
 8004c04:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	3b01      	subs	r3, #1
 8004c0e:	b29a      	uxth	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d1b2      	bne.n	8004b84 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2220      	movs	r2, #32
 8004c22:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004c26:	2300      	movs	r3, #0
 8004c28:	e000      	b.n	8004c2c <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8004c2a:	2302      	movs	r3, #2
  }
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3720      	adds	r7, #32
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b086      	sub	sp, #24
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	603b      	str	r3, [r7, #0]
 8004c40:	4613      	mov	r3, r2
 8004c42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c44:	e03b      	b.n	8004cbe <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c46:	6a3b      	ldr	r3, [r7, #32]
 8004c48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c4c:	d037      	beq.n	8004cbe <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c4e:	f7fd ffaf 	bl	8002bb0 <HAL_GetTick>
 8004c52:	4602      	mov	r2, r0
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	1ad3      	subs	r3, r2, r3
 8004c58:	6a3a      	ldr	r2, [r7, #32]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d302      	bcc.n	8004c64 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c5e:	6a3b      	ldr	r3, [r7, #32]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c64:	2303      	movs	r3, #3
 8004c66:	e03a      	b.n	8004cde <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	68db      	ldr	r3, [r3, #12]
 8004c6e:	f003 0304 	and.w	r3, r3, #4
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d023      	beq.n	8004cbe <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	2b80      	cmp	r3, #128	@ 0x80
 8004c7a:	d020      	beq.n	8004cbe <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	2b40      	cmp	r3, #64	@ 0x40
 8004c80:	d01d      	beq.n	8004cbe <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0308 	and.w	r3, r3, #8
 8004c8c:	2b08      	cmp	r3, #8
 8004c8e:	d116      	bne.n	8004cbe <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004c90:	2300      	movs	r3, #0
 8004c92:	617b      	str	r3, [r7, #20]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	617b      	str	r3, [r7, #20]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	617b      	str	r3, [r7, #20]
 8004ca4:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 f81d 	bl	8004ce6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2208      	movs	r2, #8
 8004cb0:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e00f      	b.n	8004cde <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	68bb      	ldr	r3, [r7, #8]
 8004cc6:	4013      	ands	r3, r2
 8004cc8:	68ba      	ldr	r2, [r7, #8]
 8004cca:	429a      	cmp	r2, r3
 8004ccc:	bf0c      	ite	eq
 8004cce:	2301      	moveq	r3, #1
 8004cd0:	2300      	movne	r3, #0
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	79fb      	ldrb	r3, [r7, #7]
 8004cd8:	429a      	cmp	r2, r3
 8004cda:	d0b4      	beq.n	8004c46 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3718      	adds	r7, #24
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bd80      	pop	{r7, pc}

08004ce6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004ce6:	b480      	push	{r7}
 8004ce8:	b095      	sub	sp, #84	@ 0x54
 8004cea:	af00      	add	r7, sp, #0
 8004cec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	330c      	adds	r3, #12
 8004cf4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cf8:	e853 3f00 	ldrex	r3, [r3]
 8004cfc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d00:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d04:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	330c      	adds	r3, #12
 8004d0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d0e:	643a      	str	r2, [r7, #64]	@ 0x40
 8004d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d12:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d14:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d16:	e841 2300 	strex	r3, r2, [r1]
 8004d1a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d1e5      	bne.n	8004cee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	3314      	adds	r3, #20
 8004d28:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
 8004d2c:	e853 3f00 	ldrex	r3, [r3]
 8004d30:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	f023 0301 	bic.w	r3, r3, #1
 8004d38:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	3314      	adds	r3, #20
 8004d40:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d44:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d46:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d48:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d4a:	e841 2300 	strex	r3, r2, [r1]
 8004d4e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d1e5      	bne.n	8004d22 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	d119      	bne.n	8004d92 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	330c      	adds	r3, #12
 8004d64:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	e853 3f00 	ldrex	r3, [r3]
 8004d6c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	f023 0310 	bic.w	r3, r3, #16
 8004d74:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	330c      	adds	r3, #12
 8004d7c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d7e:	61ba      	str	r2, [r7, #24]
 8004d80:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d82:	6979      	ldr	r1, [r7, #20]
 8004d84:	69ba      	ldr	r2, [r7, #24]
 8004d86:	e841 2300 	strex	r3, r2, [r1]
 8004d8a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1e5      	bne.n	8004d5e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2220      	movs	r2, #32
 8004d96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004da0:	bf00      	nop
 8004da2:	3754      	adds	r7, #84	@ 0x54
 8004da4:	46bd      	mov	sp, r7
 8004da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004daa:	4770      	bx	lr

08004dac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004dac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004db0:	b0c0      	sub	sp, #256	@ 0x100
 8004db2:	af00      	add	r7, sp, #0
 8004db4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004db8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dc8:	68d9      	ldr	r1, [r3, #12]
 8004dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	ea40 0301 	orr.w	r3, r0, r1
 8004dd4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004dd6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dda:	689a      	ldr	r2, [r3, #8]
 8004ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de0:	691b      	ldr	r3, [r3, #16]
 8004de2:	431a      	orrs	r2, r3
 8004de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004de8:	695b      	ldr	r3, [r3, #20]
 8004dea:	431a      	orrs	r2, r3
 8004dec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004df0:	69db      	ldr	r3, [r3, #28]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004df8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	68db      	ldr	r3, [r3, #12]
 8004e00:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004e04:	f021 010c 	bic.w	r1, r1, #12
 8004e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e0c:	681a      	ldr	r2, [r3, #0]
 8004e0e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004e12:	430b      	orrs	r3, r1
 8004e14:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	695b      	ldr	r3, [r3, #20]
 8004e1e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004e22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e26:	6999      	ldr	r1, [r3, #24]
 8004e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e2c:	681a      	ldr	r2, [r3, #0]
 8004e2e:	ea40 0301 	orr.w	r3, r0, r1
 8004e32:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	4b8f      	ldr	r3, [pc, #572]	@ (8005078 <UART_SetConfig+0x2cc>)
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d005      	beq.n	8004e4c <UART_SetConfig+0xa0>
 8004e40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e44:	681a      	ldr	r2, [r3, #0]
 8004e46:	4b8d      	ldr	r3, [pc, #564]	@ (800507c <UART_SetConfig+0x2d0>)
 8004e48:	429a      	cmp	r2, r3
 8004e4a:	d104      	bne.n	8004e56 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e4c:	f7fe fda6 	bl	800399c <HAL_RCC_GetPCLK2Freq>
 8004e50:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004e54:	e003      	b.n	8004e5e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e56:	f7fe fd8d 	bl	8003974 <HAL_RCC_GetPCLK1Freq>
 8004e5a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e62:	69db      	ldr	r3, [r3, #28]
 8004e64:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e68:	f040 810c 	bne.w	8005084 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e6c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e70:	2200      	movs	r2, #0
 8004e72:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004e76:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004e7a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004e7e:	4622      	mov	r2, r4
 8004e80:	462b      	mov	r3, r5
 8004e82:	1891      	adds	r1, r2, r2
 8004e84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004e86:	415b      	adcs	r3, r3
 8004e88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004e8a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004e8e:	4621      	mov	r1, r4
 8004e90:	eb12 0801 	adds.w	r8, r2, r1
 8004e94:	4629      	mov	r1, r5
 8004e96:	eb43 0901 	adc.w	r9, r3, r1
 8004e9a:	f04f 0200 	mov.w	r2, #0
 8004e9e:	f04f 0300 	mov.w	r3, #0
 8004ea2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004ea6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004eaa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004eae:	4690      	mov	r8, r2
 8004eb0:	4699      	mov	r9, r3
 8004eb2:	4623      	mov	r3, r4
 8004eb4:	eb18 0303 	adds.w	r3, r8, r3
 8004eb8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004ebc:	462b      	mov	r3, r5
 8004ebe:	eb49 0303 	adc.w	r3, r9, r3
 8004ec2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004ec6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004ed2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004ed6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004eda:	460b      	mov	r3, r1
 8004edc:	18db      	adds	r3, r3, r3
 8004ede:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	eb42 0303 	adc.w	r3, r2, r3
 8004ee6:	657b      	str	r3, [r7, #84]	@ 0x54
 8004ee8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004eec:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ef0:	f7fb feca 	bl	8000c88 <__aeabi_uldivmod>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	4b61      	ldr	r3, [pc, #388]	@ (8005080 <UART_SetConfig+0x2d4>)
 8004efa:	fba3 2302 	umull	r2, r3, r3, r2
 8004efe:	095b      	lsrs	r3, r3, #5
 8004f00:	011c      	lsls	r4, r3, #4
 8004f02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004f06:	2200      	movs	r2, #0
 8004f08:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004f0c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004f10:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004f14:	4642      	mov	r2, r8
 8004f16:	464b      	mov	r3, r9
 8004f18:	1891      	adds	r1, r2, r2
 8004f1a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004f1c:	415b      	adcs	r3, r3
 8004f1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f20:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004f24:	4641      	mov	r1, r8
 8004f26:	eb12 0a01 	adds.w	sl, r2, r1
 8004f2a:	4649      	mov	r1, r9
 8004f2c:	eb43 0b01 	adc.w	fp, r3, r1
 8004f30:	f04f 0200 	mov.w	r2, #0
 8004f34:	f04f 0300 	mov.w	r3, #0
 8004f38:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004f3c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004f40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f44:	4692      	mov	sl, r2
 8004f46:	469b      	mov	fp, r3
 8004f48:	4643      	mov	r3, r8
 8004f4a:	eb1a 0303 	adds.w	r3, sl, r3
 8004f4e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004f52:	464b      	mov	r3, r9
 8004f54:	eb4b 0303 	adc.w	r3, fp, r3
 8004f58:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	2200      	movs	r2, #0
 8004f64:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004f68:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004f6c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004f70:	460b      	mov	r3, r1
 8004f72:	18db      	adds	r3, r3, r3
 8004f74:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f76:	4613      	mov	r3, r2
 8004f78:	eb42 0303 	adc.w	r3, r2, r3
 8004f7c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f7e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004f82:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004f86:	f7fb fe7f 	bl	8000c88 <__aeabi_uldivmod>
 8004f8a:	4602      	mov	r2, r0
 8004f8c:	460b      	mov	r3, r1
 8004f8e:	4611      	mov	r1, r2
 8004f90:	4b3b      	ldr	r3, [pc, #236]	@ (8005080 <UART_SetConfig+0x2d4>)
 8004f92:	fba3 2301 	umull	r2, r3, r3, r1
 8004f96:	095b      	lsrs	r3, r3, #5
 8004f98:	2264      	movs	r2, #100	@ 0x64
 8004f9a:	fb02 f303 	mul.w	r3, r2, r3
 8004f9e:	1acb      	subs	r3, r1, r3
 8004fa0:	00db      	lsls	r3, r3, #3
 8004fa2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004fa6:	4b36      	ldr	r3, [pc, #216]	@ (8005080 <UART_SetConfig+0x2d4>)
 8004fa8:	fba3 2302 	umull	r2, r3, r3, r2
 8004fac:	095b      	lsrs	r3, r3, #5
 8004fae:	005b      	lsls	r3, r3, #1
 8004fb0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004fb4:	441c      	add	r4, r3
 8004fb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004fc0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004fc4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004fc8:	4642      	mov	r2, r8
 8004fca:	464b      	mov	r3, r9
 8004fcc:	1891      	adds	r1, r2, r2
 8004fce:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004fd0:	415b      	adcs	r3, r3
 8004fd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004fd4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004fd8:	4641      	mov	r1, r8
 8004fda:	1851      	adds	r1, r2, r1
 8004fdc:	6339      	str	r1, [r7, #48]	@ 0x30
 8004fde:	4649      	mov	r1, r9
 8004fe0:	414b      	adcs	r3, r1
 8004fe2:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fe4:	f04f 0200 	mov.w	r2, #0
 8004fe8:	f04f 0300 	mov.w	r3, #0
 8004fec:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004ff0:	4659      	mov	r1, fp
 8004ff2:	00cb      	lsls	r3, r1, #3
 8004ff4:	4651      	mov	r1, sl
 8004ff6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ffa:	4651      	mov	r1, sl
 8004ffc:	00ca      	lsls	r2, r1, #3
 8004ffe:	4610      	mov	r0, r2
 8005000:	4619      	mov	r1, r3
 8005002:	4603      	mov	r3, r0
 8005004:	4642      	mov	r2, r8
 8005006:	189b      	adds	r3, r3, r2
 8005008:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800500c:	464b      	mov	r3, r9
 800500e:	460a      	mov	r2, r1
 8005010:	eb42 0303 	adc.w	r3, r2, r3
 8005014:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005018:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800501c:	685b      	ldr	r3, [r3, #4]
 800501e:	2200      	movs	r2, #0
 8005020:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005024:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005028:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800502c:	460b      	mov	r3, r1
 800502e:	18db      	adds	r3, r3, r3
 8005030:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005032:	4613      	mov	r3, r2
 8005034:	eb42 0303 	adc.w	r3, r2, r3
 8005038:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800503a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800503e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8005042:	f7fb fe21 	bl	8000c88 <__aeabi_uldivmod>
 8005046:	4602      	mov	r2, r0
 8005048:	460b      	mov	r3, r1
 800504a:	4b0d      	ldr	r3, [pc, #52]	@ (8005080 <UART_SetConfig+0x2d4>)
 800504c:	fba3 1302 	umull	r1, r3, r3, r2
 8005050:	095b      	lsrs	r3, r3, #5
 8005052:	2164      	movs	r1, #100	@ 0x64
 8005054:	fb01 f303 	mul.w	r3, r1, r3
 8005058:	1ad3      	subs	r3, r2, r3
 800505a:	00db      	lsls	r3, r3, #3
 800505c:	3332      	adds	r3, #50	@ 0x32
 800505e:	4a08      	ldr	r2, [pc, #32]	@ (8005080 <UART_SetConfig+0x2d4>)
 8005060:	fba2 2303 	umull	r2, r3, r2, r3
 8005064:	095b      	lsrs	r3, r3, #5
 8005066:	f003 0207 	and.w	r2, r3, #7
 800506a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	4422      	add	r2, r4
 8005072:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005074:	e106      	b.n	8005284 <UART_SetConfig+0x4d8>
 8005076:	bf00      	nop
 8005078:	40011000 	.word	0x40011000
 800507c:	40011400 	.word	0x40011400
 8005080:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005084:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005088:	2200      	movs	r2, #0
 800508a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800508e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005092:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005096:	4642      	mov	r2, r8
 8005098:	464b      	mov	r3, r9
 800509a:	1891      	adds	r1, r2, r2
 800509c:	6239      	str	r1, [r7, #32]
 800509e:	415b      	adcs	r3, r3
 80050a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80050a2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80050a6:	4641      	mov	r1, r8
 80050a8:	1854      	adds	r4, r2, r1
 80050aa:	4649      	mov	r1, r9
 80050ac:	eb43 0501 	adc.w	r5, r3, r1
 80050b0:	f04f 0200 	mov.w	r2, #0
 80050b4:	f04f 0300 	mov.w	r3, #0
 80050b8:	00eb      	lsls	r3, r5, #3
 80050ba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050be:	00e2      	lsls	r2, r4, #3
 80050c0:	4614      	mov	r4, r2
 80050c2:	461d      	mov	r5, r3
 80050c4:	4643      	mov	r3, r8
 80050c6:	18e3      	adds	r3, r4, r3
 80050c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80050cc:	464b      	mov	r3, r9
 80050ce:	eb45 0303 	adc.w	r3, r5, r3
 80050d2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80050d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	2200      	movs	r2, #0
 80050de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80050e2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80050e6:	f04f 0200 	mov.w	r2, #0
 80050ea:	f04f 0300 	mov.w	r3, #0
 80050ee:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80050f2:	4629      	mov	r1, r5
 80050f4:	008b      	lsls	r3, r1, #2
 80050f6:	4621      	mov	r1, r4
 80050f8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050fc:	4621      	mov	r1, r4
 80050fe:	008a      	lsls	r2, r1, #2
 8005100:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005104:	f7fb fdc0 	bl	8000c88 <__aeabi_uldivmod>
 8005108:	4602      	mov	r2, r0
 800510a:	460b      	mov	r3, r1
 800510c:	4b60      	ldr	r3, [pc, #384]	@ (8005290 <UART_SetConfig+0x4e4>)
 800510e:	fba3 2302 	umull	r2, r3, r3, r2
 8005112:	095b      	lsrs	r3, r3, #5
 8005114:	011c      	lsls	r4, r3, #4
 8005116:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800511a:	2200      	movs	r2, #0
 800511c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005120:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005124:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005128:	4642      	mov	r2, r8
 800512a:	464b      	mov	r3, r9
 800512c:	1891      	adds	r1, r2, r2
 800512e:	61b9      	str	r1, [r7, #24]
 8005130:	415b      	adcs	r3, r3
 8005132:	61fb      	str	r3, [r7, #28]
 8005134:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005138:	4641      	mov	r1, r8
 800513a:	1851      	adds	r1, r2, r1
 800513c:	6139      	str	r1, [r7, #16]
 800513e:	4649      	mov	r1, r9
 8005140:	414b      	adcs	r3, r1
 8005142:	617b      	str	r3, [r7, #20]
 8005144:	f04f 0200 	mov.w	r2, #0
 8005148:	f04f 0300 	mov.w	r3, #0
 800514c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005150:	4659      	mov	r1, fp
 8005152:	00cb      	lsls	r3, r1, #3
 8005154:	4651      	mov	r1, sl
 8005156:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800515a:	4651      	mov	r1, sl
 800515c:	00ca      	lsls	r2, r1, #3
 800515e:	4610      	mov	r0, r2
 8005160:	4619      	mov	r1, r3
 8005162:	4603      	mov	r3, r0
 8005164:	4642      	mov	r2, r8
 8005166:	189b      	adds	r3, r3, r2
 8005168:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800516c:	464b      	mov	r3, r9
 800516e:	460a      	mov	r2, r1
 8005170:	eb42 0303 	adc.w	r3, r2, r3
 8005174:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005178:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	2200      	movs	r2, #0
 8005180:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005182:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005184:	f04f 0200 	mov.w	r2, #0
 8005188:	f04f 0300 	mov.w	r3, #0
 800518c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005190:	4649      	mov	r1, r9
 8005192:	008b      	lsls	r3, r1, #2
 8005194:	4641      	mov	r1, r8
 8005196:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800519a:	4641      	mov	r1, r8
 800519c:	008a      	lsls	r2, r1, #2
 800519e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80051a2:	f7fb fd71 	bl	8000c88 <__aeabi_uldivmod>
 80051a6:	4602      	mov	r2, r0
 80051a8:	460b      	mov	r3, r1
 80051aa:	4611      	mov	r1, r2
 80051ac:	4b38      	ldr	r3, [pc, #224]	@ (8005290 <UART_SetConfig+0x4e4>)
 80051ae:	fba3 2301 	umull	r2, r3, r3, r1
 80051b2:	095b      	lsrs	r3, r3, #5
 80051b4:	2264      	movs	r2, #100	@ 0x64
 80051b6:	fb02 f303 	mul.w	r3, r2, r3
 80051ba:	1acb      	subs	r3, r1, r3
 80051bc:	011b      	lsls	r3, r3, #4
 80051be:	3332      	adds	r3, #50	@ 0x32
 80051c0:	4a33      	ldr	r2, [pc, #204]	@ (8005290 <UART_SetConfig+0x4e4>)
 80051c2:	fba2 2303 	umull	r2, r3, r2, r3
 80051c6:	095b      	lsrs	r3, r3, #5
 80051c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051cc:	441c      	add	r4, r3
 80051ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051d2:	2200      	movs	r2, #0
 80051d4:	673b      	str	r3, [r7, #112]	@ 0x70
 80051d6:	677a      	str	r2, [r7, #116]	@ 0x74
 80051d8:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80051dc:	4642      	mov	r2, r8
 80051de:	464b      	mov	r3, r9
 80051e0:	1891      	adds	r1, r2, r2
 80051e2:	60b9      	str	r1, [r7, #8]
 80051e4:	415b      	adcs	r3, r3
 80051e6:	60fb      	str	r3, [r7, #12]
 80051e8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051ec:	4641      	mov	r1, r8
 80051ee:	1851      	adds	r1, r2, r1
 80051f0:	6039      	str	r1, [r7, #0]
 80051f2:	4649      	mov	r1, r9
 80051f4:	414b      	adcs	r3, r1
 80051f6:	607b      	str	r3, [r7, #4]
 80051f8:	f04f 0200 	mov.w	r2, #0
 80051fc:	f04f 0300 	mov.w	r3, #0
 8005200:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005204:	4659      	mov	r1, fp
 8005206:	00cb      	lsls	r3, r1, #3
 8005208:	4651      	mov	r1, sl
 800520a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800520e:	4651      	mov	r1, sl
 8005210:	00ca      	lsls	r2, r1, #3
 8005212:	4610      	mov	r0, r2
 8005214:	4619      	mov	r1, r3
 8005216:	4603      	mov	r3, r0
 8005218:	4642      	mov	r2, r8
 800521a:	189b      	adds	r3, r3, r2
 800521c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800521e:	464b      	mov	r3, r9
 8005220:	460a      	mov	r2, r1
 8005222:	eb42 0303 	adc.w	r3, r2, r3
 8005226:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005228:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	2200      	movs	r2, #0
 8005230:	663b      	str	r3, [r7, #96]	@ 0x60
 8005232:	667a      	str	r2, [r7, #100]	@ 0x64
 8005234:	f04f 0200 	mov.w	r2, #0
 8005238:	f04f 0300 	mov.w	r3, #0
 800523c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005240:	4649      	mov	r1, r9
 8005242:	008b      	lsls	r3, r1, #2
 8005244:	4641      	mov	r1, r8
 8005246:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800524a:	4641      	mov	r1, r8
 800524c:	008a      	lsls	r2, r1, #2
 800524e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005252:	f7fb fd19 	bl	8000c88 <__aeabi_uldivmod>
 8005256:	4602      	mov	r2, r0
 8005258:	460b      	mov	r3, r1
 800525a:	4b0d      	ldr	r3, [pc, #52]	@ (8005290 <UART_SetConfig+0x4e4>)
 800525c:	fba3 1302 	umull	r1, r3, r3, r2
 8005260:	095b      	lsrs	r3, r3, #5
 8005262:	2164      	movs	r1, #100	@ 0x64
 8005264:	fb01 f303 	mul.w	r3, r1, r3
 8005268:	1ad3      	subs	r3, r2, r3
 800526a:	011b      	lsls	r3, r3, #4
 800526c:	3332      	adds	r3, #50	@ 0x32
 800526e:	4a08      	ldr	r2, [pc, #32]	@ (8005290 <UART_SetConfig+0x4e4>)
 8005270:	fba2 2303 	umull	r2, r3, r2, r3
 8005274:	095b      	lsrs	r3, r3, #5
 8005276:	f003 020f 	and.w	r2, r3, #15
 800527a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4422      	add	r2, r4
 8005282:	609a      	str	r2, [r3, #8]
}
 8005284:	bf00      	nop
 8005286:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800528a:	46bd      	mov	sp, r7
 800528c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005290:	51eb851f 	.word	0x51eb851f

08005294 <__cvt>:
 8005294:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005298:	ec57 6b10 	vmov	r6, r7, d0
 800529c:	2f00      	cmp	r7, #0
 800529e:	460c      	mov	r4, r1
 80052a0:	4619      	mov	r1, r3
 80052a2:	463b      	mov	r3, r7
 80052a4:	bfbb      	ittet	lt
 80052a6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80052aa:	461f      	movlt	r7, r3
 80052ac:	2300      	movge	r3, #0
 80052ae:	232d      	movlt	r3, #45	@ 0x2d
 80052b0:	700b      	strb	r3, [r1, #0]
 80052b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80052b4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80052b8:	4691      	mov	r9, r2
 80052ba:	f023 0820 	bic.w	r8, r3, #32
 80052be:	bfbc      	itt	lt
 80052c0:	4632      	movlt	r2, r6
 80052c2:	4616      	movlt	r6, r2
 80052c4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80052c8:	d005      	beq.n	80052d6 <__cvt+0x42>
 80052ca:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80052ce:	d100      	bne.n	80052d2 <__cvt+0x3e>
 80052d0:	3401      	adds	r4, #1
 80052d2:	2102      	movs	r1, #2
 80052d4:	e000      	b.n	80052d8 <__cvt+0x44>
 80052d6:	2103      	movs	r1, #3
 80052d8:	ab03      	add	r3, sp, #12
 80052da:	9301      	str	r3, [sp, #4]
 80052dc:	ab02      	add	r3, sp, #8
 80052de:	9300      	str	r3, [sp, #0]
 80052e0:	ec47 6b10 	vmov	d0, r6, r7
 80052e4:	4653      	mov	r3, sl
 80052e6:	4622      	mov	r2, r4
 80052e8:	f001 f876 	bl	80063d8 <_dtoa_r>
 80052ec:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80052f0:	4605      	mov	r5, r0
 80052f2:	d119      	bne.n	8005328 <__cvt+0x94>
 80052f4:	f019 0f01 	tst.w	r9, #1
 80052f8:	d00e      	beq.n	8005318 <__cvt+0x84>
 80052fa:	eb00 0904 	add.w	r9, r0, r4
 80052fe:	2200      	movs	r2, #0
 8005300:	2300      	movs	r3, #0
 8005302:	4630      	mov	r0, r6
 8005304:	4639      	mov	r1, r7
 8005306:	f7fb fbdf 	bl	8000ac8 <__aeabi_dcmpeq>
 800530a:	b108      	cbz	r0, 8005310 <__cvt+0x7c>
 800530c:	f8cd 900c 	str.w	r9, [sp, #12]
 8005310:	2230      	movs	r2, #48	@ 0x30
 8005312:	9b03      	ldr	r3, [sp, #12]
 8005314:	454b      	cmp	r3, r9
 8005316:	d31e      	bcc.n	8005356 <__cvt+0xc2>
 8005318:	9b03      	ldr	r3, [sp, #12]
 800531a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800531c:	1b5b      	subs	r3, r3, r5
 800531e:	4628      	mov	r0, r5
 8005320:	6013      	str	r3, [r2, #0]
 8005322:	b004      	add	sp, #16
 8005324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005328:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800532c:	eb00 0904 	add.w	r9, r0, r4
 8005330:	d1e5      	bne.n	80052fe <__cvt+0x6a>
 8005332:	7803      	ldrb	r3, [r0, #0]
 8005334:	2b30      	cmp	r3, #48	@ 0x30
 8005336:	d10a      	bne.n	800534e <__cvt+0xba>
 8005338:	2200      	movs	r2, #0
 800533a:	2300      	movs	r3, #0
 800533c:	4630      	mov	r0, r6
 800533e:	4639      	mov	r1, r7
 8005340:	f7fb fbc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005344:	b918      	cbnz	r0, 800534e <__cvt+0xba>
 8005346:	f1c4 0401 	rsb	r4, r4, #1
 800534a:	f8ca 4000 	str.w	r4, [sl]
 800534e:	f8da 3000 	ldr.w	r3, [sl]
 8005352:	4499      	add	r9, r3
 8005354:	e7d3      	b.n	80052fe <__cvt+0x6a>
 8005356:	1c59      	adds	r1, r3, #1
 8005358:	9103      	str	r1, [sp, #12]
 800535a:	701a      	strb	r2, [r3, #0]
 800535c:	e7d9      	b.n	8005312 <__cvt+0x7e>

0800535e <__exponent>:
 800535e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005360:	2900      	cmp	r1, #0
 8005362:	bfba      	itte	lt
 8005364:	4249      	neglt	r1, r1
 8005366:	232d      	movlt	r3, #45	@ 0x2d
 8005368:	232b      	movge	r3, #43	@ 0x2b
 800536a:	2909      	cmp	r1, #9
 800536c:	7002      	strb	r2, [r0, #0]
 800536e:	7043      	strb	r3, [r0, #1]
 8005370:	dd29      	ble.n	80053c6 <__exponent+0x68>
 8005372:	f10d 0307 	add.w	r3, sp, #7
 8005376:	461d      	mov	r5, r3
 8005378:	270a      	movs	r7, #10
 800537a:	461a      	mov	r2, r3
 800537c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005380:	fb07 1416 	mls	r4, r7, r6, r1
 8005384:	3430      	adds	r4, #48	@ 0x30
 8005386:	f802 4c01 	strb.w	r4, [r2, #-1]
 800538a:	460c      	mov	r4, r1
 800538c:	2c63      	cmp	r4, #99	@ 0x63
 800538e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005392:	4631      	mov	r1, r6
 8005394:	dcf1      	bgt.n	800537a <__exponent+0x1c>
 8005396:	3130      	adds	r1, #48	@ 0x30
 8005398:	1e94      	subs	r4, r2, #2
 800539a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800539e:	1c41      	adds	r1, r0, #1
 80053a0:	4623      	mov	r3, r4
 80053a2:	42ab      	cmp	r3, r5
 80053a4:	d30a      	bcc.n	80053bc <__exponent+0x5e>
 80053a6:	f10d 0309 	add.w	r3, sp, #9
 80053aa:	1a9b      	subs	r3, r3, r2
 80053ac:	42ac      	cmp	r4, r5
 80053ae:	bf88      	it	hi
 80053b0:	2300      	movhi	r3, #0
 80053b2:	3302      	adds	r3, #2
 80053b4:	4403      	add	r3, r0
 80053b6:	1a18      	subs	r0, r3, r0
 80053b8:	b003      	add	sp, #12
 80053ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053bc:	f813 6b01 	ldrb.w	r6, [r3], #1
 80053c0:	f801 6f01 	strb.w	r6, [r1, #1]!
 80053c4:	e7ed      	b.n	80053a2 <__exponent+0x44>
 80053c6:	2330      	movs	r3, #48	@ 0x30
 80053c8:	3130      	adds	r1, #48	@ 0x30
 80053ca:	7083      	strb	r3, [r0, #2]
 80053cc:	70c1      	strb	r1, [r0, #3]
 80053ce:	1d03      	adds	r3, r0, #4
 80053d0:	e7f1      	b.n	80053b6 <__exponent+0x58>
	...

080053d4 <_printf_float>:
 80053d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053d8:	b08d      	sub	sp, #52	@ 0x34
 80053da:	460c      	mov	r4, r1
 80053dc:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80053e0:	4616      	mov	r6, r2
 80053e2:	461f      	mov	r7, r3
 80053e4:	4605      	mov	r5, r0
 80053e6:	f000 feef 	bl	80061c8 <_localeconv_r>
 80053ea:	6803      	ldr	r3, [r0, #0]
 80053ec:	9304      	str	r3, [sp, #16]
 80053ee:	4618      	mov	r0, r3
 80053f0:	f7fa ff3e 	bl	8000270 <strlen>
 80053f4:	2300      	movs	r3, #0
 80053f6:	930a      	str	r3, [sp, #40]	@ 0x28
 80053f8:	f8d8 3000 	ldr.w	r3, [r8]
 80053fc:	9005      	str	r0, [sp, #20]
 80053fe:	3307      	adds	r3, #7
 8005400:	f023 0307 	bic.w	r3, r3, #7
 8005404:	f103 0208 	add.w	r2, r3, #8
 8005408:	f894 a018 	ldrb.w	sl, [r4, #24]
 800540c:	f8d4 b000 	ldr.w	fp, [r4]
 8005410:	f8c8 2000 	str.w	r2, [r8]
 8005414:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005418:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800541c:	9307      	str	r3, [sp, #28]
 800541e:	f8cd 8018 	str.w	r8, [sp, #24]
 8005422:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005426:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800542a:	4b9c      	ldr	r3, [pc, #624]	@ (800569c <_printf_float+0x2c8>)
 800542c:	f04f 32ff 	mov.w	r2, #4294967295
 8005430:	f7fb fb7c 	bl	8000b2c <__aeabi_dcmpun>
 8005434:	bb70      	cbnz	r0, 8005494 <_printf_float+0xc0>
 8005436:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800543a:	4b98      	ldr	r3, [pc, #608]	@ (800569c <_printf_float+0x2c8>)
 800543c:	f04f 32ff 	mov.w	r2, #4294967295
 8005440:	f7fb fb56 	bl	8000af0 <__aeabi_dcmple>
 8005444:	bb30      	cbnz	r0, 8005494 <_printf_float+0xc0>
 8005446:	2200      	movs	r2, #0
 8005448:	2300      	movs	r3, #0
 800544a:	4640      	mov	r0, r8
 800544c:	4649      	mov	r1, r9
 800544e:	f7fb fb45 	bl	8000adc <__aeabi_dcmplt>
 8005452:	b110      	cbz	r0, 800545a <_printf_float+0x86>
 8005454:	232d      	movs	r3, #45	@ 0x2d
 8005456:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800545a:	4a91      	ldr	r2, [pc, #580]	@ (80056a0 <_printf_float+0x2cc>)
 800545c:	4b91      	ldr	r3, [pc, #580]	@ (80056a4 <_printf_float+0x2d0>)
 800545e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005462:	bf94      	ite	ls
 8005464:	4690      	movls	r8, r2
 8005466:	4698      	movhi	r8, r3
 8005468:	2303      	movs	r3, #3
 800546a:	6123      	str	r3, [r4, #16]
 800546c:	f02b 0304 	bic.w	r3, fp, #4
 8005470:	6023      	str	r3, [r4, #0]
 8005472:	f04f 0900 	mov.w	r9, #0
 8005476:	9700      	str	r7, [sp, #0]
 8005478:	4633      	mov	r3, r6
 800547a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800547c:	4621      	mov	r1, r4
 800547e:	4628      	mov	r0, r5
 8005480:	f000 f9d2 	bl	8005828 <_printf_common>
 8005484:	3001      	adds	r0, #1
 8005486:	f040 808d 	bne.w	80055a4 <_printf_float+0x1d0>
 800548a:	f04f 30ff 	mov.w	r0, #4294967295
 800548e:	b00d      	add	sp, #52	@ 0x34
 8005490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005494:	4642      	mov	r2, r8
 8005496:	464b      	mov	r3, r9
 8005498:	4640      	mov	r0, r8
 800549a:	4649      	mov	r1, r9
 800549c:	f7fb fb46 	bl	8000b2c <__aeabi_dcmpun>
 80054a0:	b140      	cbz	r0, 80054b4 <_printf_float+0xe0>
 80054a2:	464b      	mov	r3, r9
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	bfbc      	itt	lt
 80054a8:	232d      	movlt	r3, #45	@ 0x2d
 80054aa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80054ae:	4a7e      	ldr	r2, [pc, #504]	@ (80056a8 <_printf_float+0x2d4>)
 80054b0:	4b7e      	ldr	r3, [pc, #504]	@ (80056ac <_printf_float+0x2d8>)
 80054b2:	e7d4      	b.n	800545e <_printf_float+0x8a>
 80054b4:	6863      	ldr	r3, [r4, #4]
 80054b6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80054ba:	9206      	str	r2, [sp, #24]
 80054bc:	1c5a      	adds	r2, r3, #1
 80054be:	d13b      	bne.n	8005538 <_printf_float+0x164>
 80054c0:	2306      	movs	r3, #6
 80054c2:	6063      	str	r3, [r4, #4]
 80054c4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80054c8:	2300      	movs	r3, #0
 80054ca:	6022      	str	r2, [r4, #0]
 80054cc:	9303      	str	r3, [sp, #12]
 80054ce:	ab0a      	add	r3, sp, #40	@ 0x28
 80054d0:	e9cd a301 	strd	sl, r3, [sp, #4]
 80054d4:	ab09      	add	r3, sp, #36	@ 0x24
 80054d6:	9300      	str	r3, [sp, #0]
 80054d8:	6861      	ldr	r1, [r4, #4]
 80054da:	ec49 8b10 	vmov	d0, r8, r9
 80054de:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80054e2:	4628      	mov	r0, r5
 80054e4:	f7ff fed6 	bl	8005294 <__cvt>
 80054e8:	9b06      	ldr	r3, [sp, #24]
 80054ea:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80054ec:	2b47      	cmp	r3, #71	@ 0x47
 80054ee:	4680      	mov	r8, r0
 80054f0:	d129      	bne.n	8005546 <_printf_float+0x172>
 80054f2:	1cc8      	adds	r0, r1, #3
 80054f4:	db02      	blt.n	80054fc <_printf_float+0x128>
 80054f6:	6863      	ldr	r3, [r4, #4]
 80054f8:	4299      	cmp	r1, r3
 80054fa:	dd41      	ble.n	8005580 <_printf_float+0x1ac>
 80054fc:	f1aa 0a02 	sub.w	sl, sl, #2
 8005500:	fa5f fa8a 	uxtb.w	sl, sl
 8005504:	3901      	subs	r1, #1
 8005506:	4652      	mov	r2, sl
 8005508:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800550c:	9109      	str	r1, [sp, #36]	@ 0x24
 800550e:	f7ff ff26 	bl	800535e <__exponent>
 8005512:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005514:	1813      	adds	r3, r2, r0
 8005516:	2a01      	cmp	r2, #1
 8005518:	4681      	mov	r9, r0
 800551a:	6123      	str	r3, [r4, #16]
 800551c:	dc02      	bgt.n	8005524 <_printf_float+0x150>
 800551e:	6822      	ldr	r2, [r4, #0]
 8005520:	07d2      	lsls	r2, r2, #31
 8005522:	d501      	bpl.n	8005528 <_printf_float+0x154>
 8005524:	3301      	adds	r3, #1
 8005526:	6123      	str	r3, [r4, #16]
 8005528:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800552c:	2b00      	cmp	r3, #0
 800552e:	d0a2      	beq.n	8005476 <_printf_float+0xa2>
 8005530:	232d      	movs	r3, #45	@ 0x2d
 8005532:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005536:	e79e      	b.n	8005476 <_printf_float+0xa2>
 8005538:	9a06      	ldr	r2, [sp, #24]
 800553a:	2a47      	cmp	r2, #71	@ 0x47
 800553c:	d1c2      	bne.n	80054c4 <_printf_float+0xf0>
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1c0      	bne.n	80054c4 <_printf_float+0xf0>
 8005542:	2301      	movs	r3, #1
 8005544:	e7bd      	b.n	80054c2 <_printf_float+0xee>
 8005546:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800554a:	d9db      	bls.n	8005504 <_printf_float+0x130>
 800554c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005550:	d118      	bne.n	8005584 <_printf_float+0x1b0>
 8005552:	2900      	cmp	r1, #0
 8005554:	6863      	ldr	r3, [r4, #4]
 8005556:	dd0b      	ble.n	8005570 <_printf_float+0x19c>
 8005558:	6121      	str	r1, [r4, #16]
 800555a:	b913      	cbnz	r3, 8005562 <_printf_float+0x18e>
 800555c:	6822      	ldr	r2, [r4, #0]
 800555e:	07d0      	lsls	r0, r2, #31
 8005560:	d502      	bpl.n	8005568 <_printf_float+0x194>
 8005562:	3301      	adds	r3, #1
 8005564:	440b      	add	r3, r1
 8005566:	6123      	str	r3, [r4, #16]
 8005568:	65a1      	str	r1, [r4, #88]	@ 0x58
 800556a:	f04f 0900 	mov.w	r9, #0
 800556e:	e7db      	b.n	8005528 <_printf_float+0x154>
 8005570:	b913      	cbnz	r3, 8005578 <_printf_float+0x1a4>
 8005572:	6822      	ldr	r2, [r4, #0]
 8005574:	07d2      	lsls	r2, r2, #31
 8005576:	d501      	bpl.n	800557c <_printf_float+0x1a8>
 8005578:	3302      	adds	r3, #2
 800557a:	e7f4      	b.n	8005566 <_printf_float+0x192>
 800557c:	2301      	movs	r3, #1
 800557e:	e7f2      	b.n	8005566 <_printf_float+0x192>
 8005580:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005584:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005586:	4299      	cmp	r1, r3
 8005588:	db05      	blt.n	8005596 <_printf_float+0x1c2>
 800558a:	6823      	ldr	r3, [r4, #0]
 800558c:	6121      	str	r1, [r4, #16]
 800558e:	07d8      	lsls	r0, r3, #31
 8005590:	d5ea      	bpl.n	8005568 <_printf_float+0x194>
 8005592:	1c4b      	adds	r3, r1, #1
 8005594:	e7e7      	b.n	8005566 <_printf_float+0x192>
 8005596:	2900      	cmp	r1, #0
 8005598:	bfd4      	ite	le
 800559a:	f1c1 0202 	rsble	r2, r1, #2
 800559e:	2201      	movgt	r2, #1
 80055a0:	4413      	add	r3, r2
 80055a2:	e7e0      	b.n	8005566 <_printf_float+0x192>
 80055a4:	6823      	ldr	r3, [r4, #0]
 80055a6:	055a      	lsls	r2, r3, #21
 80055a8:	d407      	bmi.n	80055ba <_printf_float+0x1e6>
 80055aa:	6923      	ldr	r3, [r4, #16]
 80055ac:	4642      	mov	r2, r8
 80055ae:	4631      	mov	r1, r6
 80055b0:	4628      	mov	r0, r5
 80055b2:	47b8      	blx	r7
 80055b4:	3001      	adds	r0, #1
 80055b6:	d12b      	bne.n	8005610 <_printf_float+0x23c>
 80055b8:	e767      	b.n	800548a <_printf_float+0xb6>
 80055ba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80055be:	f240 80dd 	bls.w	800577c <_printf_float+0x3a8>
 80055c2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80055c6:	2200      	movs	r2, #0
 80055c8:	2300      	movs	r3, #0
 80055ca:	f7fb fa7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80055ce:	2800      	cmp	r0, #0
 80055d0:	d033      	beq.n	800563a <_printf_float+0x266>
 80055d2:	4a37      	ldr	r2, [pc, #220]	@ (80056b0 <_printf_float+0x2dc>)
 80055d4:	2301      	movs	r3, #1
 80055d6:	4631      	mov	r1, r6
 80055d8:	4628      	mov	r0, r5
 80055da:	47b8      	blx	r7
 80055dc:	3001      	adds	r0, #1
 80055de:	f43f af54 	beq.w	800548a <_printf_float+0xb6>
 80055e2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80055e6:	4543      	cmp	r3, r8
 80055e8:	db02      	blt.n	80055f0 <_printf_float+0x21c>
 80055ea:	6823      	ldr	r3, [r4, #0]
 80055ec:	07d8      	lsls	r0, r3, #31
 80055ee:	d50f      	bpl.n	8005610 <_printf_float+0x23c>
 80055f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80055f4:	4631      	mov	r1, r6
 80055f6:	4628      	mov	r0, r5
 80055f8:	47b8      	blx	r7
 80055fa:	3001      	adds	r0, #1
 80055fc:	f43f af45 	beq.w	800548a <_printf_float+0xb6>
 8005600:	f04f 0900 	mov.w	r9, #0
 8005604:	f108 38ff 	add.w	r8, r8, #4294967295
 8005608:	f104 0a1a 	add.w	sl, r4, #26
 800560c:	45c8      	cmp	r8, r9
 800560e:	dc09      	bgt.n	8005624 <_printf_float+0x250>
 8005610:	6823      	ldr	r3, [r4, #0]
 8005612:	079b      	lsls	r3, r3, #30
 8005614:	f100 8103 	bmi.w	800581e <_printf_float+0x44a>
 8005618:	68e0      	ldr	r0, [r4, #12]
 800561a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800561c:	4298      	cmp	r0, r3
 800561e:	bfb8      	it	lt
 8005620:	4618      	movlt	r0, r3
 8005622:	e734      	b.n	800548e <_printf_float+0xba>
 8005624:	2301      	movs	r3, #1
 8005626:	4652      	mov	r2, sl
 8005628:	4631      	mov	r1, r6
 800562a:	4628      	mov	r0, r5
 800562c:	47b8      	blx	r7
 800562e:	3001      	adds	r0, #1
 8005630:	f43f af2b 	beq.w	800548a <_printf_float+0xb6>
 8005634:	f109 0901 	add.w	r9, r9, #1
 8005638:	e7e8      	b.n	800560c <_printf_float+0x238>
 800563a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800563c:	2b00      	cmp	r3, #0
 800563e:	dc39      	bgt.n	80056b4 <_printf_float+0x2e0>
 8005640:	4a1b      	ldr	r2, [pc, #108]	@ (80056b0 <_printf_float+0x2dc>)
 8005642:	2301      	movs	r3, #1
 8005644:	4631      	mov	r1, r6
 8005646:	4628      	mov	r0, r5
 8005648:	47b8      	blx	r7
 800564a:	3001      	adds	r0, #1
 800564c:	f43f af1d 	beq.w	800548a <_printf_float+0xb6>
 8005650:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005654:	ea59 0303 	orrs.w	r3, r9, r3
 8005658:	d102      	bne.n	8005660 <_printf_float+0x28c>
 800565a:	6823      	ldr	r3, [r4, #0]
 800565c:	07d9      	lsls	r1, r3, #31
 800565e:	d5d7      	bpl.n	8005610 <_printf_float+0x23c>
 8005660:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005664:	4631      	mov	r1, r6
 8005666:	4628      	mov	r0, r5
 8005668:	47b8      	blx	r7
 800566a:	3001      	adds	r0, #1
 800566c:	f43f af0d 	beq.w	800548a <_printf_float+0xb6>
 8005670:	f04f 0a00 	mov.w	sl, #0
 8005674:	f104 0b1a 	add.w	fp, r4, #26
 8005678:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800567a:	425b      	negs	r3, r3
 800567c:	4553      	cmp	r3, sl
 800567e:	dc01      	bgt.n	8005684 <_printf_float+0x2b0>
 8005680:	464b      	mov	r3, r9
 8005682:	e793      	b.n	80055ac <_printf_float+0x1d8>
 8005684:	2301      	movs	r3, #1
 8005686:	465a      	mov	r2, fp
 8005688:	4631      	mov	r1, r6
 800568a:	4628      	mov	r0, r5
 800568c:	47b8      	blx	r7
 800568e:	3001      	adds	r0, #1
 8005690:	f43f aefb 	beq.w	800548a <_printf_float+0xb6>
 8005694:	f10a 0a01 	add.w	sl, sl, #1
 8005698:	e7ee      	b.n	8005678 <_printf_float+0x2a4>
 800569a:	bf00      	nop
 800569c:	7fefffff 	.word	0x7fefffff
 80056a0:	08009b58 	.word	0x08009b58
 80056a4:	08009b5c 	.word	0x08009b5c
 80056a8:	08009b60 	.word	0x08009b60
 80056ac:	08009b64 	.word	0x08009b64
 80056b0:	08009b68 	.word	0x08009b68
 80056b4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80056b6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80056ba:	4553      	cmp	r3, sl
 80056bc:	bfa8      	it	ge
 80056be:	4653      	movge	r3, sl
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	4699      	mov	r9, r3
 80056c4:	dc36      	bgt.n	8005734 <_printf_float+0x360>
 80056c6:	f04f 0b00 	mov.w	fp, #0
 80056ca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80056ce:	f104 021a 	add.w	r2, r4, #26
 80056d2:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80056d4:	9306      	str	r3, [sp, #24]
 80056d6:	eba3 0309 	sub.w	r3, r3, r9
 80056da:	455b      	cmp	r3, fp
 80056dc:	dc31      	bgt.n	8005742 <_printf_float+0x36e>
 80056de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056e0:	459a      	cmp	sl, r3
 80056e2:	dc3a      	bgt.n	800575a <_printf_float+0x386>
 80056e4:	6823      	ldr	r3, [r4, #0]
 80056e6:	07da      	lsls	r2, r3, #31
 80056e8:	d437      	bmi.n	800575a <_printf_float+0x386>
 80056ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80056ec:	ebaa 0903 	sub.w	r9, sl, r3
 80056f0:	9b06      	ldr	r3, [sp, #24]
 80056f2:	ebaa 0303 	sub.w	r3, sl, r3
 80056f6:	4599      	cmp	r9, r3
 80056f8:	bfa8      	it	ge
 80056fa:	4699      	movge	r9, r3
 80056fc:	f1b9 0f00 	cmp.w	r9, #0
 8005700:	dc33      	bgt.n	800576a <_printf_float+0x396>
 8005702:	f04f 0800 	mov.w	r8, #0
 8005706:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800570a:	f104 0b1a 	add.w	fp, r4, #26
 800570e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005710:	ebaa 0303 	sub.w	r3, sl, r3
 8005714:	eba3 0309 	sub.w	r3, r3, r9
 8005718:	4543      	cmp	r3, r8
 800571a:	f77f af79 	ble.w	8005610 <_printf_float+0x23c>
 800571e:	2301      	movs	r3, #1
 8005720:	465a      	mov	r2, fp
 8005722:	4631      	mov	r1, r6
 8005724:	4628      	mov	r0, r5
 8005726:	47b8      	blx	r7
 8005728:	3001      	adds	r0, #1
 800572a:	f43f aeae 	beq.w	800548a <_printf_float+0xb6>
 800572e:	f108 0801 	add.w	r8, r8, #1
 8005732:	e7ec      	b.n	800570e <_printf_float+0x33a>
 8005734:	4642      	mov	r2, r8
 8005736:	4631      	mov	r1, r6
 8005738:	4628      	mov	r0, r5
 800573a:	47b8      	blx	r7
 800573c:	3001      	adds	r0, #1
 800573e:	d1c2      	bne.n	80056c6 <_printf_float+0x2f2>
 8005740:	e6a3      	b.n	800548a <_printf_float+0xb6>
 8005742:	2301      	movs	r3, #1
 8005744:	4631      	mov	r1, r6
 8005746:	4628      	mov	r0, r5
 8005748:	9206      	str	r2, [sp, #24]
 800574a:	47b8      	blx	r7
 800574c:	3001      	adds	r0, #1
 800574e:	f43f ae9c 	beq.w	800548a <_printf_float+0xb6>
 8005752:	9a06      	ldr	r2, [sp, #24]
 8005754:	f10b 0b01 	add.w	fp, fp, #1
 8005758:	e7bb      	b.n	80056d2 <_printf_float+0x2fe>
 800575a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800575e:	4631      	mov	r1, r6
 8005760:	4628      	mov	r0, r5
 8005762:	47b8      	blx	r7
 8005764:	3001      	adds	r0, #1
 8005766:	d1c0      	bne.n	80056ea <_printf_float+0x316>
 8005768:	e68f      	b.n	800548a <_printf_float+0xb6>
 800576a:	9a06      	ldr	r2, [sp, #24]
 800576c:	464b      	mov	r3, r9
 800576e:	4442      	add	r2, r8
 8005770:	4631      	mov	r1, r6
 8005772:	4628      	mov	r0, r5
 8005774:	47b8      	blx	r7
 8005776:	3001      	adds	r0, #1
 8005778:	d1c3      	bne.n	8005702 <_printf_float+0x32e>
 800577a:	e686      	b.n	800548a <_printf_float+0xb6>
 800577c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005780:	f1ba 0f01 	cmp.w	sl, #1
 8005784:	dc01      	bgt.n	800578a <_printf_float+0x3b6>
 8005786:	07db      	lsls	r3, r3, #31
 8005788:	d536      	bpl.n	80057f8 <_printf_float+0x424>
 800578a:	2301      	movs	r3, #1
 800578c:	4642      	mov	r2, r8
 800578e:	4631      	mov	r1, r6
 8005790:	4628      	mov	r0, r5
 8005792:	47b8      	blx	r7
 8005794:	3001      	adds	r0, #1
 8005796:	f43f ae78 	beq.w	800548a <_printf_float+0xb6>
 800579a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800579e:	4631      	mov	r1, r6
 80057a0:	4628      	mov	r0, r5
 80057a2:	47b8      	blx	r7
 80057a4:	3001      	adds	r0, #1
 80057a6:	f43f ae70 	beq.w	800548a <_printf_float+0xb6>
 80057aa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80057ae:	2200      	movs	r2, #0
 80057b0:	2300      	movs	r3, #0
 80057b2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80057b6:	f7fb f987 	bl	8000ac8 <__aeabi_dcmpeq>
 80057ba:	b9c0      	cbnz	r0, 80057ee <_printf_float+0x41a>
 80057bc:	4653      	mov	r3, sl
 80057be:	f108 0201 	add.w	r2, r8, #1
 80057c2:	4631      	mov	r1, r6
 80057c4:	4628      	mov	r0, r5
 80057c6:	47b8      	blx	r7
 80057c8:	3001      	adds	r0, #1
 80057ca:	d10c      	bne.n	80057e6 <_printf_float+0x412>
 80057cc:	e65d      	b.n	800548a <_printf_float+0xb6>
 80057ce:	2301      	movs	r3, #1
 80057d0:	465a      	mov	r2, fp
 80057d2:	4631      	mov	r1, r6
 80057d4:	4628      	mov	r0, r5
 80057d6:	47b8      	blx	r7
 80057d8:	3001      	adds	r0, #1
 80057da:	f43f ae56 	beq.w	800548a <_printf_float+0xb6>
 80057de:	f108 0801 	add.w	r8, r8, #1
 80057e2:	45d0      	cmp	r8, sl
 80057e4:	dbf3      	blt.n	80057ce <_printf_float+0x3fa>
 80057e6:	464b      	mov	r3, r9
 80057e8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80057ec:	e6df      	b.n	80055ae <_printf_float+0x1da>
 80057ee:	f04f 0800 	mov.w	r8, #0
 80057f2:	f104 0b1a 	add.w	fp, r4, #26
 80057f6:	e7f4      	b.n	80057e2 <_printf_float+0x40e>
 80057f8:	2301      	movs	r3, #1
 80057fa:	4642      	mov	r2, r8
 80057fc:	e7e1      	b.n	80057c2 <_printf_float+0x3ee>
 80057fe:	2301      	movs	r3, #1
 8005800:	464a      	mov	r2, r9
 8005802:	4631      	mov	r1, r6
 8005804:	4628      	mov	r0, r5
 8005806:	47b8      	blx	r7
 8005808:	3001      	adds	r0, #1
 800580a:	f43f ae3e 	beq.w	800548a <_printf_float+0xb6>
 800580e:	f108 0801 	add.w	r8, r8, #1
 8005812:	68e3      	ldr	r3, [r4, #12]
 8005814:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005816:	1a5b      	subs	r3, r3, r1
 8005818:	4543      	cmp	r3, r8
 800581a:	dcf0      	bgt.n	80057fe <_printf_float+0x42a>
 800581c:	e6fc      	b.n	8005618 <_printf_float+0x244>
 800581e:	f04f 0800 	mov.w	r8, #0
 8005822:	f104 0919 	add.w	r9, r4, #25
 8005826:	e7f4      	b.n	8005812 <_printf_float+0x43e>

08005828 <_printf_common>:
 8005828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800582c:	4616      	mov	r6, r2
 800582e:	4698      	mov	r8, r3
 8005830:	688a      	ldr	r2, [r1, #8]
 8005832:	690b      	ldr	r3, [r1, #16]
 8005834:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005838:	4293      	cmp	r3, r2
 800583a:	bfb8      	it	lt
 800583c:	4613      	movlt	r3, r2
 800583e:	6033      	str	r3, [r6, #0]
 8005840:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005844:	4607      	mov	r7, r0
 8005846:	460c      	mov	r4, r1
 8005848:	b10a      	cbz	r2, 800584e <_printf_common+0x26>
 800584a:	3301      	adds	r3, #1
 800584c:	6033      	str	r3, [r6, #0]
 800584e:	6823      	ldr	r3, [r4, #0]
 8005850:	0699      	lsls	r1, r3, #26
 8005852:	bf42      	ittt	mi
 8005854:	6833      	ldrmi	r3, [r6, #0]
 8005856:	3302      	addmi	r3, #2
 8005858:	6033      	strmi	r3, [r6, #0]
 800585a:	6825      	ldr	r5, [r4, #0]
 800585c:	f015 0506 	ands.w	r5, r5, #6
 8005860:	d106      	bne.n	8005870 <_printf_common+0x48>
 8005862:	f104 0a19 	add.w	sl, r4, #25
 8005866:	68e3      	ldr	r3, [r4, #12]
 8005868:	6832      	ldr	r2, [r6, #0]
 800586a:	1a9b      	subs	r3, r3, r2
 800586c:	42ab      	cmp	r3, r5
 800586e:	dc26      	bgt.n	80058be <_printf_common+0x96>
 8005870:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005874:	6822      	ldr	r2, [r4, #0]
 8005876:	3b00      	subs	r3, #0
 8005878:	bf18      	it	ne
 800587a:	2301      	movne	r3, #1
 800587c:	0692      	lsls	r2, r2, #26
 800587e:	d42b      	bmi.n	80058d8 <_printf_common+0xb0>
 8005880:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005884:	4641      	mov	r1, r8
 8005886:	4638      	mov	r0, r7
 8005888:	47c8      	blx	r9
 800588a:	3001      	adds	r0, #1
 800588c:	d01e      	beq.n	80058cc <_printf_common+0xa4>
 800588e:	6823      	ldr	r3, [r4, #0]
 8005890:	6922      	ldr	r2, [r4, #16]
 8005892:	f003 0306 	and.w	r3, r3, #6
 8005896:	2b04      	cmp	r3, #4
 8005898:	bf02      	ittt	eq
 800589a:	68e5      	ldreq	r5, [r4, #12]
 800589c:	6833      	ldreq	r3, [r6, #0]
 800589e:	1aed      	subeq	r5, r5, r3
 80058a0:	68a3      	ldr	r3, [r4, #8]
 80058a2:	bf0c      	ite	eq
 80058a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058a8:	2500      	movne	r5, #0
 80058aa:	4293      	cmp	r3, r2
 80058ac:	bfc4      	itt	gt
 80058ae:	1a9b      	subgt	r3, r3, r2
 80058b0:	18ed      	addgt	r5, r5, r3
 80058b2:	2600      	movs	r6, #0
 80058b4:	341a      	adds	r4, #26
 80058b6:	42b5      	cmp	r5, r6
 80058b8:	d11a      	bne.n	80058f0 <_printf_common+0xc8>
 80058ba:	2000      	movs	r0, #0
 80058bc:	e008      	b.n	80058d0 <_printf_common+0xa8>
 80058be:	2301      	movs	r3, #1
 80058c0:	4652      	mov	r2, sl
 80058c2:	4641      	mov	r1, r8
 80058c4:	4638      	mov	r0, r7
 80058c6:	47c8      	blx	r9
 80058c8:	3001      	adds	r0, #1
 80058ca:	d103      	bne.n	80058d4 <_printf_common+0xac>
 80058cc:	f04f 30ff 	mov.w	r0, #4294967295
 80058d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058d4:	3501      	adds	r5, #1
 80058d6:	e7c6      	b.n	8005866 <_printf_common+0x3e>
 80058d8:	18e1      	adds	r1, r4, r3
 80058da:	1c5a      	adds	r2, r3, #1
 80058dc:	2030      	movs	r0, #48	@ 0x30
 80058de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80058e2:	4422      	add	r2, r4
 80058e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80058e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80058ec:	3302      	adds	r3, #2
 80058ee:	e7c7      	b.n	8005880 <_printf_common+0x58>
 80058f0:	2301      	movs	r3, #1
 80058f2:	4622      	mov	r2, r4
 80058f4:	4641      	mov	r1, r8
 80058f6:	4638      	mov	r0, r7
 80058f8:	47c8      	blx	r9
 80058fa:	3001      	adds	r0, #1
 80058fc:	d0e6      	beq.n	80058cc <_printf_common+0xa4>
 80058fe:	3601      	adds	r6, #1
 8005900:	e7d9      	b.n	80058b6 <_printf_common+0x8e>
	...

08005904 <_printf_i>:
 8005904:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005908:	7e0f      	ldrb	r7, [r1, #24]
 800590a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800590c:	2f78      	cmp	r7, #120	@ 0x78
 800590e:	4691      	mov	r9, r2
 8005910:	4680      	mov	r8, r0
 8005912:	460c      	mov	r4, r1
 8005914:	469a      	mov	sl, r3
 8005916:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800591a:	d807      	bhi.n	800592c <_printf_i+0x28>
 800591c:	2f62      	cmp	r7, #98	@ 0x62
 800591e:	d80a      	bhi.n	8005936 <_printf_i+0x32>
 8005920:	2f00      	cmp	r7, #0
 8005922:	f000 80d2 	beq.w	8005aca <_printf_i+0x1c6>
 8005926:	2f58      	cmp	r7, #88	@ 0x58
 8005928:	f000 80b9 	beq.w	8005a9e <_printf_i+0x19a>
 800592c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005930:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005934:	e03a      	b.n	80059ac <_printf_i+0xa8>
 8005936:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800593a:	2b15      	cmp	r3, #21
 800593c:	d8f6      	bhi.n	800592c <_printf_i+0x28>
 800593e:	a101      	add	r1, pc, #4	@ (adr r1, 8005944 <_printf_i+0x40>)
 8005940:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005944:	0800599d 	.word	0x0800599d
 8005948:	080059b1 	.word	0x080059b1
 800594c:	0800592d 	.word	0x0800592d
 8005950:	0800592d 	.word	0x0800592d
 8005954:	0800592d 	.word	0x0800592d
 8005958:	0800592d 	.word	0x0800592d
 800595c:	080059b1 	.word	0x080059b1
 8005960:	0800592d 	.word	0x0800592d
 8005964:	0800592d 	.word	0x0800592d
 8005968:	0800592d 	.word	0x0800592d
 800596c:	0800592d 	.word	0x0800592d
 8005970:	08005ab1 	.word	0x08005ab1
 8005974:	080059db 	.word	0x080059db
 8005978:	08005a6b 	.word	0x08005a6b
 800597c:	0800592d 	.word	0x0800592d
 8005980:	0800592d 	.word	0x0800592d
 8005984:	08005ad3 	.word	0x08005ad3
 8005988:	0800592d 	.word	0x0800592d
 800598c:	080059db 	.word	0x080059db
 8005990:	0800592d 	.word	0x0800592d
 8005994:	0800592d 	.word	0x0800592d
 8005998:	08005a73 	.word	0x08005a73
 800599c:	6833      	ldr	r3, [r6, #0]
 800599e:	1d1a      	adds	r2, r3, #4
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	6032      	str	r2, [r6, #0]
 80059a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059ac:	2301      	movs	r3, #1
 80059ae:	e09d      	b.n	8005aec <_printf_i+0x1e8>
 80059b0:	6833      	ldr	r3, [r6, #0]
 80059b2:	6820      	ldr	r0, [r4, #0]
 80059b4:	1d19      	adds	r1, r3, #4
 80059b6:	6031      	str	r1, [r6, #0]
 80059b8:	0606      	lsls	r6, r0, #24
 80059ba:	d501      	bpl.n	80059c0 <_printf_i+0xbc>
 80059bc:	681d      	ldr	r5, [r3, #0]
 80059be:	e003      	b.n	80059c8 <_printf_i+0xc4>
 80059c0:	0645      	lsls	r5, r0, #25
 80059c2:	d5fb      	bpl.n	80059bc <_printf_i+0xb8>
 80059c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80059c8:	2d00      	cmp	r5, #0
 80059ca:	da03      	bge.n	80059d4 <_printf_i+0xd0>
 80059cc:	232d      	movs	r3, #45	@ 0x2d
 80059ce:	426d      	negs	r5, r5
 80059d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80059d4:	4859      	ldr	r0, [pc, #356]	@ (8005b3c <_printf_i+0x238>)
 80059d6:	230a      	movs	r3, #10
 80059d8:	e011      	b.n	80059fe <_printf_i+0xfa>
 80059da:	6821      	ldr	r1, [r4, #0]
 80059dc:	6833      	ldr	r3, [r6, #0]
 80059de:	0608      	lsls	r0, r1, #24
 80059e0:	f853 5b04 	ldr.w	r5, [r3], #4
 80059e4:	d402      	bmi.n	80059ec <_printf_i+0xe8>
 80059e6:	0649      	lsls	r1, r1, #25
 80059e8:	bf48      	it	mi
 80059ea:	b2ad      	uxthmi	r5, r5
 80059ec:	2f6f      	cmp	r7, #111	@ 0x6f
 80059ee:	4853      	ldr	r0, [pc, #332]	@ (8005b3c <_printf_i+0x238>)
 80059f0:	6033      	str	r3, [r6, #0]
 80059f2:	bf14      	ite	ne
 80059f4:	230a      	movne	r3, #10
 80059f6:	2308      	moveq	r3, #8
 80059f8:	2100      	movs	r1, #0
 80059fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80059fe:	6866      	ldr	r6, [r4, #4]
 8005a00:	60a6      	str	r6, [r4, #8]
 8005a02:	2e00      	cmp	r6, #0
 8005a04:	bfa2      	ittt	ge
 8005a06:	6821      	ldrge	r1, [r4, #0]
 8005a08:	f021 0104 	bicge.w	r1, r1, #4
 8005a0c:	6021      	strge	r1, [r4, #0]
 8005a0e:	b90d      	cbnz	r5, 8005a14 <_printf_i+0x110>
 8005a10:	2e00      	cmp	r6, #0
 8005a12:	d04b      	beq.n	8005aac <_printf_i+0x1a8>
 8005a14:	4616      	mov	r6, r2
 8005a16:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a1a:	fb03 5711 	mls	r7, r3, r1, r5
 8005a1e:	5dc7      	ldrb	r7, [r0, r7]
 8005a20:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a24:	462f      	mov	r7, r5
 8005a26:	42bb      	cmp	r3, r7
 8005a28:	460d      	mov	r5, r1
 8005a2a:	d9f4      	bls.n	8005a16 <_printf_i+0x112>
 8005a2c:	2b08      	cmp	r3, #8
 8005a2e:	d10b      	bne.n	8005a48 <_printf_i+0x144>
 8005a30:	6823      	ldr	r3, [r4, #0]
 8005a32:	07df      	lsls	r7, r3, #31
 8005a34:	d508      	bpl.n	8005a48 <_printf_i+0x144>
 8005a36:	6923      	ldr	r3, [r4, #16]
 8005a38:	6861      	ldr	r1, [r4, #4]
 8005a3a:	4299      	cmp	r1, r3
 8005a3c:	bfde      	ittt	le
 8005a3e:	2330      	movle	r3, #48	@ 0x30
 8005a40:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a44:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a48:	1b92      	subs	r2, r2, r6
 8005a4a:	6122      	str	r2, [r4, #16]
 8005a4c:	f8cd a000 	str.w	sl, [sp]
 8005a50:	464b      	mov	r3, r9
 8005a52:	aa03      	add	r2, sp, #12
 8005a54:	4621      	mov	r1, r4
 8005a56:	4640      	mov	r0, r8
 8005a58:	f7ff fee6 	bl	8005828 <_printf_common>
 8005a5c:	3001      	adds	r0, #1
 8005a5e:	d14a      	bne.n	8005af6 <_printf_i+0x1f2>
 8005a60:	f04f 30ff 	mov.w	r0, #4294967295
 8005a64:	b004      	add	sp, #16
 8005a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	f043 0320 	orr.w	r3, r3, #32
 8005a70:	6023      	str	r3, [r4, #0]
 8005a72:	4833      	ldr	r0, [pc, #204]	@ (8005b40 <_printf_i+0x23c>)
 8005a74:	2778      	movs	r7, #120	@ 0x78
 8005a76:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	6831      	ldr	r1, [r6, #0]
 8005a7e:	061f      	lsls	r7, r3, #24
 8005a80:	f851 5b04 	ldr.w	r5, [r1], #4
 8005a84:	d402      	bmi.n	8005a8c <_printf_i+0x188>
 8005a86:	065f      	lsls	r7, r3, #25
 8005a88:	bf48      	it	mi
 8005a8a:	b2ad      	uxthmi	r5, r5
 8005a8c:	6031      	str	r1, [r6, #0]
 8005a8e:	07d9      	lsls	r1, r3, #31
 8005a90:	bf44      	itt	mi
 8005a92:	f043 0320 	orrmi.w	r3, r3, #32
 8005a96:	6023      	strmi	r3, [r4, #0]
 8005a98:	b11d      	cbz	r5, 8005aa2 <_printf_i+0x19e>
 8005a9a:	2310      	movs	r3, #16
 8005a9c:	e7ac      	b.n	80059f8 <_printf_i+0xf4>
 8005a9e:	4827      	ldr	r0, [pc, #156]	@ (8005b3c <_printf_i+0x238>)
 8005aa0:	e7e9      	b.n	8005a76 <_printf_i+0x172>
 8005aa2:	6823      	ldr	r3, [r4, #0]
 8005aa4:	f023 0320 	bic.w	r3, r3, #32
 8005aa8:	6023      	str	r3, [r4, #0]
 8005aaa:	e7f6      	b.n	8005a9a <_printf_i+0x196>
 8005aac:	4616      	mov	r6, r2
 8005aae:	e7bd      	b.n	8005a2c <_printf_i+0x128>
 8005ab0:	6833      	ldr	r3, [r6, #0]
 8005ab2:	6825      	ldr	r5, [r4, #0]
 8005ab4:	6961      	ldr	r1, [r4, #20]
 8005ab6:	1d18      	adds	r0, r3, #4
 8005ab8:	6030      	str	r0, [r6, #0]
 8005aba:	062e      	lsls	r6, r5, #24
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	d501      	bpl.n	8005ac4 <_printf_i+0x1c0>
 8005ac0:	6019      	str	r1, [r3, #0]
 8005ac2:	e002      	b.n	8005aca <_printf_i+0x1c6>
 8005ac4:	0668      	lsls	r0, r5, #25
 8005ac6:	d5fb      	bpl.n	8005ac0 <_printf_i+0x1bc>
 8005ac8:	8019      	strh	r1, [r3, #0]
 8005aca:	2300      	movs	r3, #0
 8005acc:	6123      	str	r3, [r4, #16]
 8005ace:	4616      	mov	r6, r2
 8005ad0:	e7bc      	b.n	8005a4c <_printf_i+0x148>
 8005ad2:	6833      	ldr	r3, [r6, #0]
 8005ad4:	1d1a      	adds	r2, r3, #4
 8005ad6:	6032      	str	r2, [r6, #0]
 8005ad8:	681e      	ldr	r6, [r3, #0]
 8005ada:	6862      	ldr	r2, [r4, #4]
 8005adc:	2100      	movs	r1, #0
 8005ade:	4630      	mov	r0, r6
 8005ae0:	f7fa fb76 	bl	80001d0 <memchr>
 8005ae4:	b108      	cbz	r0, 8005aea <_printf_i+0x1e6>
 8005ae6:	1b80      	subs	r0, r0, r6
 8005ae8:	6060      	str	r0, [r4, #4]
 8005aea:	6863      	ldr	r3, [r4, #4]
 8005aec:	6123      	str	r3, [r4, #16]
 8005aee:	2300      	movs	r3, #0
 8005af0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005af4:	e7aa      	b.n	8005a4c <_printf_i+0x148>
 8005af6:	6923      	ldr	r3, [r4, #16]
 8005af8:	4632      	mov	r2, r6
 8005afa:	4649      	mov	r1, r9
 8005afc:	4640      	mov	r0, r8
 8005afe:	47d0      	blx	sl
 8005b00:	3001      	adds	r0, #1
 8005b02:	d0ad      	beq.n	8005a60 <_printf_i+0x15c>
 8005b04:	6823      	ldr	r3, [r4, #0]
 8005b06:	079b      	lsls	r3, r3, #30
 8005b08:	d413      	bmi.n	8005b32 <_printf_i+0x22e>
 8005b0a:	68e0      	ldr	r0, [r4, #12]
 8005b0c:	9b03      	ldr	r3, [sp, #12]
 8005b0e:	4298      	cmp	r0, r3
 8005b10:	bfb8      	it	lt
 8005b12:	4618      	movlt	r0, r3
 8005b14:	e7a6      	b.n	8005a64 <_printf_i+0x160>
 8005b16:	2301      	movs	r3, #1
 8005b18:	4632      	mov	r2, r6
 8005b1a:	4649      	mov	r1, r9
 8005b1c:	4640      	mov	r0, r8
 8005b1e:	47d0      	blx	sl
 8005b20:	3001      	adds	r0, #1
 8005b22:	d09d      	beq.n	8005a60 <_printf_i+0x15c>
 8005b24:	3501      	adds	r5, #1
 8005b26:	68e3      	ldr	r3, [r4, #12]
 8005b28:	9903      	ldr	r1, [sp, #12]
 8005b2a:	1a5b      	subs	r3, r3, r1
 8005b2c:	42ab      	cmp	r3, r5
 8005b2e:	dcf2      	bgt.n	8005b16 <_printf_i+0x212>
 8005b30:	e7eb      	b.n	8005b0a <_printf_i+0x206>
 8005b32:	2500      	movs	r5, #0
 8005b34:	f104 0619 	add.w	r6, r4, #25
 8005b38:	e7f5      	b.n	8005b26 <_printf_i+0x222>
 8005b3a:	bf00      	nop
 8005b3c:	08009b6a 	.word	0x08009b6a
 8005b40:	08009b7b 	.word	0x08009b7b

08005b44 <_scanf_float>:
 8005b44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b48:	b087      	sub	sp, #28
 8005b4a:	4617      	mov	r7, r2
 8005b4c:	9303      	str	r3, [sp, #12]
 8005b4e:	688b      	ldr	r3, [r1, #8]
 8005b50:	1e5a      	subs	r2, r3, #1
 8005b52:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8005b56:	bf81      	itttt	hi
 8005b58:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8005b5c:	eb03 0b05 	addhi.w	fp, r3, r5
 8005b60:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8005b64:	608b      	strhi	r3, [r1, #8]
 8005b66:	680b      	ldr	r3, [r1, #0]
 8005b68:	460a      	mov	r2, r1
 8005b6a:	f04f 0500 	mov.w	r5, #0
 8005b6e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005b72:	f842 3b1c 	str.w	r3, [r2], #28
 8005b76:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005b7a:	4680      	mov	r8, r0
 8005b7c:	460c      	mov	r4, r1
 8005b7e:	bf98      	it	ls
 8005b80:	f04f 0b00 	movls.w	fp, #0
 8005b84:	9201      	str	r2, [sp, #4]
 8005b86:	4616      	mov	r6, r2
 8005b88:	46aa      	mov	sl, r5
 8005b8a:	46a9      	mov	r9, r5
 8005b8c:	9502      	str	r5, [sp, #8]
 8005b8e:	68a2      	ldr	r2, [r4, #8]
 8005b90:	b152      	cbz	r2, 8005ba8 <_scanf_float+0x64>
 8005b92:	683b      	ldr	r3, [r7, #0]
 8005b94:	781b      	ldrb	r3, [r3, #0]
 8005b96:	2b4e      	cmp	r3, #78	@ 0x4e
 8005b98:	d864      	bhi.n	8005c64 <_scanf_float+0x120>
 8005b9a:	2b40      	cmp	r3, #64	@ 0x40
 8005b9c:	d83c      	bhi.n	8005c18 <_scanf_float+0xd4>
 8005b9e:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005ba2:	b2c8      	uxtb	r0, r1
 8005ba4:	280e      	cmp	r0, #14
 8005ba6:	d93a      	bls.n	8005c1e <_scanf_float+0xda>
 8005ba8:	f1b9 0f00 	cmp.w	r9, #0
 8005bac:	d003      	beq.n	8005bb6 <_scanf_float+0x72>
 8005bae:	6823      	ldr	r3, [r4, #0]
 8005bb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005bb4:	6023      	str	r3, [r4, #0]
 8005bb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005bba:	f1ba 0f01 	cmp.w	sl, #1
 8005bbe:	f200 8117 	bhi.w	8005df0 <_scanf_float+0x2ac>
 8005bc2:	9b01      	ldr	r3, [sp, #4]
 8005bc4:	429e      	cmp	r6, r3
 8005bc6:	f200 8108 	bhi.w	8005dda <_scanf_float+0x296>
 8005bca:	2001      	movs	r0, #1
 8005bcc:	b007      	add	sp, #28
 8005bce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bd2:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005bd6:	2a0d      	cmp	r2, #13
 8005bd8:	d8e6      	bhi.n	8005ba8 <_scanf_float+0x64>
 8005bda:	a101      	add	r1, pc, #4	@ (adr r1, 8005be0 <_scanf_float+0x9c>)
 8005bdc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005be0:	08005d27 	.word	0x08005d27
 8005be4:	08005ba9 	.word	0x08005ba9
 8005be8:	08005ba9 	.word	0x08005ba9
 8005bec:	08005ba9 	.word	0x08005ba9
 8005bf0:	08005d87 	.word	0x08005d87
 8005bf4:	08005d5f 	.word	0x08005d5f
 8005bf8:	08005ba9 	.word	0x08005ba9
 8005bfc:	08005ba9 	.word	0x08005ba9
 8005c00:	08005d35 	.word	0x08005d35
 8005c04:	08005ba9 	.word	0x08005ba9
 8005c08:	08005ba9 	.word	0x08005ba9
 8005c0c:	08005ba9 	.word	0x08005ba9
 8005c10:	08005ba9 	.word	0x08005ba9
 8005c14:	08005ced 	.word	0x08005ced
 8005c18:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005c1c:	e7db      	b.n	8005bd6 <_scanf_float+0x92>
 8005c1e:	290e      	cmp	r1, #14
 8005c20:	d8c2      	bhi.n	8005ba8 <_scanf_float+0x64>
 8005c22:	a001      	add	r0, pc, #4	@ (adr r0, 8005c28 <_scanf_float+0xe4>)
 8005c24:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005c28:	08005cdd 	.word	0x08005cdd
 8005c2c:	08005ba9 	.word	0x08005ba9
 8005c30:	08005cdd 	.word	0x08005cdd
 8005c34:	08005d73 	.word	0x08005d73
 8005c38:	08005ba9 	.word	0x08005ba9
 8005c3c:	08005c85 	.word	0x08005c85
 8005c40:	08005cc3 	.word	0x08005cc3
 8005c44:	08005cc3 	.word	0x08005cc3
 8005c48:	08005cc3 	.word	0x08005cc3
 8005c4c:	08005cc3 	.word	0x08005cc3
 8005c50:	08005cc3 	.word	0x08005cc3
 8005c54:	08005cc3 	.word	0x08005cc3
 8005c58:	08005cc3 	.word	0x08005cc3
 8005c5c:	08005cc3 	.word	0x08005cc3
 8005c60:	08005cc3 	.word	0x08005cc3
 8005c64:	2b6e      	cmp	r3, #110	@ 0x6e
 8005c66:	d809      	bhi.n	8005c7c <_scanf_float+0x138>
 8005c68:	2b60      	cmp	r3, #96	@ 0x60
 8005c6a:	d8b2      	bhi.n	8005bd2 <_scanf_float+0x8e>
 8005c6c:	2b54      	cmp	r3, #84	@ 0x54
 8005c6e:	d07b      	beq.n	8005d68 <_scanf_float+0x224>
 8005c70:	2b59      	cmp	r3, #89	@ 0x59
 8005c72:	d199      	bne.n	8005ba8 <_scanf_float+0x64>
 8005c74:	2d07      	cmp	r5, #7
 8005c76:	d197      	bne.n	8005ba8 <_scanf_float+0x64>
 8005c78:	2508      	movs	r5, #8
 8005c7a:	e02c      	b.n	8005cd6 <_scanf_float+0x192>
 8005c7c:	2b74      	cmp	r3, #116	@ 0x74
 8005c7e:	d073      	beq.n	8005d68 <_scanf_float+0x224>
 8005c80:	2b79      	cmp	r3, #121	@ 0x79
 8005c82:	e7f6      	b.n	8005c72 <_scanf_float+0x12e>
 8005c84:	6821      	ldr	r1, [r4, #0]
 8005c86:	05c8      	lsls	r0, r1, #23
 8005c88:	d51b      	bpl.n	8005cc2 <_scanf_float+0x17e>
 8005c8a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005c8e:	6021      	str	r1, [r4, #0]
 8005c90:	f109 0901 	add.w	r9, r9, #1
 8005c94:	f1bb 0f00 	cmp.w	fp, #0
 8005c98:	d003      	beq.n	8005ca2 <_scanf_float+0x15e>
 8005c9a:	3201      	adds	r2, #1
 8005c9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005ca0:	60a2      	str	r2, [r4, #8]
 8005ca2:	68a3      	ldr	r3, [r4, #8]
 8005ca4:	3b01      	subs	r3, #1
 8005ca6:	60a3      	str	r3, [r4, #8]
 8005ca8:	6923      	ldr	r3, [r4, #16]
 8005caa:	3301      	adds	r3, #1
 8005cac:	6123      	str	r3, [r4, #16]
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	3b01      	subs	r3, #1
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	607b      	str	r3, [r7, #4]
 8005cb6:	f340 8087 	ble.w	8005dc8 <_scanf_float+0x284>
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	3301      	adds	r3, #1
 8005cbe:	603b      	str	r3, [r7, #0]
 8005cc0:	e765      	b.n	8005b8e <_scanf_float+0x4a>
 8005cc2:	eb1a 0105 	adds.w	r1, sl, r5
 8005cc6:	f47f af6f 	bne.w	8005ba8 <_scanf_float+0x64>
 8005cca:	6822      	ldr	r2, [r4, #0]
 8005ccc:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005cd0:	6022      	str	r2, [r4, #0]
 8005cd2:	460d      	mov	r5, r1
 8005cd4:	468a      	mov	sl, r1
 8005cd6:	f806 3b01 	strb.w	r3, [r6], #1
 8005cda:	e7e2      	b.n	8005ca2 <_scanf_float+0x15e>
 8005cdc:	6822      	ldr	r2, [r4, #0]
 8005cde:	0610      	lsls	r0, r2, #24
 8005ce0:	f57f af62 	bpl.w	8005ba8 <_scanf_float+0x64>
 8005ce4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005ce8:	6022      	str	r2, [r4, #0]
 8005cea:	e7f4      	b.n	8005cd6 <_scanf_float+0x192>
 8005cec:	f1ba 0f00 	cmp.w	sl, #0
 8005cf0:	d10e      	bne.n	8005d10 <_scanf_float+0x1cc>
 8005cf2:	f1b9 0f00 	cmp.w	r9, #0
 8005cf6:	d10e      	bne.n	8005d16 <_scanf_float+0x1d2>
 8005cf8:	6822      	ldr	r2, [r4, #0]
 8005cfa:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005cfe:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005d02:	d108      	bne.n	8005d16 <_scanf_float+0x1d2>
 8005d04:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005d08:	6022      	str	r2, [r4, #0]
 8005d0a:	f04f 0a01 	mov.w	sl, #1
 8005d0e:	e7e2      	b.n	8005cd6 <_scanf_float+0x192>
 8005d10:	f1ba 0f02 	cmp.w	sl, #2
 8005d14:	d055      	beq.n	8005dc2 <_scanf_float+0x27e>
 8005d16:	2d01      	cmp	r5, #1
 8005d18:	d002      	beq.n	8005d20 <_scanf_float+0x1dc>
 8005d1a:	2d04      	cmp	r5, #4
 8005d1c:	f47f af44 	bne.w	8005ba8 <_scanf_float+0x64>
 8005d20:	3501      	adds	r5, #1
 8005d22:	b2ed      	uxtb	r5, r5
 8005d24:	e7d7      	b.n	8005cd6 <_scanf_float+0x192>
 8005d26:	f1ba 0f01 	cmp.w	sl, #1
 8005d2a:	f47f af3d 	bne.w	8005ba8 <_scanf_float+0x64>
 8005d2e:	f04f 0a02 	mov.w	sl, #2
 8005d32:	e7d0      	b.n	8005cd6 <_scanf_float+0x192>
 8005d34:	b97d      	cbnz	r5, 8005d56 <_scanf_float+0x212>
 8005d36:	f1b9 0f00 	cmp.w	r9, #0
 8005d3a:	f47f af38 	bne.w	8005bae <_scanf_float+0x6a>
 8005d3e:	6822      	ldr	r2, [r4, #0]
 8005d40:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005d44:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005d48:	f040 8108 	bne.w	8005f5c <_scanf_float+0x418>
 8005d4c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005d50:	6022      	str	r2, [r4, #0]
 8005d52:	2501      	movs	r5, #1
 8005d54:	e7bf      	b.n	8005cd6 <_scanf_float+0x192>
 8005d56:	2d03      	cmp	r5, #3
 8005d58:	d0e2      	beq.n	8005d20 <_scanf_float+0x1dc>
 8005d5a:	2d05      	cmp	r5, #5
 8005d5c:	e7de      	b.n	8005d1c <_scanf_float+0x1d8>
 8005d5e:	2d02      	cmp	r5, #2
 8005d60:	f47f af22 	bne.w	8005ba8 <_scanf_float+0x64>
 8005d64:	2503      	movs	r5, #3
 8005d66:	e7b6      	b.n	8005cd6 <_scanf_float+0x192>
 8005d68:	2d06      	cmp	r5, #6
 8005d6a:	f47f af1d 	bne.w	8005ba8 <_scanf_float+0x64>
 8005d6e:	2507      	movs	r5, #7
 8005d70:	e7b1      	b.n	8005cd6 <_scanf_float+0x192>
 8005d72:	6822      	ldr	r2, [r4, #0]
 8005d74:	0591      	lsls	r1, r2, #22
 8005d76:	f57f af17 	bpl.w	8005ba8 <_scanf_float+0x64>
 8005d7a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005d7e:	6022      	str	r2, [r4, #0]
 8005d80:	f8cd 9008 	str.w	r9, [sp, #8]
 8005d84:	e7a7      	b.n	8005cd6 <_scanf_float+0x192>
 8005d86:	6822      	ldr	r2, [r4, #0]
 8005d88:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005d8c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005d90:	d006      	beq.n	8005da0 <_scanf_float+0x25c>
 8005d92:	0550      	lsls	r0, r2, #21
 8005d94:	f57f af08 	bpl.w	8005ba8 <_scanf_float+0x64>
 8005d98:	f1b9 0f00 	cmp.w	r9, #0
 8005d9c:	f000 80de 	beq.w	8005f5c <_scanf_float+0x418>
 8005da0:	0591      	lsls	r1, r2, #22
 8005da2:	bf58      	it	pl
 8005da4:	9902      	ldrpl	r1, [sp, #8]
 8005da6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005daa:	bf58      	it	pl
 8005dac:	eba9 0101 	subpl.w	r1, r9, r1
 8005db0:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005db4:	bf58      	it	pl
 8005db6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005dba:	6022      	str	r2, [r4, #0]
 8005dbc:	f04f 0900 	mov.w	r9, #0
 8005dc0:	e789      	b.n	8005cd6 <_scanf_float+0x192>
 8005dc2:	f04f 0a03 	mov.w	sl, #3
 8005dc6:	e786      	b.n	8005cd6 <_scanf_float+0x192>
 8005dc8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005dcc:	4639      	mov	r1, r7
 8005dce:	4640      	mov	r0, r8
 8005dd0:	4798      	blx	r3
 8005dd2:	2800      	cmp	r0, #0
 8005dd4:	f43f aedb 	beq.w	8005b8e <_scanf_float+0x4a>
 8005dd8:	e6e6      	b.n	8005ba8 <_scanf_float+0x64>
 8005dda:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005dde:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005de2:	463a      	mov	r2, r7
 8005de4:	4640      	mov	r0, r8
 8005de6:	4798      	blx	r3
 8005de8:	6923      	ldr	r3, [r4, #16]
 8005dea:	3b01      	subs	r3, #1
 8005dec:	6123      	str	r3, [r4, #16]
 8005dee:	e6e8      	b.n	8005bc2 <_scanf_float+0x7e>
 8005df0:	1e6b      	subs	r3, r5, #1
 8005df2:	2b06      	cmp	r3, #6
 8005df4:	d824      	bhi.n	8005e40 <_scanf_float+0x2fc>
 8005df6:	2d02      	cmp	r5, #2
 8005df8:	d836      	bhi.n	8005e68 <_scanf_float+0x324>
 8005dfa:	9b01      	ldr	r3, [sp, #4]
 8005dfc:	429e      	cmp	r6, r3
 8005dfe:	f67f aee4 	bls.w	8005bca <_scanf_float+0x86>
 8005e02:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005e06:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005e0a:	463a      	mov	r2, r7
 8005e0c:	4640      	mov	r0, r8
 8005e0e:	4798      	blx	r3
 8005e10:	6923      	ldr	r3, [r4, #16]
 8005e12:	3b01      	subs	r3, #1
 8005e14:	6123      	str	r3, [r4, #16]
 8005e16:	e7f0      	b.n	8005dfa <_scanf_float+0x2b6>
 8005e18:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005e1c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005e20:	463a      	mov	r2, r7
 8005e22:	4640      	mov	r0, r8
 8005e24:	4798      	blx	r3
 8005e26:	6923      	ldr	r3, [r4, #16]
 8005e28:	3b01      	subs	r3, #1
 8005e2a:	6123      	str	r3, [r4, #16]
 8005e2c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e30:	fa5f fa8a 	uxtb.w	sl, sl
 8005e34:	f1ba 0f02 	cmp.w	sl, #2
 8005e38:	d1ee      	bne.n	8005e18 <_scanf_float+0x2d4>
 8005e3a:	3d03      	subs	r5, #3
 8005e3c:	b2ed      	uxtb	r5, r5
 8005e3e:	1b76      	subs	r6, r6, r5
 8005e40:	6823      	ldr	r3, [r4, #0]
 8005e42:	05da      	lsls	r2, r3, #23
 8005e44:	d530      	bpl.n	8005ea8 <_scanf_float+0x364>
 8005e46:	055b      	lsls	r3, r3, #21
 8005e48:	d511      	bpl.n	8005e6e <_scanf_float+0x32a>
 8005e4a:	9b01      	ldr	r3, [sp, #4]
 8005e4c:	429e      	cmp	r6, r3
 8005e4e:	f67f aebc 	bls.w	8005bca <_scanf_float+0x86>
 8005e52:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005e56:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005e5a:	463a      	mov	r2, r7
 8005e5c:	4640      	mov	r0, r8
 8005e5e:	4798      	blx	r3
 8005e60:	6923      	ldr	r3, [r4, #16]
 8005e62:	3b01      	subs	r3, #1
 8005e64:	6123      	str	r3, [r4, #16]
 8005e66:	e7f0      	b.n	8005e4a <_scanf_float+0x306>
 8005e68:	46aa      	mov	sl, r5
 8005e6a:	46b3      	mov	fp, r6
 8005e6c:	e7de      	b.n	8005e2c <_scanf_float+0x2e8>
 8005e6e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005e72:	6923      	ldr	r3, [r4, #16]
 8005e74:	2965      	cmp	r1, #101	@ 0x65
 8005e76:	f103 33ff 	add.w	r3, r3, #4294967295
 8005e7a:	f106 35ff 	add.w	r5, r6, #4294967295
 8005e7e:	6123      	str	r3, [r4, #16]
 8005e80:	d00c      	beq.n	8005e9c <_scanf_float+0x358>
 8005e82:	2945      	cmp	r1, #69	@ 0x45
 8005e84:	d00a      	beq.n	8005e9c <_scanf_float+0x358>
 8005e86:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005e8a:	463a      	mov	r2, r7
 8005e8c:	4640      	mov	r0, r8
 8005e8e:	4798      	blx	r3
 8005e90:	6923      	ldr	r3, [r4, #16]
 8005e92:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005e96:	3b01      	subs	r3, #1
 8005e98:	1eb5      	subs	r5, r6, #2
 8005e9a:	6123      	str	r3, [r4, #16]
 8005e9c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005ea0:	463a      	mov	r2, r7
 8005ea2:	4640      	mov	r0, r8
 8005ea4:	4798      	blx	r3
 8005ea6:	462e      	mov	r6, r5
 8005ea8:	6822      	ldr	r2, [r4, #0]
 8005eaa:	f012 0210 	ands.w	r2, r2, #16
 8005eae:	d001      	beq.n	8005eb4 <_scanf_float+0x370>
 8005eb0:	2000      	movs	r0, #0
 8005eb2:	e68b      	b.n	8005bcc <_scanf_float+0x88>
 8005eb4:	7032      	strb	r2, [r6, #0]
 8005eb6:	6823      	ldr	r3, [r4, #0]
 8005eb8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005ebc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ec0:	d11c      	bne.n	8005efc <_scanf_float+0x3b8>
 8005ec2:	9b02      	ldr	r3, [sp, #8]
 8005ec4:	454b      	cmp	r3, r9
 8005ec6:	eba3 0209 	sub.w	r2, r3, r9
 8005eca:	d123      	bne.n	8005f14 <_scanf_float+0x3d0>
 8005ecc:	9901      	ldr	r1, [sp, #4]
 8005ece:	2200      	movs	r2, #0
 8005ed0:	4640      	mov	r0, r8
 8005ed2:	f002 fbf9 	bl	80086c8 <_strtod_r>
 8005ed6:	9b03      	ldr	r3, [sp, #12]
 8005ed8:	6821      	ldr	r1, [r4, #0]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f011 0f02 	tst.w	r1, #2
 8005ee0:	ec57 6b10 	vmov	r6, r7, d0
 8005ee4:	f103 0204 	add.w	r2, r3, #4
 8005ee8:	d01f      	beq.n	8005f2a <_scanf_float+0x3e6>
 8005eea:	9903      	ldr	r1, [sp, #12]
 8005eec:	600a      	str	r2, [r1, #0]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	e9c3 6700 	strd	r6, r7, [r3]
 8005ef4:	68e3      	ldr	r3, [r4, #12]
 8005ef6:	3301      	adds	r3, #1
 8005ef8:	60e3      	str	r3, [r4, #12]
 8005efa:	e7d9      	b.n	8005eb0 <_scanf_float+0x36c>
 8005efc:	9b04      	ldr	r3, [sp, #16]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d0e4      	beq.n	8005ecc <_scanf_float+0x388>
 8005f02:	9905      	ldr	r1, [sp, #20]
 8005f04:	230a      	movs	r3, #10
 8005f06:	3101      	adds	r1, #1
 8005f08:	4640      	mov	r0, r8
 8005f0a:	f002 fc5d 	bl	80087c8 <_strtol_r>
 8005f0e:	9b04      	ldr	r3, [sp, #16]
 8005f10:	9e05      	ldr	r6, [sp, #20]
 8005f12:	1ac2      	subs	r2, r0, r3
 8005f14:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005f18:	429e      	cmp	r6, r3
 8005f1a:	bf28      	it	cs
 8005f1c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005f20:	4910      	ldr	r1, [pc, #64]	@ (8005f64 <_scanf_float+0x420>)
 8005f22:	4630      	mov	r0, r6
 8005f24:	f000 f8e4 	bl	80060f0 <siprintf>
 8005f28:	e7d0      	b.n	8005ecc <_scanf_float+0x388>
 8005f2a:	f011 0f04 	tst.w	r1, #4
 8005f2e:	9903      	ldr	r1, [sp, #12]
 8005f30:	600a      	str	r2, [r1, #0]
 8005f32:	d1dc      	bne.n	8005eee <_scanf_float+0x3aa>
 8005f34:	681d      	ldr	r5, [r3, #0]
 8005f36:	4632      	mov	r2, r6
 8005f38:	463b      	mov	r3, r7
 8005f3a:	4630      	mov	r0, r6
 8005f3c:	4639      	mov	r1, r7
 8005f3e:	f7fa fdf5 	bl	8000b2c <__aeabi_dcmpun>
 8005f42:	b128      	cbz	r0, 8005f50 <_scanf_float+0x40c>
 8005f44:	4808      	ldr	r0, [pc, #32]	@ (8005f68 <_scanf_float+0x424>)
 8005f46:	f000 f9b7 	bl	80062b8 <nanf>
 8005f4a:	ed85 0a00 	vstr	s0, [r5]
 8005f4e:	e7d1      	b.n	8005ef4 <_scanf_float+0x3b0>
 8005f50:	4630      	mov	r0, r6
 8005f52:	4639      	mov	r1, r7
 8005f54:	f7fa fe48 	bl	8000be8 <__aeabi_d2f>
 8005f58:	6028      	str	r0, [r5, #0]
 8005f5a:	e7cb      	b.n	8005ef4 <_scanf_float+0x3b0>
 8005f5c:	f04f 0900 	mov.w	r9, #0
 8005f60:	e629      	b.n	8005bb6 <_scanf_float+0x72>
 8005f62:	bf00      	nop
 8005f64:	08009b8c 	.word	0x08009b8c
 8005f68:	08009f25 	.word	0x08009f25

08005f6c <std>:
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	b510      	push	{r4, lr}
 8005f70:	4604      	mov	r4, r0
 8005f72:	e9c0 3300 	strd	r3, r3, [r0]
 8005f76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f7a:	6083      	str	r3, [r0, #8]
 8005f7c:	8181      	strh	r1, [r0, #12]
 8005f7e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005f80:	81c2      	strh	r2, [r0, #14]
 8005f82:	6183      	str	r3, [r0, #24]
 8005f84:	4619      	mov	r1, r3
 8005f86:	2208      	movs	r2, #8
 8005f88:	305c      	adds	r0, #92	@ 0x5c
 8005f8a:	f000 f914 	bl	80061b6 <memset>
 8005f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005fc4 <std+0x58>)
 8005f90:	6263      	str	r3, [r4, #36]	@ 0x24
 8005f92:	4b0d      	ldr	r3, [pc, #52]	@ (8005fc8 <std+0x5c>)
 8005f94:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005f96:	4b0d      	ldr	r3, [pc, #52]	@ (8005fcc <std+0x60>)
 8005f98:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd0 <std+0x64>)
 8005f9c:	6323      	str	r3, [r4, #48]	@ 0x30
 8005f9e:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd4 <std+0x68>)
 8005fa0:	6224      	str	r4, [r4, #32]
 8005fa2:	429c      	cmp	r4, r3
 8005fa4:	d006      	beq.n	8005fb4 <std+0x48>
 8005fa6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005faa:	4294      	cmp	r4, r2
 8005fac:	d002      	beq.n	8005fb4 <std+0x48>
 8005fae:	33d0      	adds	r3, #208	@ 0xd0
 8005fb0:	429c      	cmp	r4, r3
 8005fb2:	d105      	bne.n	8005fc0 <std+0x54>
 8005fb4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005fb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fbc:	f000 b978 	b.w	80062b0 <__retarget_lock_init_recursive>
 8005fc0:	bd10      	pop	{r4, pc}
 8005fc2:	bf00      	nop
 8005fc4:	08006131 	.word	0x08006131
 8005fc8:	08006153 	.word	0x08006153
 8005fcc:	0800618b 	.word	0x0800618b
 8005fd0:	080061af 	.word	0x080061af
 8005fd4:	200004c0 	.word	0x200004c0

08005fd8 <stdio_exit_handler>:
 8005fd8:	4a02      	ldr	r2, [pc, #8]	@ (8005fe4 <stdio_exit_handler+0xc>)
 8005fda:	4903      	ldr	r1, [pc, #12]	@ (8005fe8 <stdio_exit_handler+0x10>)
 8005fdc:	4803      	ldr	r0, [pc, #12]	@ (8005fec <stdio_exit_handler+0x14>)
 8005fde:	f000 b869 	b.w	80060b4 <_fwalk_sglue>
 8005fe2:	bf00      	nop
 8005fe4:	20000010 	.word	0x20000010
 8005fe8:	08008b85 	.word	0x08008b85
 8005fec:	20000020 	.word	0x20000020

08005ff0 <cleanup_stdio>:
 8005ff0:	6841      	ldr	r1, [r0, #4]
 8005ff2:	4b0c      	ldr	r3, [pc, #48]	@ (8006024 <cleanup_stdio+0x34>)
 8005ff4:	4299      	cmp	r1, r3
 8005ff6:	b510      	push	{r4, lr}
 8005ff8:	4604      	mov	r4, r0
 8005ffa:	d001      	beq.n	8006000 <cleanup_stdio+0x10>
 8005ffc:	f002 fdc2 	bl	8008b84 <_fflush_r>
 8006000:	68a1      	ldr	r1, [r4, #8]
 8006002:	4b09      	ldr	r3, [pc, #36]	@ (8006028 <cleanup_stdio+0x38>)
 8006004:	4299      	cmp	r1, r3
 8006006:	d002      	beq.n	800600e <cleanup_stdio+0x1e>
 8006008:	4620      	mov	r0, r4
 800600a:	f002 fdbb 	bl	8008b84 <_fflush_r>
 800600e:	68e1      	ldr	r1, [r4, #12]
 8006010:	4b06      	ldr	r3, [pc, #24]	@ (800602c <cleanup_stdio+0x3c>)
 8006012:	4299      	cmp	r1, r3
 8006014:	d004      	beq.n	8006020 <cleanup_stdio+0x30>
 8006016:	4620      	mov	r0, r4
 8006018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800601c:	f002 bdb2 	b.w	8008b84 <_fflush_r>
 8006020:	bd10      	pop	{r4, pc}
 8006022:	bf00      	nop
 8006024:	200004c0 	.word	0x200004c0
 8006028:	20000528 	.word	0x20000528
 800602c:	20000590 	.word	0x20000590

08006030 <global_stdio_init.part.0>:
 8006030:	b510      	push	{r4, lr}
 8006032:	4b0b      	ldr	r3, [pc, #44]	@ (8006060 <global_stdio_init.part.0+0x30>)
 8006034:	4c0b      	ldr	r4, [pc, #44]	@ (8006064 <global_stdio_init.part.0+0x34>)
 8006036:	4a0c      	ldr	r2, [pc, #48]	@ (8006068 <global_stdio_init.part.0+0x38>)
 8006038:	601a      	str	r2, [r3, #0]
 800603a:	4620      	mov	r0, r4
 800603c:	2200      	movs	r2, #0
 800603e:	2104      	movs	r1, #4
 8006040:	f7ff ff94 	bl	8005f6c <std>
 8006044:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006048:	2201      	movs	r2, #1
 800604a:	2109      	movs	r1, #9
 800604c:	f7ff ff8e 	bl	8005f6c <std>
 8006050:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006054:	2202      	movs	r2, #2
 8006056:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800605a:	2112      	movs	r1, #18
 800605c:	f7ff bf86 	b.w	8005f6c <std>
 8006060:	200005f8 	.word	0x200005f8
 8006064:	200004c0 	.word	0x200004c0
 8006068:	08005fd9 	.word	0x08005fd9

0800606c <__sfp_lock_acquire>:
 800606c:	4801      	ldr	r0, [pc, #4]	@ (8006074 <__sfp_lock_acquire+0x8>)
 800606e:	f000 b920 	b.w	80062b2 <__retarget_lock_acquire_recursive>
 8006072:	bf00      	nop
 8006074:	20000601 	.word	0x20000601

08006078 <__sfp_lock_release>:
 8006078:	4801      	ldr	r0, [pc, #4]	@ (8006080 <__sfp_lock_release+0x8>)
 800607a:	f000 b91b 	b.w	80062b4 <__retarget_lock_release_recursive>
 800607e:	bf00      	nop
 8006080:	20000601 	.word	0x20000601

08006084 <__sinit>:
 8006084:	b510      	push	{r4, lr}
 8006086:	4604      	mov	r4, r0
 8006088:	f7ff fff0 	bl	800606c <__sfp_lock_acquire>
 800608c:	6a23      	ldr	r3, [r4, #32]
 800608e:	b11b      	cbz	r3, 8006098 <__sinit+0x14>
 8006090:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006094:	f7ff bff0 	b.w	8006078 <__sfp_lock_release>
 8006098:	4b04      	ldr	r3, [pc, #16]	@ (80060ac <__sinit+0x28>)
 800609a:	6223      	str	r3, [r4, #32]
 800609c:	4b04      	ldr	r3, [pc, #16]	@ (80060b0 <__sinit+0x2c>)
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d1f5      	bne.n	8006090 <__sinit+0xc>
 80060a4:	f7ff ffc4 	bl	8006030 <global_stdio_init.part.0>
 80060a8:	e7f2      	b.n	8006090 <__sinit+0xc>
 80060aa:	bf00      	nop
 80060ac:	08005ff1 	.word	0x08005ff1
 80060b0:	200005f8 	.word	0x200005f8

080060b4 <_fwalk_sglue>:
 80060b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060b8:	4607      	mov	r7, r0
 80060ba:	4688      	mov	r8, r1
 80060bc:	4614      	mov	r4, r2
 80060be:	2600      	movs	r6, #0
 80060c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80060c4:	f1b9 0901 	subs.w	r9, r9, #1
 80060c8:	d505      	bpl.n	80060d6 <_fwalk_sglue+0x22>
 80060ca:	6824      	ldr	r4, [r4, #0]
 80060cc:	2c00      	cmp	r4, #0
 80060ce:	d1f7      	bne.n	80060c0 <_fwalk_sglue+0xc>
 80060d0:	4630      	mov	r0, r6
 80060d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060d6:	89ab      	ldrh	r3, [r5, #12]
 80060d8:	2b01      	cmp	r3, #1
 80060da:	d907      	bls.n	80060ec <_fwalk_sglue+0x38>
 80060dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80060e0:	3301      	adds	r3, #1
 80060e2:	d003      	beq.n	80060ec <_fwalk_sglue+0x38>
 80060e4:	4629      	mov	r1, r5
 80060e6:	4638      	mov	r0, r7
 80060e8:	47c0      	blx	r8
 80060ea:	4306      	orrs	r6, r0
 80060ec:	3568      	adds	r5, #104	@ 0x68
 80060ee:	e7e9      	b.n	80060c4 <_fwalk_sglue+0x10>

080060f0 <siprintf>:
 80060f0:	b40e      	push	{r1, r2, r3}
 80060f2:	b500      	push	{lr}
 80060f4:	b09c      	sub	sp, #112	@ 0x70
 80060f6:	ab1d      	add	r3, sp, #116	@ 0x74
 80060f8:	9002      	str	r0, [sp, #8]
 80060fa:	9006      	str	r0, [sp, #24]
 80060fc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006100:	4809      	ldr	r0, [pc, #36]	@ (8006128 <siprintf+0x38>)
 8006102:	9107      	str	r1, [sp, #28]
 8006104:	9104      	str	r1, [sp, #16]
 8006106:	4909      	ldr	r1, [pc, #36]	@ (800612c <siprintf+0x3c>)
 8006108:	f853 2b04 	ldr.w	r2, [r3], #4
 800610c:	9105      	str	r1, [sp, #20]
 800610e:	6800      	ldr	r0, [r0, #0]
 8006110:	9301      	str	r3, [sp, #4]
 8006112:	a902      	add	r1, sp, #8
 8006114:	f002 fbb6 	bl	8008884 <_svfiprintf_r>
 8006118:	9b02      	ldr	r3, [sp, #8]
 800611a:	2200      	movs	r2, #0
 800611c:	701a      	strb	r2, [r3, #0]
 800611e:	b01c      	add	sp, #112	@ 0x70
 8006120:	f85d eb04 	ldr.w	lr, [sp], #4
 8006124:	b003      	add	sp, #12
 8006126:	4770      	bx	lr
 8006128:	2000001c 	.word	0x2000001c
 800612c:	ffff0208 	.word	0xffff0208

08006130 <__sread>:
 8006130:	b510      	push	{r4, lr}
 8006132:	460c      	mov	r4, r1
 8006134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006138:	f000 f86c 	bl	8006214 <_read_r>
 800613c:	2800      	cmp	r0, #0
 800613e:	bfab      	itete	ge
 8006140:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006142:	89a3      	ldrhlt	r3, [r4, #12]
 8006144:	181b      	addge	r3, r3, r0
 8006146:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800614a:	bfac      	ite	ge
 800614c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800614e:	81a3      	strhlt	r3, [r4, #12]
 8006150:	bd10      	pop	{r4, pc}

08006152 <__swrite>:
 8006152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006156:	461f      	mov	r7, r3
 8006158:	898b      	ldrh	r3, [r1, #12]
 800615a:	05db      	lsls	r3, r3, #23
 800615c:	4605      	mov	r5, r0
 800615e:	460c      	mov	r4, r1
 8006160:	4616      	mov	r6, r2
 8006162:	d505      	bpl.n	8006170 <__swrite+0x1e>
 8006164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006168:	2302      	movs	r3, #2
 800616a:	2200      	movs	r2, #0
 800616c:	f000 f840 	bl	80061f0 <_lseek_r>
 8006170:	89a3      	ldrh	r3, [r4, #12]
 8006172:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006176:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800617a:	81a3      	strh	r3, [r4, #12]
 800617c:	4632      	mov	r2, r6
 800617e:	463b      	mov	r3, r7
 8006180:	4628      	mov	r0, r5
 8006182:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006186:	f000 b857 	b.w	8006238 <_write_r>

0800618a <__sseek>:
 800618a:	b510      	push	{r4, lr}
 800618c:	460c      	mov	r4, r1
 800618e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006192:	f000 f82d 	bl	80061f0 <_lseek_r>
 8006196:	1c43      	adds	r3, r0, #1
 8006198:	89a3      	ldrh	r3, [r4, #12]
 800619a:	bf15      	itete	ne
 800619c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800619e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80061a2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80061a6:	81a3      	strheq	r3, [r4, #12]
 80061a8:	bf18      	it	ne
 80061aa:	81a3      	strhne	r3, [r4, #12]
 80061ac:	bd10      	pop	{r4, pc}

080061ae <__sclose>:
 80061ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061b2:	f000 b80d 	b.w	80061d0 <_close_r>

080061b6 <memset>:
 80061b6:	4402      	add	r2, r0
 80061b8:	4603      	mov	r3, r0
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d100      	bne.n	80061c0 <memset+0xa>
 80061be:	4770      	bx	lr
 80061c0:	f803 1b01 	strb.w	r1, [r3], #1
 80061c4:	e7f9      	b.n	80061ba <memset+0x4>
	...

080061c8 <_localeconv_r>:
 80061c8:	4800      	ldr	r0, [pc, #0]	@ (80061cc <_localeconv_r+0x4>)
 80061ca:	4770      	bx	lr
 80061cc:	2000015c 	.word	0x2000015c

080061d0 <_close_r>:
 80061d0:	b538      	push	{r3, r4, r5, lr}
 80061d2:	4d06      	ldr	r5, [pc, #24]	@ (80061ec <_close_r+0x1c>)
 80061d4:	2300      	movs	r3, #0
 80061d6:	4604      	mov	r4, r0
 80061d8:	4608      	mov	r0, r1
 80061da:	602b      	str	r3, [r5, #0]
 80061dc:	f7fc fbdb 	bl	8002996 <_close>
 80061e0:	1c43      	adds	r3, r0, #1
 80061e2:	d102      	bne.n	80061ea <_close_r+0x1a>
 80061e4:	682b      	ldr	r3, [r5, #0]
 80061e6:	b103      	cbz	r3, 80061ea <_close_r+0x1a>
 80061e8:	6023      	str	r3, [r4, #0]
 80061ea:	bd38      	pop	{r3, r4, r5, pc}
 80061ec:	200005fc 	.word	0x200005fc

080061f0 <_lseek_r>:
 80061f0:	b538      	push	{r3, r4, r5, lr}
 80061f2:	4d07      	ldr	r5, [pc, #28]	@ (8006210 <_lseek_r+0x20>)
 80061f4:	4604      	mov	r4, r0
 80061f6:	4608      	mov	r0, r1
 80061f8:	4611      	mov	r1, r2
 80061fa:	2200      	movs	r2, #0
 80061fc:	602a      	str	r2, [r5, #0]
 80061fe:	461a      	mov	r2, r3
 8006200:	f7fc fbf0 	bl	80029e4 <_lseek>
 8006204:	1c43      	adds	r3, r0, #1
 8006206:	d102      	bne.n	800620e <_lseek_r+0x1e>
 8006208:	682b      	ldr	r3, [r5, #0]
 800620a:	b103      	cbz	r3, 800620e <_lseek_r+0x1e>
 800620c:	6023      	str	r3, [r4, #0]
 800620e:	bd38      	pop	{r3, r4, r5, pc}
 8006210:	200005fc 	.word	0x200005fc

08006214 <_read_r>:
 8006214:	b538      	push	{r3, r4, r5, lr}
 8006216:	4d07      	ldr	r5, [pc, #28]	@ (8006234 <_read_r+0x20>)
 8006218:	4604      	mov	r4, r0
 800621a:	4608      	mov	r0, r1
 800621c:	4611      	mov	r1, r2
 800621e:	2200      	movs	r2, #0
 8006220:	602a      	str	r2, [r5, #0]
 8006222:	461a      	mov	r2, r3
 8006224:	f7fc fb9a 	bl	800295c <_read>
 8006228:	1c43      	adds	r3, r0, #1
 800622a:	d102      	bne.n	8006232 <_read_r+0x1e>
 800622c:	682b      	ldr	r3, [r5, #0]
 800622e:	b103      	cbz	r3, 8006232 <_read_r+0x1e>
 8006230:	6023      	str	r3, [r4, #0]
 8006232:	bd38      	pop	{r3, r4, r5, pc}
 8006234:	200005fc 	.word	0x200005fc

08006238 <_write_r>:
 8006238:	b538      	push	{r3, r4, r5, lr}
 800623a:	4d07      	ldr	r5, [pc, #28]	@ (8006258 <_write_r+0x20>)
 800623c:	4604      	mov	r4, r0
 800623e:	4608      	mov	r0, r1
 8006240:	4611      	mov	r1, r2
 8006242:	2200      	movs	r2, #0
 8006244:	602a      	str	r2, [r5, #0]
 8006246:	461a      	mov	r2, r3
 8006248:	f7fc f8aa 	bl	80023a0 <_write>
 800624c:	1c43      	adds	r3, r0, #1
 800624e:	d102      	bne.n	8006256 <_write_r+0x1e>
 8006250:	682b      	ldr	r3, [r5, #0]
 8006252:	b103      	cbz	r3, 8006256 <_write_r+0x1e>
 8006254:	6023      	str	r3, [r4, #0]
 8006256:	bd38      	pop	{r3, r4, r5, pc}
 8006258:	200005fc 	.word	0x200005fc

0800625c <__errno>:
 800625c:	4b01      	ldr	r3, [pc, #4]	@ (8006264 <__errno+0x8>)
 800625e:	6818      	ldr	r0, [r3, #0]
 8006260:	4770      	bx	lr
 8006262:	bf00      	nop
 8006264:	2000001c 	.word	0x2000001c

08006268 <__libc_init_array>:
 8006268:	b570      	push	{r4, r5, r6, lr}
 800626a:	4d0d      	ldr	r5, [pc, #52]	@ (80062a0 <__libc_init_array+0x38>)
 800626c:	4c0d      	ldr	r4, [pc, #52]	@ (80062a4 <__libc_init_array+0x3c>)
 800626e:	1b64      	subs	r4, r4, r5
 8006270:	10a4      	asrs	r4, r4, #2
 8006272:	2600      	movs	r6, #0
 8006274:	42a6      	cmp	r6, r4
 8006276:	d109      	bne.n	800628c <__libc_init_array+0x24>
 8006278:	4d0b      	ldr	r5, [pc, #44]	@ (80062a8 <__libc_init_array+0x40>)
 800627a:	4c0c      	ldr	r4, [pc, #48]	@ (80062ac <__libc_init_array+0x44>)
 800627c:	f003 fb72 	bl	8009964 <_init>
 8006280:	1b64      	subs	r4, r4, r5
 8006282:	10a4      	asrs	r4, r4, #2
 8006284:	2600      	movs	r6, #0
 8006286:	42a6      	cmp	r6, r4
 8006288:	d105      	bne.n	8006296 <__libc_init_array+0x2e>
 800628a:	bd70      	pop	{r4, r5, r6, pc}
 800628c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006290:	4798      	blx	r3
 8006292:	3601      	adds	r6, #1
 8006294:	e7ee      	b.n	8006274 <__libc_init_array+0xc>
 8006296:	f855 3b04 	ldr.w	r3, [r5], #4
 800629a:	4798      	blx	r3
 800629c:	3601      	adds	r6, #1
 800629e:	e7f2      	b.n	8006286 <__libc_init_array+0x1e>
 80062a0:	08009f90 	.word	0x08009f90
 80062a4:	08009f90 	.word	0x08009f90
 80062a8:	08009f90 	.word	0x08009f90
 80062ac:	08009f94 	.word	0x08009f94

080062b0 <__retarget_lock_init_recursive>:
 80062b0:	4770      	bx	lr

080062b2 <__retarget_lock_acquire_recursive>:
 80062b2:	4770      	bx	lr

080062b4 <__retarget_lock_release_recursive>:
 80062b4:	4770      	bx	lr
	...

080062b8 <nanf>:
 80062b8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80062c0 <nanf+0x8>
 80062bc:	4770      	bx	lr
 80062be:	bf00      	nop
 80062c0:	7fc00000 	.word	0x7fc00000

080062c4 <quorem>:
 80062c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062c8:	6903      	ldr	r3, [r0, #16]
 80062ca:	690c      	ldr	r4, [r1, #16]
 80062cc:	42a3      	cmp	r3, r4
 80062ce:	4607      	mov	r7, r0
 80062d0:	db7e      	blt.n	80063d0 <quorem+0x10c>
 80062d2:	3c01      	subs	r4, #1
 80062d4:	f101 0814 	add.w	r8, r1, #20
 80062d8:	00a3      	lsls	r3, r4, #2
 80062da:	f100 0514 	add.w	r5, r0, #20
 80062de:	9300      	str	r3, [sp, #0]
 80062e0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80062e4:	9301      	str	r3, [sp, #4]
 80062e6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80062ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80062ee:	3301      	adds	r3, #1
 80062f0:	429a      	cmp	r2, r3
 80062f2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80062f6:	fbb2 f6f3 	udiv	r6, r2, r3
 80062fa:	d32e      	bcc.n	800635a <quorem+0x96>
 80062fc:	f04f 0a00 	mov.w	sl, #0
 8006300:	46c4      	mov	ip, r8
 8006302:	46ae      	mov	lr, r5
 8006304:	46d3      	mov	fp, sl
 8006306:	f85c 3b04 	ldr.w	r3, [ip], #4
 800630a:	b298      	uxth	r0, r3
 800630c:	fb06 a000 	mla	r0, r6, r0, sl
 8006310:	0c02      	lsrs	r2, r0, #16
 8006312:	0c1b      	lsrs	r3, r3, #16
 8006314:	fb06 2303 	mla	r3, r6, r3, r2
 8006318:	f8de 2000 	ldr.w	r2, [lr]
 800631c:	b280      	uxth	r0, r0
 800631e:	b292      	uxth	r2, r2
 8006320:	1a12      	subs	r2, r2, r0
 8006322:	445a      	add	r2, fp
 8006324:	f8de 0000 	ldr.w	r0, [lr]
 8006328:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800632c:	b29b      	uxth	r3, r3
 800632e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006332:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006336:	b292      	uxth	r2, r2
 8006338:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800633c:	45e1      	cmp	r9, ip
 800633e:	f84e 2b04 	str.w	r2, [lr], #4
 8006342:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006346:	d2de      	bcs.n	8006306 <quorem+0x42>
 8006348:	9b00      	ldr	r3, [sp, #0]
 800634a:	58eb      	ldr	r3, [r5, r3]
 800634c:	b92b      	cbnz	r3, 800635a <quorem+0x96>
 800634e:	9b01      	ldr	r3, [sp, #4]
 8006350:	3b04      	subs	r3, #4
 8006352:	429d      	cmp	r5, r3
 8006354:	461a      	mov	r2, r3
 8006356:	d32f      	bcc.n	80063b8 <quorem+0xf4>
 8006358:	613c      	str	r4, [r7, #16]
 800635a:	4638      	mov	r0, r7
 800635c:	f001 f9c4 	bl	80076e8 <__mcmp>
 8006360:	2800      	cmp	r0, #0
 8006362:	db25      	blt.n	80063b0 <quorem+0xec>
 8006364:	4629      	mov	r1, r5
 8006366:	2000      	movs	r0, #0
 8006368:	f858 2b04 	ldr.w	r2, [r8], #4
 800636c:	f8d1 c000 	ldr.w	ip, [r1]
 8006370:	fa1f fe82 	uxth.w	lr, r2
 8006374:	fa1f f38c 	uxth.w	r3, ip
 8006378:	eba3 030e 	sub.w	r3, r3, lr
 800637c:	4403      	add	r3, r0
 800637e:	0c12      	lsrs	r2, r2, #16
 8006380:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006384:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006388:	b29b      	uxth	r3, r3
 800638a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800638e:	45c1      	cmp	r9, r8
 8006390:	f841 3b04 	str.w	r3, [r1], #4
 8006394:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006398:	d2e6      	bcs.n	8006368 <quorem+0xa4>
 800639a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800639e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063a2:	b922      	cbnz	r2, 80063ae <quorem+0xea>
 80063a4:	3b04      	subs	r3, #4
 80063a6:	429d      	cmp	r5, r3
 80063a8:	461a      	mov	r2, r3
 80063aa:	d30b      	bcc.n	80063c4 <quorem+0x100>
 80063ac:	613c      	str	r4, [r7, #16]
 80063ae:	3601      	adds	r6, #1
 80063b0:	4630      	mov	r0, r6
 80063b2:	b003      	add	sp, #12
 80063b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063b8:	6812      	ldr	r2, [r2, #0]
 80063ba:	3b04      	subs	r3, #4
 80063bc:	2a00      	cmp	r2, #0
 80063be:	d1cb      	bne.n	8006358 <quorem+0x94>
 80063c0:	3c01      	subs	r4, #1
 80063c2:	e7c6      	b.n	8006352 <quorem+0x8e>
 80063c4:	6812      	ldr	r2, [r2, #0]
 80063c6:	3b04      	subs	r3, #4
 80063c8:	2a00      	cmp	r2, #0
 80063ca:	d1ef      	bne.n	80063ac <quorem+0xe8>
 80063cc:	3c01      	subs	r4, #1
 80063ce:	e7ea      	b.n	80063a6 <quorem+0xe2>
 80063d0:	2000      	movs	r0, #0
 80063d2:	e7ee      	b.n	80063b2 <quorem+0xee>
 80063d4:	0000      	movs	r0, r0
	...

080063d8 <_dtoa_r>:
 80063d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063dc:	69c7      	ldr	r7, [r0, #28]
 80063de:	b099      	sub	sp, #100	@ 0x64
 80063e0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80063e4:	ec55 4b10 	vmov	r4, r5, d0
 80063e8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80063ea:	9109      	str	r1, [sp, #36]	@ 0x24
 80063ec:	4683      	mov	fp, r0
 80063ee:	920e      	str	r2, [sp, #56]	@ 0x38
 80063f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80063f2:	b97f      	cbnz	r7, 8006414 <_dtoa_r+0x3c>
 80063f4:	2010      	movs	r0, #16
 80063f6:	f000 fdfd 	bl	8006ff4 <malloc>
 80063fa:	4602      	mov	r2, r0
 80063fc:	f8cb 001c 	str.w	r0, [fp, #28]
 8006400:	b920      	cbnz	r0, 800640c <_dtoa_r+0x34>
 8006402:	4ba7      	ldr	r3, [pc, #668]	@ (80066a0 <_dtoa_r+0x2c8>)
 8006404:	21ef      	movs	r1, #239	@ 0xef
 8006406:	48a7      	ldr	r0, [pc, #668]	@ (80066a4 <_dtoa_r+0x2cc>)
 8006408:	f002 fc36 	bl	8008c78 <__assert_func>
 800640c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006410:	6007      	str	r7, [r0, #0]
 8006412:	60c7      	str	r7, [r0, #12]
 8006414:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006418:	6819      	ldr	r1, [r3, #0]
 800641a:	b159      	cbz	r1, 8006434 <_dtoa_r+0x5c>
 800641c:	685a      	ldr	r2, [r3, #4]
 800641e:	604a      	str	r2, [r1, #4]
 8006420:	2301      	movs	r3, #1
 8006422:	4093      	lsls	r3, r2
 8006424:	608b      	str	r3, [r1, #8]
 8006426:	4658      	mov	r0, fp
 8006428:	f000 feda 	bl	80071e0 <_Bfree>
 800642c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006430:	2200      	movs	r2, #0
 8006432:	601a      	str	r2, [r3, #0]
 8006434:	1e2b      	subs	r3, r5, #0
 8006436:	bfb9      	ittee	lt
 8006438:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800643c:	9303      	strlt	r3, [sp, #12]
 800643e:	2300      	movge	r3, #0
 8006440:	6033      	strge	r3, [r6, #0]
 8006442:	9f03      	ldr	r7, [sp, #12]
 8006444:	4b98      	ldr	r3, [pc, #608]	@ (80066a8 <_dtoa_r+0x2d0>)
 8006446:	bfbc      	itt	lt
 8006448:	2201      	movlt	r2, #1
 800644a:	6032      	strlt	r2, [r6, #0]
 800644c:	43bb      	bics	r3, r7
 800644e:	d112      	bne.n	8006476 <_dtoa_r+0x9e>
 8006450:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006452:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006456:	6013      	str	r3, [r2, #0]
 8006458:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800645c:	4323      	orrs	r3, r4
 800645e:	f000 854d 	beq.w	8006efc <_dtoa_r+0xb24>
 8006462:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006464:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80066bc <_dtoa_r+0x2e4>
 8006468:	2b00      	cmp	r3, #0
 800646a:	f000 854f 	beq.w	8006f0c <_dtoa_r+0xb34>
 800646e:	f10a 0303 	add.w	r3, sl, #3
 8006472:	f000 bd49 	b.w	8006f08 <_dtoa_r+0xb30>
 8006476:	ed9d 7b02 	vldr	d7, [sp, #8]
 800647a:	2200      	movs	r2, #0
 800647c:	ec51 0b17 	vmov	r0, r1, d7
 8006480:	2300      	movs	r3, #0
 8006482:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8006486:	f7fa fb1f 	bl	8000ac8 <__aeabi_dcmpeq>
 800648a:	4680      	mov	r8, r0
 800648c:	b158      	cbz	r0, 80064a6 <_dtoa_r+0xce>
 800648e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006490:	2301      	movs	r3, #1
 8006492:	6013      	str	r3, [r2, #0]
 8006494:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006496:	b113      	cbz	r3, 800649e <_dtoa_r+0xc6>
 8006498:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800649a:	4b84      	ldr	r3, [pc, #528]	@ (80066ac <_dtoa_r+0x2d4>)
 800649c:	6013      	str	r3, [r2, #0]
 800649e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80066c0 <_dtoa_r+0x2e8>
 80064a2:	f000 bd33 	b.w	8006f0c <_dtoa_r+0xb34>
 80064a6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80064aa:	aa16      	add	r2, sp, #88	@ 0x58
 80064ac:	a917      	add	r1, sp, #92	@ 0x5c
 80064ae:	4658      	mov	r0, fp
 80064b0:	f001 fa3a 	bl	8007928 <__d2b>
 80064b4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80064b8:	4681      	mov	r9, r0
 80064ba:	2e00      	cmp	r6, #0
 80064bc:	d077      	beq.n	80065ae <_dtoa_r+0x1d6>
 80064be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80064c0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 80064c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80064c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064cc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80064d0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80064d4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80064d8:	4619      	mov	r1, r3
 80064da:	2200      	movs	r2, #0
 80064dc:	4b74      	ldr	r3, [pc, #464]	@ (80066b0 <_dtoa_r+0x2d8>)
 80064de:	f7f9 fed3 	bl	8000288 <__aeabi_dsub>
 80064e2:	a369      	add	r3, pc, #420	@ (adr r3, 8006688 <_dtoa_r+0x2b0>)
 80064e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e8:	f7fa f886 	bl	80005f8 <__aeabi_dmul>
 80064ec:	a368      	add	r3, pc, #416	@ (adr r3, 8006690 <_dtoa_r+0x2b8>)
 80064ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064f2:	f7f9 fecb 	bl	800028c <__adddf3>
 80064f6:	4604      	mov	r4, r0
 80064f8:	4630      	mov	r0, r6
 80064fa:	460d      	mov	r5, r1
 80064fc:	f7fa f812 	bl	8000524 <__aeabi_i2d>
 8006500:	a365      	add	r3, pc, #404	@ (adr r3, 8006698 <_dtoa_r+0x2c0>)
 8006502:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006506:	f7fa f877 	bl	80005f8 <__aeabi_dmul>
 800650a:	4602      	mov	r2, r0
 800650c:	460b      	mov	r3, r1
 800650e:	4620      	mov	r0, r4
 8006510:	4629      	mov	r1, r5
 8006512:	f7f9 febb 	bl	800028c <__adddf3>
 8006516:	4604      	mov	r4, r0
 8006518:	460d      	mov	r5, r1
 800651a:	f7fa fb1d 	bl	8000b58 <__aeabi_d2iz>
 800651e:	2200      	movs	r2, #0
 8006520:	4607      	mov	r7, r0
 8006522:	2300      	movs	r3, #0
 8006524:	4620      	mov	r0, r4
 8006526:	4629      	mov	r1, r5
 8006528:	f7fa fad8 	bl	8000adc <__aeabi_dcmplt>
 800652c:	b140      	cbz	r0, 8006540 <_dtoa_r+0x168>
 800652e:	4638      	mov	r0, r7
 8006530:	f7f9 fff8 	bl	8000524 <__aeabi_i2d>
 8006534:	4622      	mov	r2, r4
 8006536:	462b      	mov	r3, r5
 8006538:	f7fa fac6 	bl	8000ac8 <__aeabi_dcmpeq>
 800653c:	b900      	cbnz	r0, 8006540 <_dtoa_r+0x168>
 800653e:	3f01      	subs	r7, #1
 8006540:	2f16      	cmp	r7, #22
 8006542:	d851      	bhi.n	80065e8 <_dtoa_r+0x210>
 8006544:	4b5b      	ldr	r3, [pc, #364]	@ (80066b4 <_dtoa_r+0x2dc>)
 8006546:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800654a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800654e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006552:	f7fa fac3 	bl	8000adc <__aeabi_dcmplt>
 8006556:	2800      	cmp	r0, #0
 8006558:	d048      	beq.n	80065ec <_dtoa_r+0x214>
 800655a:	3f01      	subs	r7, #1
 800655c:	2300      	movs	r3, #0
 800655e:	9312      	str	r3, [sp, #72]	@ 0x48
 8006560:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006562:	1b9b      	subs	r3, r3, r6
 8006564:	1e5a      	subs	r2, r3, #1
 8006566:	bf44      	itt	mi
 8006568:	f1c3 0801 	rsbmi	r8, r3, #1
 800656c:	2300      	movmi	r3, #0
 800656e:	9208      	str	r2, [sp, #32]
 8006570:	bf54      	ite	pl
 8006572:	f04f 0800 	movpl.w	r8, #0
 8006576:	9308      	strmi	r3, [sp, #32]
 8006578:	2f00      	cmp	r7, #0
 800657a:	db39      	blt.n	80065f0 <_dtoa_r+0x218>
 800657c:	9b08      	ldr	r3, [sp, #32]
 800657e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8006580:	443b      	add	r3, r7
 8006582:	9308      	str	r3, [sp, #32]
 8006584:	2300      	movs	r3, #0
 8006586:	930a      	str	r3, [sp, #40]	@ 0x28
 8006588:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800658a:	2b09      	cmp	r3, #9
 800658c:	d864      	bhi.n	8006658 <_dtoa_r+0x280>
 800658e:	2b05      	cmp	r3, #5
 8006590:	bfc4      	itt	gt
 8006592:	3b04      	subgt	r3, #4
 8006594:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8006596:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006598:	f1a3 0302 	sub.w	r3, r3, #2
 800659c:	bfcc      	ite	gt
 800659e:	2400      	movgt	r4, #0
 80065a0:	2401      	movle	r4, #1
 80065a2:	2b03      	cmp	r3, #3
 80065a4:	d863      	bhi.n	800666e <_dtoa_r+0x296>
 80065a6:	e8df f003 	tbb	[pc, r3]
 80065aa:	372a      	.short	0x372a
 80065ac:	5535      	.short	0x5535
 80065ae:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80065b2:	441e      	add	r6, r3
 80065b4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80065b8:	2b20      	cmp	r3, #32
 80065ba:	bfc1      	itttt	gt
 80065bc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80065c0:	409f      	lslgt	r7, r3
 80065c2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80065c6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80065ca:	bfd6      	itet	le
 80065cc:	f1c3 0320 	rsble	r3, r3, #32
 80065d0:	ea47 0003 	orrgt.w	r0, r7, r3
 80065d4:	fa04 f003 	lslle.w	r0, r4, r3
 80065d8:	f7f9 ff94 	bl	8000504 <__aeabi_ui2d>
 80065dc:	2201      	movs	r2, #1
 80065de:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80065e2:	3e01      	subs	r6, #1
 80065e4:	9214      	str	r2, [sp, #80]	@ 0x50
 80065e6:	e777      	b.n	80064d8 <_dtoa_r+0x100>
 80065e8:	2301      	movs	r3, #1
 80065ea:	e7b8      	b.n	800655e <_dtoa_r+0x186>
 80065ec:	9012      	str	r0, [sp, #72]	@ 0x48
 80065ee:	e7b7      	b.n	8006560 <_dtoa_r+0x188>
 80065f0:	427b      	negs	r3, r7
 80065f2:	930a      	str	r3, [sp, #40]	@ 0x28
 80065f4:	2300      	movs	r3, #0
 80065f6:	eba8 0807 	sub.w	r8, r8, r7
 80065fa:	930f      	str	r3, [sp, #60]	@ 0x3c
 80065fc:	e7c4      	b.n	8006588 <_dtoa_r+0x1b0>
 80065fe:	2300      	movs	r3, #0
 8006600:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006602:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006604:	2b00      	cmp	r3, #0
 8006606:	dc35      	bgt.n	8006674 <_dtoa_r+0x29c>
 8006608:	2301      	movs	r3, #1
 800660a:	9300      	str	r3, [sp, #0]
 800660c:	9307      	str	r3, [sp, #28]
 800660e:	461a      	mov	r2, r3
 8006610:	920e      	str	r2, [sp, #56]	@ 0x38
 8006612:	e00b      	b.n	800662c <_dtoa_r+0x254>
 8006614:	2301      	movs	r3, #1
 8006616:	e7f3      	b.n	8006600 <_dtoa_r+0x228>
 8006618:	2300      	movs	r3, #0
 800661a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800661c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800661e:	18fb      	adds	r3, r7, r3
 8006620:	9300      	str	r3, [sp, #0]
 8006622:	3301      	adds	r3, #1
 8006624:	2b01      	cmp	r3, #1
 8006626:	9307      	str	r3, [sp, #28]
 8006628:	bfb8      	it	lt
 800662a:	2301      	movlt	r3, #1
 800662c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8006630:	2100      	movs	r1, #0
 8006632:	2204      	movs	r2, #4
 8006634:	f102 0514 	add.w	r5, r2, #20
 8006638:	429d      	cmp	r5, r3
 800663a:	d91f      	bls.n	800667c <_dtoa_r+0x2a4>
 800663c:	6041      	str	r1, [r0, #4]
 800663e:	4658      	mov	r0, fp
 8006640:	f000 fd8e 	bl	8007160 <_Balloc>
 8006644:	4682      	mov	sl, r0
 8006646:	2800      	cmp	r0, #0
 8006648:	d13c      	bne.n	80066c4 <_dtoa_r+0x2ec>
 800664a:	4b1b      	ldr	r3, [pc, #108]	@ (80066b8 <_dtoa_r+0x2e0>)
 800664c:	4602      	mov	r2, r0
 800664e:	f240 11af 	movw	r1, #431	@ 0x1af
 8006652:	e6d8      	b.n	8006406 <_dtoa_r+0x2e>
 8006654:	2301      	movs	r3, #1
 8006656:	e7e0      	b.n	800661a <_dtoa_r+0x242>
 8006658:	2401      	movs	r4, #1
 800665a:	2300      	movs	r3, #0
 800665c:	9309      	str	r3, [sp, #36]	@ 0x24
 800665e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006660:	f04f 33ff 	mov.w	r3, #4294967295
 8006664:	9300      	str	r3, [sp, #0]
 8006666:	9307      	str	r3, [sp, #28]
 8006668:	2200      	movs	r2, #0
 800666a:	2312      	movs	r3, #18
 800666c:	e7d0      	b.n	8006610 <_dtoa_r+0x238>
 800666e:	2301      	movs	r3, #1
 8006670:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006672:	e7f5      	b.n	8006660 <_dtoa_r+0x288>
 8006674:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006676:	9300      	str	r3, [sp, #0]
 8006678:	9307      	str	r3, [sp, #28]
 800667a:	e7d7      	b.n	800662c <_dtoa_r+0x254>
 800667c:	3101      	adds	r1, #1
 800667e:	0052      	lsls	r2, r2, #1
 8006680:	e7d8      	b.n	8006634 <_dtoa_r+0x25c>
 8006682:	bf00      	nop
 8006684:	f3af 8000 	nop.w
 8006688:	636f4361 	.word	0x636f4361
 800668c:	3fd287a7 	.word	0x3fd287a7
 8006690:	8b60c8b3 	.word	0x8b60c8b3
 8006694:	3fc68a28 	.word	0x3fc68a28
 8006698:	509f79fb 	.word	0x509f79fb
 800669c:	3fd34413 	.word	0x3fd34413
 80066a0:	08009b9e 	.word	0x08009b9e
 80066a4:	08009bb5 	.word	0x08009bb5
 80066a8:	7ff00000 	.word	0x7ff00000
 80066ac:	08009b69 	.word	0x08009b69
 80066b0:	3ff80000 	.word	0x3ff80000
 80066b4:	08009cb0 	.word	0x08009cb0
 80066b8:	08009c0d 	.word	0x08009c0d
 80066bc:	08009b9a 	.word	0x08009b9a
 80066c0:	08009b68 	.word	0x08009b68
 80066c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80066c8:	6018      	str	r0, [r3, #0]
 80066ca:	9b07      	ldr	r3, [sp, #28]
 80066cc:	2b0e      	cmp	r3, #14
 80066ce:	f200 80a4 	bhi.w	800681a <_dtoa_r+0x442>
 80066d2:	2c00      	cmp	r4, #0
 80066d4:	f000 80a1 	beq.w	800681a <_dtoa_r+0x442>
 80066d8:	2f00      	cmp	r7, #0
 80066da:	dd33      	ble.n	8006744 <_dtoa_r+0x36c>
 80066dc:	4bad      	ldr	r3, [pc, #692]	@ (8006994 <_dtoa_r+0x5bc>)
 80066de:	f007 020f 	and.w	r2, r7, #15
 80066e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066e6:	ed93 7b00 	vldr	d7, [r3]
 80066ea:	05f8      	lsls	r0, r7, #23
 80066ec:	ed8d 7b04 	vstr	d7, [sp, #16]
 80066f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80066f4:	d516      	bpl.n	8006724 <_dtoa_r+0x34c>
 80066f6:	4ba8      	ldr	r3, [pc, #672]	@ (8006998 <_dtoa_r+0x5c0>)
 80066f8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80066fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006700:	f7fa f8a4 	bl	800084c <__aeabi_ddiv>
 8006704:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006708:	f004 040f 	and.w	r4, r4, #15
 800670c:	2603      	movs	r6, #3
 800670e:	4da2      	ldr	r5, [pc, #648]	@ (8006998 <_dtoa_r+0x5c0>)
 8006710:	b954      	cbnz	r4, 8006728 <_dtoa_r+0x350>
 8006712:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006716:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800671a:	f7fa f897 	bl	800084c <__aeabi_ddiv>
 800671e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006722:	e028      	b.n	8006776 <_dtoa_r+0x39e>
 8006724:	2602      	movs	r6, #2
 8006726:	e7f2      	b.n	800670e <_dtoa_r+0x336>
 8006728:	07e1      	lsls	r1, r4, #31
 800672a:	d508      	bpl.n	800673e <_dtoa_r+0x366>
 800672c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006730:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006734:	f7f9 ff60 	bl	80005f8 <__aeabi_dmul>
 8006738:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800673c:	3601      	adds	r6, #1
 800673e:	1064      	asrs	r4, r4, #1
 8006740:	3508      	adds	r5, #8
 8006742:	e7e5      	b.n	8006710 <_dtoa_r+0x338>
 8006744:	f000 80d2 	beq.w	80068ec <_dtoa_r+0x514>
 8006748:	427c      	negs	r4, r7
 800674a:	4b92      	ldr	r3, [pc, #584]	@ (8006994 <_dtoa_r+0x5bc>)
 800674c:	4d92      	ldr	r5, [pc, #584]	@ (8006998 <_dtoa_r+0x5c0>)
 800674e:	f004 020f 	and.w	r2, r4, #15
 8006752:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800675a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800675e:	f7f9 ff4b 	bl	80005f8 <__aeabi_dmul>
 8006762:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006766:	1124      	asrs	r4, r4, #4
 8006768:	2300      	movs	r3, #0
 800676a:	2602      	movs	r6, #2
 800676c:	2c00      	cmp	r4, #0
 800676e:	f040 80b2 	bne.w	80068d6 <_dtoa_r+0x4fe>
 8006772:	2b00      	cmp	r3, #0
 8006774:	d1d3      	bne.n	800671e <_dtoa_r+0x346>
 8006776:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006778:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800677c:	2b00      	cmp	r3, #0
 800677e:	f000 80b7 	beq.w	80068f0 <_dtoa_r+0x518>
 8006782:	4b86      	ldr	r3, [pc, #536]	@ (800699c <_dtoa_r+0x5c4>)
 8006784:	2200      	movs	r2, #0
 8006786:	4620      	mov	r0, r4
 8006788:	4629      	mov	r1, r5
 800678a:	f7fa f9a7 	bl	8000adc <__aeabi_dcmplt>
 800678e:	2800      	cmp	r0, #0
 8006790:	f000 80ae 	beq.w	80068f0 <_dtoa_r+0x518>
 8006794:	9b07      	ldr	r3, [sp, #28]
 8006796:	2b00      	cmp	r3, #0
 8006798:	f000 80aa 	beq.w	80068f0 <_dtoa_r+0x518>
 800679c:	9b00      	ldr	r3, [sp, #0]
 800679e:	2b00      	cmp	r3, #0
 80067a0:	dd37      	ble.n	8006812 <_dtoa_r+0x43a>
 80067a2:	1e7b      	subs	r3, r7, #1
 80067a4:	9304      	str	r3, [sp, #16]
 80067a6:	4620      	mov	r0, r4
 80067a8:	4b7d      	ldr	r3, [pc, #500]	@ (80069a0 <_dtoa_r+0x5c8>)
 80067aa:	2200      	movs	r2, #0
 80067ac:	4629      	mov	r1, r5
 80067ae:	f7f9 ff23 	bl	80005f8 <__aeabi_dmul>
 80067b2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80067b6:	9c00      	ldr	r4, [sp, #0]
 80067b8:	3601      	adds	r6, #1
 80067ba:	4630      	mov	r0, r6
 80067bc:	f7f9 feb2 	bl	8000524 <__aeabi_i2d>
 80067c0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80067c4:	f7f9 ff18 	bl	80005f8 <__aeabi_dmul>
 80067c8:	4b76      	ldr	r3, [pc, #472]	@ (80069a4 <_dtoa_r+0x5cc>)
 80067ca:	2200      	movs	r2, #0
 80067cc:	f7f9 fd5e 	bl	800028c <__adddf3>
 80067d0:	4605      	mov	r5, r0
 80067d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80067d6:	2c00      	cmp	r4, #0
 80067d8:	f040 808d 	bne.w	80068f6 <_dtoa_r+0x51e>
 80067dc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80067e0:	4b71      	ldr	r3, [pc, #452]	@ (80069a8 <_dtoa_r+0x5d0>)
 80067e2:	2200      	movs	r2, #0
 80067e4:	f7f9 fd50 	bl	8000288 <__aeabi_dsub>
 80067e8:	4602      	mov	r2, r0
 80067ea:	460b      	mov	r3, r1
 80067ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80067f0:	462a      	mov	r2, r5
 80067f2:	4633      	mov	r3, r6
 80067f4:	f7fa f990 	bl	8000b18 <__aeabi_dcmpgt>
 80067f8:	2800      	cmp	r0, #0
 80067fa:	f040 828b 	bne.w	8006d14 <_dtoa_r+0x93c>
 80067fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006802:	462a      	mov	r2, r5
 8006804:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006808:	f7fa f968 	bl	8000adc <__aeabi_dcmplt>
 800680c:	2800      	cmp	r0, #0
 800680e:	f040 8128 	bne.w	8006a62 <_dtoa_r+0x68a>
 8006812:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006816:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800681a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800681c:	2b00      	cmp	r3, #0
 800681e:	f2c0 815a 	blt.w	8006ad6 <_dtoa_r+0x6fe>
 8006822:	2f0e      	cmp	r7, #14
 8006824:	f300 8157 	bgt.w	8006ad6 <_dtoa_r+0x6fe>
 8006828:	4b5a      	ldr	r3, [pc, #360]	@ (8006994 <_dtoa_r+0x5bc>)
 800682a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800682e:	ed93 7b00 	vldr	d7, [r3]
 8006832:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006834:	2b00      	cmp	r3, #0
 8006836:	ed8d 7b00 	vstr	d7, [sp]
 800683a:	da03      	bge.n	8006844 <_dtoa_r+0x46c>
 800683c:	9b07      	ldr	r3, [sp, #28]
 800683e:	2b00      	cmp	r3, #0
 8006840:	f340 8101 	ble.w	8006a46 <_dtoa_r+0x66e>
 8006844:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006848:	4656      	mov	r6, sl
 800684a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800684e:	4620      	mov	r0, r4
 8006850:	4629      	mov	r1, r5
 8006852:	f7f9 fffb 	bl	800084c <__aeabi_ddiv>
 8006856:	f7fa f97f 	bl	8000b58 <__aeabi_d2iz>
 800685a:	4680      	mov	r8, r0
 800685c:	f7f9 fe62 	bl	8000524 <__aeabi_i2d>
 8006860:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006864:	f7f9 fec8 	bl	80005f8 <__aeabi_dmul>
 8006868:	4602      	mov	r2, r0
 800686a:	460b      	mov	r3, r1
 800686c:	4620      	mov	r0, r4
 800686e:	4629      	mov	r1, r5
 8006870:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006874:	f7f9 fd08 	bl	8000288 <__aeabi_dsub>
 8006878:	f806 4b01 	strb.w	r4, [r6], #1
 800687c:	9d07      	ldr	r5, [sp, #28]
 800687e:	eba6 040a 	sub.w	r4, r6, sl
 8006882:	42a5      	cmp	r5, r4
 8006884:	4602      	mov	r2, r0
 8006886:	460b      	mov	r3, r1
 8006888:	f040 8117 	bne.w	8006aba <_dtoa_r+0x6e2>
 800688c:	f7f9 fcfe 	bl	800028c <__adddf3>
 8006890:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006894:	4604      	mov	r4, r0
 8006896:	460d      	mov	r5, r1
 8006898:	f7fa f93e 	bl	8000b18 <__aeabi_dcmpgt>
 800689c:	2800      	cmp	r0, #0
 800689e:	f040 80f9 	bne.w	8006a94 <_dtoa_r+0x6bc>
 80068a2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80068a6:	4620      	mov	r0, r4
 80068a8:	4629      	mov	r1, r5
 80068aa:	f7fa f90d 	bl	8000ac8 <__aeabi_dcmpeq>
 80068ae:	b118      	cbz	r0, 80068b8 <_dtoa_r+0x4e0>
 80068b0:	f018 0f01 	tst.w	r8, #1
 80068b4:	f040 80ee 	bne.w	8006a94 <_dtoa_r+0x6bc>
 80068b8:	4649      	mov	r1, r9
 80068ba:	4658      	mov	r0, fp
 80068bc:	f000 fc90 	bl	80071e0 <_Bfree>
 80068c0:	2300      	movs	r3, #0
 80068c2:	7033      	strb	r3, [r6, #0]
 80068c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80068c6:	3701      	adds	r7, #1
 80068c8:	601f      	str	r7, [r3, #0]
 80068ca:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	f000 831d 	beq.w	8006f0c <_dtoa_r+0xb34>
 80068d2:	601e      	str	r6, [r3, #0]
 80068d4:	e31a      	b.n	8006f0c <_dtoa_r+0xb34>
 80068d6:	07e2      	lsls	r2, r4, #31
 80068d8:	d505      	bpl.n	80068e6 <_dtoa_r+0x50e>
 80068da:	e9d5 2300 	ldrd	r2, r3, [r5]
 80068de:	f7f9 fe8b 	bl	80005f8 <__aeabi_dmul>
 80068e2:	3601      	adds	r6, #1
 80068e4:	2301      	movs	r3, #1
 80068e6:	1064      	asrs	r4, r4, #1
 80068e8:	3508      	adds	r5, #8
 80068ea:	e73f      	b.n	800676c <_dtoa_r+0x394>
 80068ec:	2602      	movs	r6, #2
 80068ee:	e742      	b.n	8006776 <_dtoa_r+0x39e>
 80068f0:	9c07      	ldr	r4, [sp, #28]
 80068f2:	9704      	str	r7, [sp, #16]
 80068f4:	e761      	b.n	80067ba <_dtoa_r+0x3e2>
 80068f6:	4b27      	ldr	r3, [pc, #156]	@ (8006994 <_dtoa_r+0x5bc>)
 80068f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80068fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80068fe:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006902:	4454      	add	r4, sl
 8006904:	2900      	cmp	r1, #0
 8006906:	d053      	beq.n	80069b0 <_dtoa_r+0x5d8>
 8006908:	4928      	ldr	r1, [pc, #160]	@ (80069ac <_dtoa_r+0x5d4>)
 800690a:	2000      	movs	r0, #0
 800690c:	f7f9 ff9e 	bl	800084c <__aeabi_ddiv>
 8006910:	4633      	mov	r3, r6
 8006912:	462a      	mov	r2, r5
 8006914:	f7f9 fcb8 	bl	8000288 <__aeabi_dsub>
 8006918:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800691c:	4656      	mov	r6, sl
 800691e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006922:	f7fa f919 	bl	8000b58 <__aeabi_d2iz>
 8006926:	4605      	mov	r5, r0
 8006928:	f7f9 fdfc 	bl	8000524 <__aeabi_i2d>
 800692c:	4602      	mov	r2, r0
 800692e:	460b      	mov	r3, r1
 8006930:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006934:	f7f9 fca8 	bl	8000288 <__aeabi_dsub>
 8006938:	3530      	adds	r5, #48	@ 0x30
 800693a:	4602      	mov	r2, r0
 800693c:	460b      	mov	r3, r1
 800693e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006942:	f806 5b01 	strb.w	r5, [r6], #1
 8006946:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800694a:	f7fa f8c7 	bl	8000adc <__aeabi_dcmplt>
 800694e:	2800      	cmp	r0, #0
 8006950:	d171      	bne.n	8006a36 <_dtoa_r+0x65e>
 8006952:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006956:	4911      	ldr	r1, [pc, #68]	@ (800699c <_dtoa_r+0x5c4>)
 8006958:	2000      	movs	r0, #0
 800695a:	f7f9 fc95 	bl	8000288 <__aeabi_dsub>
 800695e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006962:	f7fa f8bb 	bl	8000adc <__aeabi_dcmplt>
 8006966:	2800      	cmp	r0, #0
 8006968:	f040 8095 	bne.w	8006a96 <_dtoa_r+0x6be>
 800696c:	42a6      	cmp	r6, r4
 800696e:	f43f af50 	beq.w	8006812 <_dtoa_r+0x43a>
 8006972:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006976:	4b0a      	ldr	r3, [pc, #40]	@ (80069a0 <_dtoa_r+0x5c8>)
 8006978:	2200      	movs	r2, #0
 800697a:	f7f9 fe3d 	bl	80005f8 <__aeabi_dmul>
 800697e:	4b08      	ldr	r3, [pc, #32]	@ (80069a0 <_dtoa_r+0x5c8>)
 8006980:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006984:	2200      	movs	r2, #0
 8006986:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800698a:	f7f9 fe35 	bl	80005f8 <__aeabi_dmul>
 800698e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006992:	e7c4      	b.n	800691e <_dtoa_r+0x546>
 8006994:	08009cb0 	.word	0x08009cb0
 8006998:	08009c88 	.word	0x08009c88
 800699c:	3ff00000 	.word	0x3ff00000
 80069a0:	40240000 	.word	0x40240000
 80069a4:	401c0000 	.word	0x401c0000
 80069a8:	40140000 	.word	0x40140000
 80069ac:	3fe00000 	.word	0x3fe00000
 80069b0:	4631      	mov	r1, r6
 80069b2:	4628      	mov	r0, r5
 80069b4:	f7f9 fe20 	bl	80005f8 <__aeabi_dmul>
 80069b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80069bc:	9415      	str	r4, [sp, #84]	@ 0x54
 80069be:	4656      	mov	r6, sl
 80069c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069c4:	f7fa f8c8 	bl	8000b58 <__aeabi_d2iz>
 80069c8:	4605      	mov	r5, r0
 80069ca:	f7f9 fdab 	bl	8000524 <__aeabi_i2d>
 80069ce:	4602      	mov	r2, r0
 80069d0:	460b      	mov	r3, r1
 80069d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80069d6:	f7f9 fc57 	bl	8000288 <__aeabi_dsub>
 80069da:	3530      	adds	r5, #48	@ 0x30
 80069dc:	f806 5b01 	strb.w	r5, [r6], #1
 80069e0:	4602      	mov	r2, r0
 80069e2:	460b      	mov	r3, r1
 80069e4:	42a6      	cmp	r6, r4
 80069e6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80069ea:	f04f 0200 	mov.w	r2, #0
 80069ee:	d124      	bne.n	8006a3a <_dtoa_r+0x662>
 80069f0:	4bac      	ldr	r3, [pc, #688]	@ (8006ca4 <_dtoa_r+0x8cc>)
 80069f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80069f6:	f7f9 fc49 	bl	800028c <__adddf3>
 80069fa:	4602      	mov	r2, r0
 80069fc:	460b      	mov	r3, r1
 80069fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a02:	f7fa f889 	bl	8000b18 <__aeabi_dcmpgt>
 8006a06:	2800      	cmp	r0, #0
 8006a08:	d145      	bne.n	8006a96 <_dtoa_r+0x6be>
 8006a0a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a0e:	49a5      	ldr	r1, [pc, #660]	@ (8006ca4 <_dtoa_r+0x8cc>)
 8006a10:	2000      	movs	r0, #0
 8006a12:	f7f9 fc39 	bl	8000288 <__aeabi_dsub>
 8006a16:	4602      	mov	r2, r0
 8006a18:	460b      	mov	r3, r1
 8006a1a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a1e:	f7fa f85d 	bl	8000adc <__aeabi_dcmplt>
 8006a22:	2800      	cmp	r0, #0
 8006a24:	f43f aef5 	beq.w	8006812 <_dtoa_r+0x43a>
 8006a28:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8006a2a:	1e73      	subs	r3, r6, #1
 8006a2c:	9315      	str	r3, [sp, #84]	@ 0x54
 8006a2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006a32:	2b30      	cmp	r3, #48	@ 0x30
 8006a34:	d0f8      	beq.n	8006a28 <_dtoa_r+0x650>
 8006a36:	9f04      	ldr	r7, [sp, #16]
 8006a38:	e73e      	b.n	80068b8 <_dtoa_r+0x4e0>
 8006a3a:	4b9b      	ldr	r3, [pc, #620]	@ (8006ca8 <_dtoa_r+0x8d0>)
 8006a3c:	f7f9 fddc 	bl	80005f8 <__aeabi_dmul>
 8006a40:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a44:	e7bc      	b.n	80069c0 <_dtoa_r+0x5e8>
 8006a46:	d10c      	bne.n	8006a62 <_dtoa_r+0x68a>
 8006a48:	4b98      	ldr	r3, [pc, #608]	@ (8006cac <_dtoa_r+0x8d4>)
 8006a4a:	2200      	movs	r2, #0
 8006a4c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8006a50:	f7f9 fdd2 	bl	80005f8 <__aeabi_dmul>
 8006a54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a58:	f7fa f854 	bl	8000b04 <__aeabi_dcmpge>
 8006a5c:	2800      	cmp	r0, #0
 8006a5e:	f000 8157 	beq.w	8006d10 <_dtoa_r+0x938>
 8006a62:	2400      	movs	r4, #0
 8006a64:	4625      	mov	r5, r4
 8006a66:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a68:	43db      	mvns	r3, r3
 8006a6a:	9304      	str	r3, [sp, #16]
 8006a6c:	4656      	mov	r6, sl
 8006a6e:	2700      	movs	r7, #0
 8006a70:	4621      	mov	r1, r4
 8006a72:	4658      	mov	r0, fp
 8006a74:	f000 fbb4 	bl	80071e0 <_Bfree>
 8006a78:	2d00      	cmp	r5, #0
 8006a7a:	d0dc      	beq.n	8006a36 <_dtoa_r+0x65e>
 8006a7c:	b12f      	cbz	r7, 8006a8a <_dtoa_r+0x6b2>
 8006a7e:	42af      	cmp	r7, r5
 8006a80:	d003      	beq.n	8006a8a <_dtoa_r+0x6b2>
 8006a82:	4639      	mov	r1, r7
 8006a84:	4658      	mov	r0, fp
 8006a86:	f000 fbab 	bl	80071e0 <_Bfree>
 8006a8a:	4629      	mov	r1, r5
 8006a8c:	4658      	mov	r0, fp
 8006a8e:	f000 fba7 	bl	80071e0 <_Bfree>
 8006a92:	e7d0      	b.n	8006a36 <_dtoa_r+0x65e>
 8006a94:	9704      	str	r7, [sp, #16]
 8006a96:	4633      	mov	r3, r6
 8006a98:	461e      	mov	r6, r3
 8006a9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006a9e:	2a39      	cmp	r2, #57	@ 0x39
 8006aa0:	d107      	bne.n	8006ab2 <_dtoa_r+0x6da>
 8006aa2:	459a      	cmp	sl, r3
 8006aa4:	d1f8      	bne.n	8006a98 <_dtoa_r+0x6c0>
 8006aa6:	9a04      	ldr	r2, [sp, #16]
 8006aa8:	3201      	adds	r2, #1
 8006aaa:	9204      	str	r2, [sp, #16]
 8006aac:	2230      	movs	r2, #48	@ 0x30
 8006aae:	f88a 2000 	strb.w	r2, [sl]
 8006ab2:	781a      	ldrb	r2, [r3, #0]
 8006ab4:	3201      	adds	r2, #1
 8006ab6:	701a      	strb	r2, [r3, #0]
 8006ab8:	e7bd      	b.n	8006a36 <_dtoa_r+0x65e>
 8006aba:	4b7b      	ldr	r3, [pc, #492]	@ (8006ca8 <_dtoa_r+0x8d0>)
 8006abc:	2200      	movs	r2, #0
 8006abe:	f7f9 fd9b 	bl	80005f8 <__aeabi_dmul>
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	4604      	mov	r4, r0
 8006ac8:	460d      	mov	r5, r1
 8006aca:	f7f9 fffd 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ace:	2800      	cmp	r0, #0
 8006ad0:	f43f aebb 	beq.w	800684a <_dtoa_r+0x472>
 8006ad4:	e6f0      	b.n	80068b8 <_dtoa_r+0x4e0>
 8006ad6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006ad8:	2a00      	cmp	r2, #0
 8006ada:	f000 80db 	beq.w	8006c94 <_dtoa_r+0x8bc>
 8006ade:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ae0:	2a01      	cmp	r2, #1
 8006ae2:	f300 80bf 	bgt.w	8006c64 <_dtoa_r+0x88c>
 8006ae6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006ae8:	2a00      	cmp	r2, #0
 8006aea:	f000 80b7 	beq.w	8006c5c <_dtoa_r+0x884>
 8006aee:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006af2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006af4:	4646      	mov	r6, r8
 8006af6:	9a08      	ldr	r2, [sp, #32]
 8006af8:	2101      	movs	r1, #1
 8006afa:	441a      	add	r2, r3
 8006afc:	4658      	mov	r0, fp
 8006afe:	4498      	add	r8, r3
 8006b00:	9208      	str	r2, [sp, #32]
 8006b02:	f000 fc6b 	bl	80073dc <__i2b>
 8006b06:	4605      	mov	r5, r0
 8006b08:	b15e      	cbz	r6, 8006b22 <_dtoa_r+0x74a>
 8006b0a:	9b08      	ldr	r3, [sp, #32]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	dd08      	ble.n	8006b22 <_dtoa_r+0x74a>
 8006b10:	42b3      	cmp	r3, r6
 8006b12:	9a08      	ldr	r2, [sp, #32]
 8006b14:	bfa8      	it	ge
 8006b16:	4633      	movge	r3, r6
 8006b18:	eba8 0803 	sub.w	r8, r8, r3
 8006b1c:	1af6      	subs	r6, r6, r3
 8006b1e:	1ad3      	subs	r3, r2, r3
 8006b20:	9308      	str	r3, [sp, #32]
 8006b22:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b24:	b1f3      	cbz	r3, 8006b64 <_dtoa_r+0x78c>
 8006b26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	f000 80b7 	beq.w	8006c9c <_dtoa_r+0x8c4>
 8006b2e:	b18c      	cbz	r4, 8006b54 <_dtoa_r+0x77c>
 8006b30:	4629      	mov	r1, r5
 8006b32:	4622      	mov	r2, r4
 8006b34:	4658      	mov	r0, fp
 8006b36:	f000 fd11 	bl	800755c <__pow5mult>
 8006b3a:	464a      	mov	r2, r9
 8006b3c:	4601      	mov	r1, r0
 8006b3e:	4605      	mov	r5, r0
 8006b40:	4658      	mov	r0, fp
 8006b42:	f000 fc61 	bl	8007408 <__multiply>
 8006b46:	4649      	mov	r1, r9
 8006b48:	9004      	str	r0, [sp, #16]
 8006b4a:	4658      	mov	r0, fp
 8006b4c:	f000 fb48 	bl	80071e0 <_Bfree>
 8006b50:	9b04      	ldr	r3, [sp, #16]
 8006b52:	4699      	mov	r9, r3
 8006b54:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006b56:	1b1a      	subs	r2, r3, r4
 8006b58:	d004      	beq.n	8006b64 <_dtoa_r+0x78c>
 8006b5a:	4649      	mov	r1, r9
 8006b5c:	4658      	mov	r0, fp
 8006b5e:	f000 fcfd 	bl	800755c <__pow5mult>
 8006b62:	4681      	mov	r9, r0
 8006b64:	2101      	movs	r1, #1
 8006b66:	4658      	mov	r0, fp
 8006b68:	f000 fc38 	bl	80073dc <__i2b>
 8006b6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b6e:	4604      	mov	r4, r0
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 81cf 	beq.w	8006f14 <_dtoa_r+0xb3c>
 8006b76:	461a      	mov	r2, r3
 8006b78:	4601      	mov	r1, r0
 8006b7a:	4658      	mov	r0, fp
 8006b7c:	f000 fcee 	bl	800755c <__pow5mult>
 8006b80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b82:	2b01      	cmp	r3, #1
 8006b84:	4604      	mov	r4, r0
 8006b86:	f300 8095 	bgt.w	8006cb4 <_dtoa_r+0x8dc>
 8006b8a:	9b02      	ldr	r3, [sp, #8]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	f040 8087 	bne.w	8006ca0 <_dtoa_r+0x8c8>
 8006b92:	9b03      	ldr	r3, [sp, #12]
 8006b94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	f040 8089 	bne.w	8006cb0 <_dtoa_r+0x8d8>
 8006b9e:	9b03      	ldr	r3, [sp, #12]
 8006ba0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006ba4:	0d1b      	lsrs	r3, r3, #20
 8006ba6:	051b      	lsls	r3, r3, #20
 8006ba8:	b12b      	cbz	r3, 8006bb6 <_dtoa_r+0x7de>
 8006baa:	9b08      	ldr	r3, [sp, #32]
 8006bac:	3301      	adds	r3, #1
 8006bae:	9308      	str	r3, [sp, #32]
 8006bb0:	f108 0801 	add.w	r8, r8, #1
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f000 81b0 	beq.w	8006f20 <_dtoa_r+0xb48>
 8006bc0:	6923      	ldr	r3, [r4, #16]
 8006bc2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006bc6:	6918      	ldr	r0, [r3, #16]
 8006bc8:	f000 fbbc 	bl	8007344 <__hi0bits>
 8006bcc:	f1c0 0020 	rsb	r0, r0, #32
 8006bd0:	9b08      	ldr	r3, [sp, #32]
 8006bd2:	4418      	add	r0, r3
 8006bd4:	f010 001f 	ands.w	r0, r0, #31
 8006bd8:	d077      	beq.n	8006cca <_dtoa_r+0x8f2>
 8006bda:	f1c0 0320 	rsb	r3, r0, #32
 8006bde:	2b04      	cmp	r3, #4
 8006be0:	dd6b      	ble.n	8006cba <_dtoa_r+0x8e2>
 8006be2:	9b08      	ldr	r3, [sp, #32]
 8006be4:	f1c0 001c 	rsb	r0, r0, #28
 8006be8:	4403      	add	r3, r0
 8006bea:	4480      	add	r8, r0
 8006bec:	4406      	add	r6, r0
 8006bee:	9308      	str	r3, [sp, #32]
 8006bf0:	f1b8 0f00 	cmp.w	r8, #0
 8006bf4:	dd05      	ble.n	8006c02 <_dtoa_r+0x82a>
 8006bf6:	4649      	mov	r1, r9
 8006bf8:	4642      	mov	r2, r8
 8006bfa:	4658      	mov	r0, fp
 8006bfc:	f000 fd08 	bl	8007610 <__lshift>
 8006c00:	4681      	mov	r9, r0
 8006c02:	9b08      	ldr	r3, [sp, #32]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	dd05      	ble.n	8006c14 <_dtoa_r+0x83c>
 8006c08:	4621      	mov	r1, r4
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	4658      	mov	r0, fp
 8006c0e:	f000 fcff 	bl	8007610 <__lshift>
 8006c12:	4604      	mov	r4, r0
 8006c14:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d059      	beq.n	8006cce <_dtoa_r+0x8f6>
 8006c1a:	4621      	mov	r1, r4
 8006c1c:	4648      	mov	r0, r9
 8006c1e:	f000 fd63 	bl	80076e8 <__mcmp>
 8006c22:	2800      	cmp	r0, #0
 8006c24:	da53      	bge.n	8006cce <_dtoa_r+0x8f6>
 8006c26:	1e7b      	subs	r3, r7, #1
 8006c28:	9304      	str	r3, [sp, #16]
 8006c2a:	4649      	mov	r1, r9
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	220a      	movs	r2, #10
 8006c30:	4658      	mov	r0, fp
 8006c32:	f000 faf7 	bl	8007224 <__multadd>
 8006c36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c38:	4681      	mov	r9, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	f000 8172 	beq.w	8006f24 <_dtoa_r+0xb4c>
 8006c40:	2300      	movs	r3, #0
 8006c42:	4629      	mov	r1, r5
 8006c44:	220a      	movs	r2, #10
 8006c46:	4658      	mov	r0, fp
 8006c48:	f000 faec 	bl	8007224 <__multadd>
 8006c4c:	9b00      	ldr	r3, [sp, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	4605      	mov	r5, r0
 8006c52:	dc67      	bgt.n	8006d24 <_dtoa_r+0x94c>
 8006c54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c56:	2b02      	cmp	r3, #2
 8006c58:	dc41      	bgt.n	8006cde <_dtoa_r+0x906>
 8006c5a:	e063      	b.n	8006d24 <_dtoa_r+0x94c>
 8006c5c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8006c5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006c62:	e746      	b.n	8006af2 <_dtoa_r+0x71a>
 8006c64:	9b07      	ldr	r3, [sp, #28]
 8006c66:	1e5c      	subs	r4, r3, #1
 8006c68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c6a:	42a3      	cmp	r3, r4
 8006c6c:	bfbf      	itttt	lt
 8006c6e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006c70:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8006c72:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006c74:	1ae3      	sublt	r3, r4, r3
 8006c76:	bfb4      	ite	lt
 8006c78:	18d2      	addlt	r2, r2, r3
 8006c7a:	1b1c      	subge	r4, r3, r4
 8006c7c:	9b07      	ldr	r3, [sp, #28]
 8006c7e:	bfbc      	itt	lt
 8006c80:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8006c82:	2400      	movlt	r4, #0
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	bfb5      	itete	lt
 8006c88:	eba8 0603 	sublt.w	r6, r8, r3
 8006c8c:	9b07      	ldrge	r3, [sp, #28]
 8006c8e:	2300      	movlt	r3, #0
 8006c90:	4646      	movge	r6, r8
 8006c92:	e730      	b.n	8006af6 <_dtoa_r+0x71e>
 8006c94:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006c96:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006c98:	4646      	mov	r6, r8
 8006c9a:	e735      	b.n	8006b08 <_dtoa_r+0x730>
 8006c9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c9e:	e75c      	b.n	8006b5a <_dtoa_r+0x782>
 8006ca0:	2300      	movs	r3, #0
 8006ca2:	e788      	b.n	8006bb6 <_dtoa_r+0x7de>
 8006ca4:	3fe00000 	.word	0x3fe00000
 8006ca8:	40240000 	.word	0x40240000
 8006cac:	40140000 	.word	0x40140000
 8006cb0:	9b02      	ldr	r3, [sp, #8]
 8006cb2:	e780      	b.n	8006bb6 <_dtoa_r+0x7de>
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	930a      	str	r3, [sp, #40]	@ 0x28
 8006cb8:	e782      	b.n	8006bc0 <_dtoa_r+0x7e8>
 8006cba:	d099      	beq.n	8006bf0 <_dtoa_r+0x818>
 8006cbc:	9a08      	ldr	r2, [sp, #32]
 8006cbe:	331c      	adds	r3, #28
 8006cc0:	441a      	add	r2, r3
 8006cc2:	4498      	add	r8, r3
 8006cc4:	441e      	add	r6, r3
 8006cc6:	9208      	str	r2, [sp, #32]
 8006cc8:	e792      	b.n	8006bf0 <_dtoa_r+0x818>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	e7f6      	b.n	8006cbc <_dtoa_r+0x8e4>
 8006cce:	9b07      	ldr	r3, [sp, #28]
 8006cd0:	9704      	str	r7, [sp, #16]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	dc20      	bgt.n	8006d18 <_dtoa_r+0x940>
 8006cd6:	9300      	str	r3, [sp, #0]
 8006cd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cda:	2b02      	cmp	r3, #2
 8006cdc:	dd1e      	ble.n	8006d1c <_dtoa_r+0x944>
 8006cde:	9b00      	ldr	r3, [sp, #0]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	f47f aec0 	bne.w	8006a66 <_dtoa_r+0x68e>
 8006ce6:	4621      	mov	r1, r4
 8006ce8:	2205      	movs	r2, #5
 8006cea:	4658      	mov	r0, fp
 8006cec:	f000 fa9a 	bl	8007224 <__multadd>
 8006cf0:	4601      	mov	r1, r0
 8006cf2:	4604      	mov	r4, r0
 8006cf4:	4648      	mov	r0, r9
 8006cf6:	f000 fcf7 	bl	80076e8 <__mcmp>
 8006cfa:	2800      	cmp	r0, #0
 8006cfc:	f77f aeb3 	ble.w	8006a66 <_dtoa_r+0x68e>
 8006d00:	4656      	mov	r6, sl
 8006d02:	2331      	movs	r3, #49	@ 0x31
 8006d04:	f806 3b01 	strb.w	r3, [r6], #1
 8006d08:	9b04      	ldr	r3, [sp, #16]
 8006d0a:	3301      	adds	r3, #1
 8006d0c:	9304      	str	r3, [sp, #16]
 8006d0e:	e6ae      	b.n	8006a6e <_dtoa_r+0x696>
 8006d10:	9c07      	ldr	r4, [sp, #28]
 8006d12:	9704      	str	r7, [sp, #16]
 8006d14:	4625      	mov	r5, r4
 8006d16:	e7f3      	b.n	8006d00 <_dtoa_r+0x928>
 8006d18:	9b07      	ldr	r3, [sp, #28]
 8006d1a:	9300      	str	r3, [sp, #0]
 8006d1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	f000 8104 	beq.w	8006f2c <_dtoa_r+0xb54>
 8006d24:	2e00      	cmp	r6, #0
 8006d26:	dd05      	ble.n	8006d34 <_dtoa_r+0x95c>
 8006d28:	4629      	mov	r1, r5
 8006d2a:	4632      	mov	r2, r6
 8006d2c:	4658      	mov	r0, fp
 8006d2e:	f000 fc6f 	bl	8007610 <__lshift>
 8006d32:	4605      	mov	r5, r0
 8006d34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d05a      	beq.n	8006df0 <_dtoa_r+0xa18>
 8006d3a:	6869      	ldr	r1, [r5, #4]
 8006d3c:	4658      	mov	r0, fp
 8006d3e:	f000 fa0f 	bl	8007160 <_Balloc>
 8006d42:	4606      	mov	r6, r0
 8006d44:	b928      	cbnz	r0, 8006d52 <_dtoa_r+0x97a>
 8006d46:	4b84      	ldr	r3, [pc, #528]	@ (8006f58 <_dtoa_r+0xb80>)
 8006d48:	4602      	mov	r2, r0
 8006d4a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006d4e:	f7ff bb5a 	b.w	8006406 <_dtoa_r+0x2e>
 8006d52:	692a      	ldr	r2, [r5, #16]
 8006d54:	3202      	adds	r2, #2
 8006d56:	0092      	lsls	r2, r2, #2
 8006d58:	f105 010c 	add.w	r1, r5, #12
 8006d5c:	300c      	adds	r0, #12
 8006d5e:	f001 ff75 	bl	8008c4c <memcpy>
 8006d62:	2201      	movs	r2, #1
 8006d64:	4631      	mov	r1, r6
 8006d66:	4658      	mov	r0, fp
 8006d68:	f000 fc52 	bl	8007610 <__lshift>
 8006d6c:	f10a 0301 	add.w	r3, sl, #1
 8006d70:	9307      	str	r3, [sp, #28]
 8006d72:	9b00      	ldr	r3, [sp, #0]
 8006d74:	4453      	add	r3, sl
 8006d76:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006d78:	9b02      	ldr	r3, [sp, #8]
 8006d7a:	f003 0301 	and.w	r3, r3, #1
 8006d7e:	462f      	mov	r7, r5
 8006d80:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d82:	4605      	mov	r5, r0
 8006d84:	9b07      	ldr	r3, [sp, #28]
 8006d86:	4621      	mov	r1, r4
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	4648      	mov	r0, r9
 8006d8c:	9300      	str	r3, [sp, #0]
 8006d8e:	f7ff fa99 	bl	80062c4 <quorem>
 8006d92:	4639      	mov	r1, r7
 8006d94:	9002      	str	r0, [sp, #8]
 8006d96:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006d9a:	4648      	mov	r0, r9
 8006d9c:	f000 fca4 	bl	80076e8 <__mcmp>
 8006da0:	462a      	mov	r2, r5
 8006da2:	9008      	str	r0, [sp, #32]
 8006da4:	4621      	mov	r1, r4
 8006da6:	4658      	mov	r0, fp
 8006da8:	f000 fcba 	bl	8007720 <__mdiff>
 8006dac:	68c2      	ldr	r2, [r0, #12]
 8006dae:	4606      	mov	r6, r0
 8006db0:	bb02      	cbnz	r2, 8006df4 <_dtoa_r+0xa1c>
 8006db2:	4601      	mov	r1, r0
 8006db4:	4648      	mov	r0, r9
 8006db6:	f000 fc97 	bl	80076e8 <__mcmp>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	4631      	mov	r1, r6
 8006dbe:	4658      	mov	r0, fp
 8006dc0:	920e      	str	r2, [sp, #56]	@ 0x38
 8006dc2:	f000 fa0d 	bl	80071e0 <_Bfree>
 8006dc6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006dc8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006dca:	9e07      	ldr	r6, [sp, #28]
 8006dcc:	ea43 0102 	orr.w	r1, r3, r2
 8006dd0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dd2:	4319      	orrs	r1, r3
 8006dd4:	d110      	bne.n	8006df8 <_dtoa_r+0xa20>
 8006dd6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006dda:	d029      	beq.n	8006e30 <_dtoa_r+0xa58>
 8006ddc:	9b08      	ldr	r3, [sp, #32]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	dd02      	ble.n	8006de8 <_dtoa_r+0xa10>
 8006de2:	9b02      	ldr	r3, [sp, #8]
 8006de4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8006de8:	9b00      	ldr	r3, [sp, #0]
 8006dea:	f883 8000 	strb.w	r8, [r3]
 8006dee:	e63f      	b.n	8006a70 <_dtoa_r+0x698>
 8006df0:	4628      	mov	r0, r5
 8006df2:	e7bb      	b.n	8006d6c <_dtoa_r+0x994>
 8006df4:	2201      	movs	r2, #1
 8006df6:	e7e1      	b.n	8006dbc <_dtoa_r+0x9e4>
 8006df8:	9b08      	ldr	r3, [sp, #32]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	db04      	blt.n	8006e08 <_dtoa_r+0xa30>
 8006dfe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006e00:	430b      	orrs	r3, r1
 8006e02:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e04:	430b      	orrs	r3, r1
 8006e06:	d120      	bne.n	8006e4a <_dtoa_r+0xa72>
 8006e08:	2a00      	cmp	r2, #0
 8006e0a:	dded      	ble.n	8006de8 <_dtoa_r+0xa10>
 8006e0c:	4649      	mov	r1, r9
 8006e0e:	2201      	movs	r2, #1
 8006e10:	4658      	mov	r0, fp
 8006e12:	f000 fbfd 	bl	8007610 <__lshift>
 8006e16:	4621      	mov	r1, r4
 8006e18:	4681      	mov	r9, r0
 8006e1a:	f000 fc65 	bl	80076e8 <__mcmp>
 8006e1e:	2800      	cmp	r0, #0
 8006e20:	dc03      	bgt.n	8006e2a <_dtoa_r+0xa52>
 8006e22:	d1e1      	bne.n	8006de8 <_dtoa_r+0xa10>
 8006e24:	f018 0f01 	tst.w	r8, #1
 8006e28:	d0de      	beq.n	8006de8 <_dtoa_r+0xa10>
 8006e2a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006e2e:	d1d8      	bne.n	8006de2 <_dtoa_r+0xa0a>
 8006e30:	9a00      	ldr	r2, [sp, #0]
 8006e32:	2339      	movs	r3, #57	@ 0x39
 8006e34:	7013      	strb	r3, [r2, #0]
 8006e36:	4633      	mov	r3, r6
 8006e38:	461e      	mov	r6, r3
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006e40:	2a39      	cmp	r2, #57	@ 0x39
 8006e42:	d052      	beq.n	8006eea <_dtoa_r+0xb12>
 8006e44:	3201      	adds	r2, #1
 8006e46:	701a      	strb	r2, [r3, #0]
 8006e48:	e612      	b.n	8006a70 <_dtoa_r+0x698>
 8006e4a:	2a00      	cmp	r2, #0
 8006e4c:	dd07      	ble.n	8006e5e <_dtoa_r+0xa86>
 8006e4e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8006e52:	d0ed      	beq.n	8006e30 <_dtoa_r+0xa58>
 8006e54:	9a00      	ldr	r2, [sp, #0]
 8006e56:	f108 0301 	add.w	r3, r8, #1
 8006e5a:	7013      	strb	r3, [r2, #0]
 8006e5c:	e608      	b.n	8006a70 <_dtoa_r+0x698>
 8006e5e:	9b07      	ldr	r3, [sp, #28]
 8006e60:	9a07      	ldr	r2, [sp, #28]
 8006e62:	f803 8c01 	strb.w	r8, [r3, #-1]
 8006e66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d028      	beq.n	8006ebe <_dtoa_r+0xae6>
 8006e6c:	4649      	mov	r1, r9
 8006e6e:	2300      	movs	r3, #0
 8006e70:	220a      	movs	r2, #10
 8006e72:	4658      	mov	r0, fp
 8006e74:	f000 f9d6 	bl	8007224 <__multadd>
 8006e78:	42af      	cmp	r7, r5
 8006e7a:	4681      	mov	r9, r0
 8006e7c:	f04f 0300 	mov.w	r3, #0
 8006e80:	f04f 020a 	mov.w	r2, #10
 8006e84:	4639      	mov	r1, r7
 8006e86:	4658      	mov	r0, fp
 8006e88:	d107      	bne.n	8006e9a <_dtoa_r+0xac2>
 8006e8a:	f000 f9cb 	bl	8007224 <__multadd>
 8006e8e:	4607      	mov	r7, r0
 8006e90:	4605      	mov	r5, r0
 8006e92:	9b07      	ldr	r3, [sp, #28]
 8006e94:	3301      	adds	r3, #1
 8006e96:	9307      	str	r3, [sp, #28]
 8006e98:	e774      	b.n	8006d84 <_dtoa_r+0x9ac>
 8006e9a:	f000 f9c3 	bl	8007224 <__multadd>
 8006e9e:	4629      	mov	r1, r5
 8006ea0:	4607      	mov	r7, r0
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	220a      	movs	r2, #10
 8006ea6:	4658      	mov	r0, fp
 8006ea8:	f000 f9bc 	bl	8007224 <__multadd>
 8006eac:	4605      	mov	r5, r0
 8006eae:	e7f0      	b.n	8006e92 <_dtoa_r+0xaba>
 8006eb0:	9b00      	ldr	r3, [sp, #0]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	bfcc      	ite	gt
 8006eb6:	461e      	movgt	r6, r3
 8006eb8:	2601      	movle	r6, #1
 8006eba:	4456      	add	r6, sl
 8006ebc:	2700      	movs	r7, #0
 8006ebe:	4649      	mov	r1, r9
 8006ec0:	2201      	movs	r2, #1
 8006ec2:	4658      	mov	r0, fp
 8006ec4:	f000 fba4 	bl	8007610 <__lshift>
 8006ec8:	4621      	mov	r1, r4
 8006eca:	4681      	mov	r9, r0
 8006ecc:	f000 fc0c 	bl	80076e8 <__mcmp>
 8006ed0:	2800      	cmp	r0, #0
 8006ed2:	dcb0      	bgt.n	8006e36 <_dtoa_r+0xa5e>
 8006ed4:	d102      	bne.n	8006edc <_dtoa_r+0xb04>
 8006ed6:	f018 0f01 	tst.w	r8, #1
 8006eda:	d1ac      	bne.n	8006e36 <_dtoa_r+0xa5e>
 8006edc:	4633      	mov	r3, r6
 8006ede:	461e      	mov	r6, r3
 8006ee0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006ee4:	2a30      	cmp	r2, #48	@ 0x30
 8006ee6:	d0fa      	beq.n	8006ede <_dtoa_r+0xb06>
 8006ee8:	e5c2      	b.n	8006a70 <_dtoa_r+0x698>
 8006eea:	459a      	cmp	sl, r3
 8006eec:	d1a4      	bne.n	8006e38 <_dtoa_r+0xa60>
 8006eee:	9b04      	ldr	r3, [sp, #16]
 8006ef0:	3301      	adds	r3, #1
 8006ef2:	9304      	str	r3, [sp, #16]
 8006ef4:	2331      	movs	r3, #49	@ 0x31
 8006ef6:	f88a 3000 	strb.w	r3, [sl]
 8006efa:	e5b9      	b.n	8006a70 <_dtoa_r+0x698>
 8006efc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8006efe:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8006f5c <_dtoa_r+0xb84>
 8006f02:	b11b      	cbz	r3, 8006f0c <_dtoa_r+0xb34>
 8006f04:	f10a 0308 	add.w	r3, sl, #8
 8006f08:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8006f0a:	6013      	str	r3, [r2, #0]
 8006f0c:	4650      	mov	r0, sl
 8006f0e:	b019      	add	sp, #100	@ 0x64
 8006f10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f16:	2b01      	cmp	r3, #1
 8006f18:	f77f ae37 	ble.w	8006b8a <_dtoa_r+0x7b2>
 8006f1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006f20:	2001      	movs	r0, #1
 8006f22:	e655      	b.n	8006bd0 <_dtoa_r+0x7f8>
 8006f24:	9b00      	ldr	r3, [sp, #0]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	f77f aed6 	ble.w	8006cd8 <_dtoa_r+0x900>
 8006f2c:	4656      	mov	r6, sl
 8006f2e:	4621      	mov	r1, r4
 8006f30:	4648      	mov	r0, r9
 8006f32:	f7ff f9c7 	bl	80062c4 <quorem>
 8006f36:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8006f3a:	f806 8b01 	strb.w	r8, [r6], #1
 8006f3e:	9b00      	ldr	r3, [sp, #0]
 8006f40:	eba6 020a 	sub.w	r2, r6, sl
 8006f44:	4293      	cmp	r3, r2
 8006f46:	ddb3      	ble.n	8006eb0 <_dtoa_r+0xad8>
 8006f48:	4649      	mov	r1, r9
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	220a      	movs	r2, #10
 8006f4e:	4658      	mov	r0, fp
 8006f50:	f000 f968 	bl	8007224 <__multadd>
 8006f54:	4681      	mov	r9, r0
 8006f56:	e7ea      	b.n	8006f2e <_dtoa_r+0xb56>
 8006f58:	08009c0d 	.word	0x08009c0d
 8006f5c:	08009b91 	.word	0x08009b91

08006f60 <_free_r>:
 8006f60:	b538      	push	{r3, r4, r5, lr}
 8006f62:	4605      	mov	r5, r0
 8006f64:	2900      	cmp	r1, #0
 8006f66:	d041      	beq.n	8006fec <_free_r+0x8c>
 8006f68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006f6c:	1f0c      	subs	r4, r1, #4
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	bfb8      	it	lt
 8006f72:	18e4      	addlt	r4, r4, r3
 8006f74:	f000 f8e8 	bl	8007148 <__malloc_lock>
 8006f78:	4a1d      	ldr	r2, [pc, #116]	@ (8006ff0 <_free_r+0x90>)
 8006f7a:	6813      	ldr	r3, [r2, #0]
 8006f7c:	b933      	cbnz	r3, 8006f8c <_free_r+0x2c>
 8006f7e:	6063      	str	r3, [r4, #4]
 8006f80:	6014      	str	r4, [r2, #0]
 8006f82:	4628      	mov	r0, r5
 8006f84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006f88:	f000 b8e4 	b.w	8007154 <__malloc_unlock>
 8006f8c:	42a3      	cmp	r3, r4
 8006f8e:	d908      	bls.n	8006fa2 <_free_r+0x42>
 8006f90:	6820      	ldr	r0, [r4, #0]
 8006f92:	1821      	adds	r1, r4, r0
 8006f94:	428b      	cmp	r3, r1
 8006f96:	bf01      	itttt	eq
 8006f98:	6819      	ldreq	r1, [r3, #0]
 8006f9a:	685b      	ldreq	r3, [r3, #4]
 8006f9c:	1809      	addeq	r1, r1, r0
 8006f9e:	6021      	streq	r1, [r4, #0]
 8006fa0:	e7ed      	b.n	8006f7e <_free_r+0x1e>
 8006fa2:	461a      	mov	r2, r3
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	b10b      	cbz	r3, 8006fac <_free_r+0x4c>
 8006fa8:	42a3      	cmp	r3, r4
 8006faa:	d9fa      	bls.n	8006fa2 <_free_r+0x42>
 8006fac:	6811      	ldr	r1, [r2, #0]
 8006fae:	1850      	adds	r0, r2, r1
 8006fb0:	42a0      	cmp	r0, r4
 8006fb2:	d10b      	bne.n	8006fcc <_free_r+0x6c>
 8006fb4:	6820      	ldr	r0, [r4, #0]
 8006fb6:	4401      	add	r1, r0
 8006fb8:	1850      	adds	r0, r2, r1
 8006fba:	4283      	cmp	r3, r0
 8006fbc:	6011      	str	r1, [r2, #0]
 8006fbe:	d1e0      	bne.n	8006f82 <_free_r+0x22>
 8006fc0:	6818      	ldr	r0, [r3, #0]
 8006fc2:	685b      	ldr	r3, [r3, #4]
 8006fc4:	6053      	str	r3, [r2, #4]
 8006fc6:	4408      	add	r0, r1
 8006fc8:	6010      	str	r0, [r2, #0]
 8006fca:	e7da      	b.n	8006f82 <_free_r+0x22>
 8006fcc:	d902      	bls.n	8006fd4 <_free_r+0x74>
 8006fce:	230c      	movs	r3, #12
 8006fd0:	602b      	str	r3, [r5, #0]
 8006fd2:	e7d6      	b.n	8006f82 <_free_r+0x22>
 8006fd4:	6820      	ldr	r0, [r4, #0]
 8006fd6:	1821      	adds	r1, r4, r0
 8006fd8:	428b      	cmp	r3, r1
 8006fda:	bf04      	itt	eq
 8006fdc:	6819      	ldreq	r1, [r3, #0]
 8006fde:	685b      	ldreq	r3, [r3, #4]
 8006fe0:	6063      	str	r3, [r4, #4]
 8006fe2:	bf04      	itt	eq
 8006fe4:	1809      	addeq	r1, r1, r0
 8006fe6:	6021      	streq	r1, [r4, #0]
 8006fe8:	6054      	str	r4, [r2, #4]
 8006fea:	e7ca      	b.n	8006f82 <_free_r+0x22>
 8006fec:	bd38      	pop	{r3, r4, r5, pc}
 8006fee:	bf00      	nop
 8006ff0:	20000608 	.word	0x20000608

08006ff4 <malloc>:
 8006ff4:	4b02      	ldr	r3, [pc, #8]	@ (8007000 <malloc+0xc>)
 8006ff6:	4601      	mov	r1, r0
 8006ff8:	6818      	ldr	r0, [r3, #0]
 8006ffa:	f000 b825 	b.w	8007048 <_malloc_r>
 8006ffe:	bf00      	nop
 8007000:	2000001c 	.word	0x2000001c

08007004 <sbrk_aligned>:
 8007004:	b570      	push	{r4, r5, r6, lr}
 8007006:	4e0f      	ldr	r6, [pc, #60]	@ (8007044 <sbrk_aligned+0x40>)
 8007008:	460c      	mov	r4, r1
 800700a:	6831      	ldr	r1, [r6, #0]
 800700c:	4605      	mov	r5, r0
 800700e:	b911      	cbnz	r1, 8007016 <sbrk_aligned+0x12>
 8007010:	f001 fe0c 	bl	8008c2c <_sbrk_r>
 8007014:	6030      	str	r0, [r6, #0]
 8007016:	4621      	mov	r1, r4
 8007018:	4628      	mov	r0, r5
 800701a:	f001 fe07 	bl	8008c2c <_sbrk_r>
 800701e:	1c43      	adds	r3, r0, #1
 8007020:	d103      	bne.n	800702a <sbrk_aligned+0x26>
 8007022:	f04f 34ff 	mov.w	r4, #4294967295
 8007026:	4620      	mov	r0, r4
 8007028:	bd70      	pop	{r4, r5, r6, pc}
 800702a:	1cc4      	adds	r4, r0, #3
 800702c:	f024 0403 	bic.w	r4, r4, #3
 8007030:	42a0      	cmp	r0, r4
 8007032:	d0f8      	beq.n	8007026 <sbrk_aligned+0x22>
 8007034:	1a21      	subs	r1, r4, r0
 8007036:	4628      	mov	r0, r5
 8007038:	f001 fdf8 	bl	8008c2c <_sbrk_r>
 800703c:	3001      	adds	r0, #1
 800703e:	d1f2      	bne.n	8007026 <sbrk_aligned+0x22>
 8007040:	e7ef      	b.n	8007022 <sbrk_aligned+0x1e>
 8007042:	bf00      	nop
 8007044:	20000604 	.word	0x20000604

08007048 <_malloc_r>:
 8007048:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800704c:	1ccd      	adds	r5, r1, #3
 800704e:	f025 0503 	bic.w	r5, r5, #3
 8007052:	3508      	adds	r5, #8
 8007054:	2d0c      	cmp	r5, #12
 8007056:	bf38      	it	cc
 8007058:	250c      	movcc	r5, #12
 800705a:	2d00      	cmp	r5, #0
 800705c:	4606      	mov	r6, r0
 800705e:	db01      	blt.n	8007064 <_malloc_r+0x1c>
 8007060:	42a9      	cmp	r1, r5
 8007062:	d904      	bls.n	800706e <_malloc_r+0x26>
 8007064:	230c      	movs	r3, #12
 8007066:	6033      	str	r3, [r6, #0]
 8007068:	2000      	movs	r0, #0
 800706a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800706e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007144 <_malloc_r+0xfc>
 8007072:	f000 f869 	bl	8007148 <__malloc_lock>
 8007076:	f8d8 3000 	ldr.w	r3, [r8]
 800707a:	461c      	mov	r4, r3
 800707c:	bb44      	cbnz	r4, 80070d0 <_malloc_r+0x88>
 800707e:	4629      	mov	r1, r5
 8007080:	4630      	mov	r0, r6
 8007082:	f7ff ffbf 	bl	8007004 <sbrk_aligned>
 8007086:	1c43      	adds	r3, r0, #1
 8007088:	4604      	mov	r4, r0
 800708a:	d158      	bne.n	800713e <_malloc_r+0xf6>
 800708c:	f8d8 4000 	ldr.w	r4, [r8]
 8007090:	4627      	mov	r7, r4
 8007092:	2f00      	cmp	r7, #0
 8007094:	d143      	bne.n	800711e <_malloc_r+0xd6>
 8007096:	2c00      	cmp	r4, #0
 8007098:	d04b      	beq.n	8007132 <_malloc_r+0xea>
 800709a:	6823      	ldr	r3, [r4, #0]
 800709c:	4639      	mov	r1, r7
 800709e:	4630      	mov	r0, r6
 80070a0:	eb04 0903 	add.w	r9, r4, r3
 80070a4:	f001 fdc2 	bl	8008c2c <_sbrk_r>
 80070a8:	4581      	cmp	r9, r0
 80070aa:	d142      	bne.n	8007132 <_malloc_r+0xea>
 80070ac:	6821      	ldr	r1, [r4, #0]
 80070ae:	1a6d      	subs	r5, r5, r1
 80070b0:	4629      	mov	r1, r5
 80070b2:	4630      	mov	r0, r6
 80070b4:	f7ff ffa6 	bl	8007004 <sbrk_aligned>
 80070b8:	3001      	adds	r0, #1
 80070ba:	d03a      	beq.n	8007132 <_malloc_r+0xea>
 80070bc:	6823      	ldr	r3, [r4, #0]
 80070be:	442b      	add	r3, r5
 80070c0:	6023      	str	r3, [r4, #0]
 80070c2:	f8d8 3000 	ldr.w	r3, [r8]
 80070c6:	685a      	ldr	r2, [r3, #4]
 80070c8:	bb62      	cbnz	r2, 8007124 <_malloc_r+0xdc>
 80070ca:	f8c8 7000 	str.w	r7, [r8]
 80070ce:	e00f      	b.n	80070f0 <_malloc_r+0xa8>
 80070d0:	6822      	ldr	r2, [r4, #0]
 80070d2:	1b52      	subs	r2, r2, r5
 80070d4:	d420      	bmi.n	8007118 <_malloc_r+0xd0>
 80070d6:	2a0b      	cmp	r2, #11
 80070d8:	d917      	bls.n	800710a <_malloc_r+0xc2>
 80070da:	1961      	adds	r1, r4, r5
 80070dc:	42a3      	cmp	r3, r4
 80070de:	6025      	str	r5, [r4, #0]
 80070e0:	bf18      	it	ne
 80070e2:	6059      	strne	r1, [r3, #4]
 80070e4:	6863      	ldr	r3, [r4, #4]
 80070e6:	bf08      	it	eq
 80070e8:	f8c8 1000 	streq.w	r1, [r8]
 80070ec:	5162      	str	r2, [r4, r5]
 80070ee:	604b      	str	r3, [r1, #4]
 80070f0:	4630      	mov	r0, r6
 80070f2:	f000 f82f 	bl	8007154 <__malloc_unlock>
 80070f6:	f104 000b 	add.w	r0, r4, #11
 80070fa:	1d23      	adds	r3, r4, #4
 80070fc:	f020 0007 	bic.w	r0, r0, #7
 8007100:	1ac2      	subs	r2, r0, r3
 8007102:	bf1c      	itt	ne
 8007104:	1a1b      	subne	r3, r3, r0
 8007106:	50a3      	strne	r3, [r4, r2]
 8007108:	e7af      	b.n	800706a <_malloc_r+0x22>
 800710a:	6862      	ldr	r2, [r4, #4]
 800710c:	42a3      	cmp	r3, r4
 800710e:	bf0c      	ite	eq
 8007110:	f8c8 2000 	streq.w	r2, [r8]
 8007114:	605a      	strne	r2, [r3, #4]
 8007116:	e7eb      	b.n	80070f0 <_malloc_r+0xa8>
 8007118:	4623      	mov	r3, r4
 800711a:	6864      	ldr	r4, [r4, #4]
 800711c:	e7ae      	b.n	800707c <_malloc_r+0x34>
 800711e:	463c      	mov	r4, r7
 8007120:	687f      	ldr	r7, [r7, #4]
 8007122:	e7b6      	b.n	8007092 <_malloc_r+0x4a>
 8007124:	461a      	mov	r2, r3
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	42a3      	cmp	r3, r4
 800712a:	d1fb      	bne.n	8007124 <_malloc_r+0xdc>
 800712c:	2300      	movs	r3, #0
 800712e:	6053      	str	r3, [r2, #4]
 8007130:	e7de      	b.n	80070f0 <_malloc_r+0xa8>
 8007132:	230c      	movs	r3, #12
 8007134:	6033      	str	r3, [r6, #0]
 8007136:	4630      	mov	r0, r6
 8007138:	f000 f80c 	bl	8007154 <__malloc_unlock>
 800713c:	e794      	b.n	8007068 <_malloc_r+0x20>
 800713e:	6005      	str	r5, [r0, #0]
 8007140:	e7d6      	b.n	80070f0 <_malloc_r+0xa8>
 8007142:	bf00      	nop
 8007144:	20000608 	.word	0x20000608

08007148 <__malloc_lock>:
 8007148:	4801      	ldr	r0, [pc, #4]	@ (8007150 <__malloc_lock+0x8>)
 800714a:	f7ff b8b2 	b.w	80062b2 <__retarget_lock_acquire_recursive>
 800714e:	bf00      	nop
 8007150:	20000600 	.word	0x20000600

08007154 <__malloc_unlock>:
 8007154:	4801      	ldr	r0, [pc, #4]	@ (800715c <__malloc_unlock+0x8>)
 8007156:	f7ff b8ad 	b.w	80062b4 <__retarget_lock_release_recursive>
 800715a:	bf00      	nop
 800715c:	20000600 	.word	0x20000600

08007160 <_Balloc>:
 8007160:	b570      	push	{r4, r5, r6, lr}
 8007162:	69c6      	ldr	r6, [r0, #28]
 8007164:	4604      	mov	r4, r0
 8007166:	460d      	mov	r5, r1
 8007168:	b976      	cbnz	r6, 8007188 <_Balloc+0x28>
 800716a:	2010      	movs	r0, #16
 800716c:	f7ff ff42 	bl	8006ff4 <malloc>
 8007170:	4602      	mov	r2, r0
 8007172:	61e0      	str	r0, [r4, #28]
 8007174:	b920      	cbnz	r0, 8007180 <_Balloc+0x20>
 8007176:	4b18      	ldr	r3, [pc, #96]	@ (80071d8 <_Balloc+0x78>)
 8007178:	4818      	ldr	r0, [pc, #96]	@ (80071dc <_Balloc+0x7c>)
 800717a:	216b      	movs	r1, #107	@ 0x6b
 800717c:	f001 fd7c 	bl	8008c78 <__assert_func>
 8007180:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007184:	6006      	str	r6, [r0, #0]
 8007186:	60c6      	str	r6, [r0, #12]
 8007188:	69e6      	ldr	r6, [r4, #28]
 800718a:	68f3      	ldr	r3, [r6, #12]
 800718c:	b183      	cbz	r3, 80071b0 <_Balloc+0x50>
 800718e:	69e3      	ldr	r3, [r4, #28]
 8007190:	68db      	ldr	r3, [r3, #12]
 8007192:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007196:	b9b8      	cbnz	r0, 80071c8 <_Balloc+0x68>
 8007198:	2101      	movs	r1, #1
 800719a:	fa01 f605 	lsl.w	r6, r1, r5
 800719e:	1d72      	adds	r2, r6, #5
 80071a0:	0092      	lsls	r2, r2, #2
 80071a2:	4620      	mov	r0, r4
 80071a4:	f001 fd86 	bl	8008cb4 <_calloc_r>
 80071a8:	b160      	cbz	r0, 80071c4 <_Balloc+0x64>
 80071aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80071ae:	e00e      	b.n	80071ce <_Balloc+0x6e>
 80071b0:	2221      	movs	r2, #33	@ 0x21
 80071b2:	2104      	movs	r1, #4
 80071b4:	4620      	mov	r0, r4
 80071b6:	f001 fd7d 	bl	8008cb4 <_calloc_r>
 80071ba:	69e3      	ldr	r3, [r4, #28]
 80071bc:	60f0      	str	r0, [r6, #12]
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d1e4      	bne.n	800718e <_Balloc+0x2e>
 80071c4:	2000      	movs	r0, #0
 80071c6:	bd70      	pop	{r4, r5, r6, pc}
 80071c8:	6802      	ldr	r2, [r0, #0]
 80071ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80071ce:	2300      	movs	r3, #0
 80071d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80071d4:	e7f7      	b.n	80071c6 <_Balloc+0x66>
 80071d6:	bf00      	nop
 80071d8:	08009b9e 	.word	0x08009b9e
 80071dc:	08009c1e 	.word	0x08009c1e

080071e0 <_Bfree>:
 80071e0:	b570      	push	{r4, r5, r6, lr}
 80071e2:	69c6      	ldr	r6, [r0, #28]
 80071e4:	4605      	mov	r5, r0
 80071e6:	460c      	mov	r4, r1
 80071e8:	b976      	cbnz	r6, 8007208 <_Bfree+0x28>
 80071ea:	2010      	movs	r0, #16
 80071ec:	f7ff ff02 	bl	8006ff4 <malloc>
 80071f0:	4602      	mov	r2, r0
 80071f2:	61e8      	str	r0, [r5, #28]
 80071f4:	b920      	cbnz	r0, 8007200 <_Bfree+0x20>
 80071f6:	4b09      	ldr	r3, [pc, #36]	@ (800721c <_Bfree+0x3c>)
 80071f8:	4809      	ldr	r0, [pc, #36]	@ (8007220 <_Bfree+0x40>)
 80071fa:	218f      	movs	r1, #143	@ 0x8f
 80071fc:	f001 fd3c 	bl	8008c78 <__assert_func>
 8007200:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007204:	6006      	str	r6, [r0, #0]
 8007206:	60c6      	str	r6, [r0, #12]
 8007208:	b13c      	cbz	r4, 800721a <_Bfree+0x3a>
 800720a:	69eb      	ldr	r3, [r5, #28]
 800720c:	6862      	ldr	r2, [r4, #4]
 800720e:	68db      	ldr	r3, [r3, #12]
 8007210:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007214:	6021      	str	r1, [r4, #0]
 8007216:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800721a:	bd70      	pop	{r4, r5, r6, pc}
 800721c:	08009b9e 	.word	0x08009b9e
 8007220:	08009c1e 	.word	0x08009c1e

08007224 <__multadd>:
 8007224:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007228:	690d      	ldr	r5, [r1, #16]
 800722a:	4607      	mov	r7, r0
 800722c:	460c      	mov	r4, r1
 800722e:	461e      	mov	r6, r3
 8007230:	f101 0c14 	add.w	ip, r1, #20
 8007234:	2000      	movs	r0, #0
 8007236:	f8dc 3000 	ldr.w	r3, [ip]
 800723a:	b299      	uxth	r1, r3
 800723c:	fb02 6101 	mla	r1, r2, r1, r6
 8007240:	0c1e      	lsrs	r6, r3, #16
 8007242:	0c0b      	lsrs	r3, r1, #16
 8007244:	fb02 3306 	mla	r3, r2, r6, r3
 8007248:	b289      	uxth	r1, r1
 800724a:	3001      	adds	r0, #1
 800724c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007250:	4285      	cmp	r5, r0
 8007252:	f84c 1b04 	str.w	r1, [ip], #4
 8007256:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800725a:	dcec      	bgt.n	8007236 <__multadd+0x12>
 800725c:	b30e      	cbz	r6, 80072a2 <__multadd+0x7e>
 800725e:	68a3      	ldr	r3, [r4, #8]
 8007260:	42ab      	cmp	r3, r5
 8007262:	dc19      	bgt.n	8007298 <__multadd+0x74>
 8007264:	6861      	ldr	r1, [r4, #4]
 8007266:	4638      	mov	r0, r7
 8007268:	3101      	adds	r1, #1
 800726a:	f7ff ff79 	bl	8007160 <_Balloc>
 800726e:	4680      	mov	r8, r0
 8007270:	b928      	cbnz	r0, 800727e <__multadd+0x5a>
 8007272:	4602      	mov	r2, r0
 8007274:	4b0c      	ldr	r3, [pc, #48]	@ (80072a8 <__multadd+0x84>)
 8007276:	480d      	ldr	r0, [pc, #52]	@ (80072ac <__multadd+0x88>)
 8007278:	21ba      	movs	r1, #186	@ 0xba
 800727a:	f001 fcfd 	bl	8008c78 <__assert_func>
 800727e:	6922      	ldr	r2, [r4, #16]
 8007280:	3202      	adds	r2, #2
 8007282:	f104 010c 	add.w	r1, r4, #12
 8007286:	0092      	lsls	r2, r2, #2
 8007288:	300c      	adds	r0, #12
 800728a:	f001 fcdf 	bl	8008c4c <memcpy>
 800728e:	4621      	mov	r1, r4
 8007290:	4638      	mov	r0, r7
 8007292:	f7ff ffa5 	bl	80071e0 <_Bfree>
 8007296:	4644      	mov	r4, r8
 8007298:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800729c:	3501      	adds	r5, #1
 800729e:	615e      	str	r6, [r3, #20]
 80072a0:	6125      	str	r5, [r4, #16]
 80072a2:	4620      	mov	r0, r4
 80072a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072a8:	08009c0d 	.word	0x08009c0d
 80072ac:	08009c1e 	.word	0x08009c1e

080072b0 <__s2b>:
 80072b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072b4:	460c      	mov	r4, r1
 80072b6:	4615      	mov	r5, r2
 80072b8:	461f      	mov	r7, r3
 80072ba:	2209      	movs	r2, #9
 80072bc:	3308      	adds	r3, #8
 80072be:	4606      	mov	r6, r0
 80072c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80072c4:	2100      	movs	r1, #0
 80072c6:	2201      	movs	r2, #1
 80072c8:	429a      	cmp	r2, r3
 80072ca:	db09      	blt.n	80072e0 <__s2b+0x30>
 80072cc:	4630      	mov	r0, r6
 80072ce:	f7ff ff47 	bl	8007160 <_Balloc>
 80072d2:	b940      	cbnz	r0, 80072e6 <__s2b+0x36>
 80072d4:	4602      	mov	r2, r0
 80072d6:	4b19      	ldr	r3, [pc, #100]	@ (800733c <__s2b+0x8c>)
 80072d8:	4819      	ldr	r0, [pc, #100]	@ (8007340 <__s2b+0x90>)
 80072da:	21d3      	movs	r1, #211	@ 0xd3
 80072dc:	f001 fccc 	bl	8008c78 <__assert_func>
 80072e0:	0052      	lsls	r2, r2, #1
 80072e2:	3101      	adds	r1, #1
 80072e4:	e7f0      	b.n	80072c8 <__s2b+0x18>
 80072e6:	9b08      	ldr	r3, [sp, #32]
 80072e8:	6143      	str	r3, [r0, #20]
 80072ea:	2d09      	cmp	r5, #9
 80072ec:	f04f 0301 	mov.w	r3, #1
 80072f0:	6103      	str	r3, [r0, #16]
 80072f2:	dd16      	ble.n	8007322 <__s2b+0x72>
 80072f4:	f104 0909 	add.w	r9, r4, #9
 80072f8:	46c8      	mov	r8, r9
 80072fa:	442c      	add	r4, r5
 80072fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007300:	4601      	mov	r1, r0
 8007302:	3b30      	subs	r3, #48	@ 0x30
 8007304:	220a      	movs	r2, #10
 8007306:	4630      	mov	r0, r6
 8007308:	f7ff ff8c 	bl	8007224 <__multadd>
 800730c:	45a0      	cmp	r8, r4
 800730e:	d1f5      	bne.n	80072fc <__s2b+0x4c>
 8007310:	f1a5 0408 	sub.w	r4, r5, #8
 8007314:	444c      	add	r4, r9
 8007316:	1b2d      	subs	r5, r5, r4
 8007318:	1963      	adds	r3, r4, r5
 800731a:	42bb      	cmp	r3, r7
 800731c:	db04      	blt.n	8007328 <__s2b+0x78>
 800731e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007322:	340a      	adds	r4, #10
 8007324:	2509      	movs	r5, #9
 8007326:	e7f6      	b.n	8007316 <__s2b+0x66>
 8007328:	f814 3b01 	ldrb.w	r3, [r4], #1
 800732c:	4601      	mov	r1, r0
 800732e:	3b30      	subs	r3, #48	@ 0x30
 8007330:	220a      	movs	r2, #10
 8007332:	4630      	mov	r0, r6
 8007334:	f7ff ff76 	bl	8007224 <__multadd>
 8007338:	e7ee      	b.n	8007318 <__s2b+0x68>
 800733a:	bf00      	nop
 800733c:	08009c0d 	.word	0x08009c0d
 8007340:	08009c1e 	.word	0x08009c1e

08007344 <__hi0bits>:
 8007344:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007348:	4603      	mov	r3, r0
 800734a:	bf36      	itet	cc
 800734c:	0403      	lslcc	r3, r0, #16
 800734e:	2000      	movcs	r0, #0
 8007350:	2010      	movcc	r0, #16
 8007352:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007356:	bf3c      	itt	cc
 8007358:	021b      	lslcc	r3, r3, #8
 800735a:	3008      	addcc	r0, #8
 800735c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007360:	bf3c      	itt	cc
 8007362:	011b      	lslcc	r3, r3, #4
 8007364:	3004      	addcc	r0, #4
 8007366:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800736a:	bf3c      	itt	cc
 800736c:	009b      	lslcc	r3, r3, #2
 800736e:	3002      	addcc	r0, #2
 8007370:	2b00      	cmp	r3, #0
 8007372:	db05      	blt.n	8007380 <__hi0bits+0x3c>
 8007374:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007378:	f100 0001 	add.w	r0, r0, #1
 800737c:	bf08      	it	eq
 800737e:	2020      	moveq	r0, #32
 8007380:	4770      	bx	lr

08007382 <__lo0bits>:
 8007382:	6803      	ldr	r3, [r0, #0]
 8007384:	4602      	mov	r2, r0
 8007386:	f013 0007 	ands.w	r0, r3, #7
 800738a:	d00b      	beq.n	80073a4 <__lo0bits+0x22>
 800738c:	07d9      	lsls	r1, r3, #31
 800738e:	d421      	bmi.n	80073d4 <__lo0bits+0x52>
 8007390:	0798      	lsls	r0, r3, #30
 8007392:	bf49      	itett	mi
 8007394:	085b      	lsrmi	r3, r3, #1
 8007396:	089b      	lsrpl	r3, r3, #2
 8007398:	2001      	movmi	r0, #1
 800739a:	6013      	strmi	r3, [r2, #0]
 800739c:	bf5c      	itt	pl
 800739e:	6013      	strpl	r3, [r2, #0]
 80073a0:	2002      	movpl	r0, #2
 80073a2:	4770      	bx	lr
 80073a4:	b299      	uxth	r1, r3
 80073a6:	b909      	cbnz	r1, 80073ac <__lo0bits+0x2a>
 80073a8:	0c1b      	lsrs	r3, r3, #16
 80073aa:	2010      	movs	r0, #16
 80073ac:	b2d9      	uxtb	r1, r3
 80073ae:	b909      	cbnz	r1, 80073b4 <__lo0bits+0x32>
 80073b0:	3008      	adds	r0, #8
 80073b2:	0a1b      	lsrs	r3, r3, #8
 80073b4:	0719      	lsls	r1, r3, #28
 80073b6:	bf04      	itt	eq
 80073b8:	091b      	lsreq	r3, r3, #4
 80073ba:	3004      	addeq	r0, #4
 80073bc:	0799      	lsls	r1, r3, #30
 80073be:	bf04      	itt	eq
 80073c0:	089b      	lsreq	r3, r3, #2
 80073c2:	3002      	addeq	r0, #2
 80073c4:	07d9      	lsls	r1, r3, #31
 80073c6:	d403      	bmi.n	80073d0 <__lo0bits+0x4e>
 80073c8:	085b      	lsrs	r3, r3, #1
 80073ca:	f100 0001 	add.w	r0, r0, #1
 80073ce:	d003      	beq.n	80073d8 <__lo0bits+0x56>
 80073d0:	6013      	str	r3, [r2, #0]
 80073d2:	4770      	bx	lr
 80073d4:	2000      	movs	r0, #0
 80073d6:	4770      	bx	lr
 80073d8:	2020      	movs	r0, #32
 80073da:	4770      	bx	lr

080073dc <__i2b>:
 80073dc:	b510      	push	{r4, lr}
 80073de:	460c      	mov	r4, r1
 80073e0:	2101      	movs	r1, #1
 80073e2:	f7ff febd 	bl	8007160 <_Balloc>
 80073e6:	4602      	mov	r2, r0
 80073e8:	b928      	cbnz	r0, 80073f6 <__i2b+0x1a>
 80073ea:	4b05      	ldr	r3, [pc, #20]	@ (8007400 <__i2b+0x24>)
 80073ec:	4805      	ldr	r0, [pc, #20]	@ (8007404 <__i2b+0x28>)
 80073ee:	f240 1145 	movw	r1, #325	@ 0x145
 80073f2:	f001 fc41 	bl	8008c78 <__assert_func>
 80073f6:	2301      	movs	r3, #1
 80073f8:	6144      	str	r4, [r0, #20]
 80073fa:	6103      	str	r3, [r0, #16]
 80073fc:	bd10      	pop	{r4, pc}
 80073fe:	bf00      	nop
 8007400:	08009c0d 	.word	0x08009c0d
 8007404:	08009c1e 	.word	0x08009c1e

08007408 <__multiply>:
 8007408:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800740c:	4614      	mov	r4, r2
 800740e:	690a      	ldr	r2, [r1, #16]
 8007410:	6923      	ldr	r3, [r4, #16]
 8007412:	429a      	cmp	r2, r3
 8007414:	bfa8      	it	ge
 8007416:	4623      	movge	r3, r4
 8007418:	460f      	mov	r7, r1
 800741a:	bfa4      	itt	ge
 800741c:	460c      	movge	r4, r1
 800741e:	461f      	movge	r7, r3
 8007420:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8007424:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8007428:	68a3      	ldr	r3, [r4, #8]
 800742a:	6861      	ldr	r1, [r4, #4]
 800742c:	eb0a 0609 	add.w	r6, sl, r9
 8007430:	42b3      	cmp	r3, r6
 8007432:	b085      	sub	sp, #20
 8007434:	bfb8      	it	lt
 8007436:	3101      	addlt	r1, #1
 8007438:	f7ff fe92 	bl	8007160 <_Balloc>
 800743c:	b930      	cbnz	r0, 800744c <__multiply+0x44>
 800743e:	4602      	mov	r2, r0
 8007440:	4b44      	ldr	r3, [pc, #272]	@ (8007554 <__multiply+0x14c>)
 8007442:	4845      	ldr	r0, [pc, #276]	@ (8007558 <__multiply+0x150>)
 8007444:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007448:	f001 fc16 	bl	8008c78 <__assert_func>
 800744c:	f100 0514 	add.w	r5, r0, #20
 8007450:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007454:	462b      	mov	r3, r5
 8007456:	2200      	movs	r2, #0
 8007458:	4543      	cmp	r3, r8
 800745a:	d321      	bcc.n	80074a0 <__multiply+0x98>
 800745c:	f107 0114 	add.w	r1, r7, #20
 8007460:	f104 0214 	add.w	r2, r4, #20
 8007464:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8007468:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800746c:	9302      	str	r3, [sp, #8]
 800746e:	1b13      	subs	r3, r2, r4
 8007470:	3b15      	subs	r3, #21
 8007472:	f023 0303 	bic.w	r3, r3, #3
 8007476:	3304      	adds	r3, #4
 8007478:	f104 0715 	add.w	r7, r4, #21
 800747c:	42ba      	cmp	r2, r7
 800747e:	bf38      	it	cc
 8007480:	2304      	movcc	r3, #4
 8007482:	9301      	str	r3, [sp, #4]
 8007484:	9b02      	ldr	r3, [sp, #8]
 8007486:	9103      	str	r1, [sp, #12]
 8007488:	428b      	cmp	r3, r1
 800748a:	d80c      	bhi.n	80074a6 <__multiply+0x9e>
 800748c:	2e00      	cmp	r6, #0
 800748e:	dd03      	ble.n	8007498 <__multiply+0x90>
 8007490:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007494:	2b00      	cmp	r3, #0
 8007496:	d05b      	beq.n	8007550 <__multiply+0x148>
 8007498:	6106      	str	r6, [r0, #16]
 800749a:	b005      	add	sp, #20
 800749c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a0:	f843 2b04 	str.w	r2, [r3], #4
 80074a4:	e7d8      	b.n	8007458 <__multiply+0x50>
 80074a6:	f8b1 a000 	ldrh.w	sl, [r1]
 80074aa:	f1ba 0f00 	cmp.w	sl, #0
 80074ae:	d024      	beq.n	80074fa <__multiply+0xf2>
 80074b0:	f104 0e14 	add.w	lr, r4, #20
 80074b4:	46a9      	mov	r9, r5
 80074b6:	f04f 0c00 	mov.w	ip, #0
 80074ba:	f85e 7b04 	ldr.w	r7, [lr], #4
 80074be:	f8d9 3000 	ldr.w	r3, [r9]
 80074c2:	fa1f fb87 	uxth.w	fp, r7
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	fb0a 330b 	mla	r3, sl, fp, r3
 80074cc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80074d0:	f8d9 7000 	ldr.w	r7, [r9]
 80074d4:	4463      	add	r3, ip
 80074d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80074da:	fb0a c70b 	mla	r7, sl, fp, ip
 80074de:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80074e2:	b29b      	uxth	r3, r3
 80074e4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80074e8:	4572      	cmp	r2, lr
 80074ea:	f849 3b04 	str.w	r3, [r9], #4
 80074ee:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80074f2:	d8e2      	bhi.n	80074ba <__multiply+0xb2>
 80074f4:	9b01      	ldr	r3, [sp, #4]
 80074f6:	f845 c003 	str.w	ip, [r5, r3]
 80074fa:	9b03      	ldr	r3, [sp, #12]
 80074fc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007500:	3104      	adds	r1, #4
 8007502:	f1b9 0f00 	cmp.w	r9, #0
 8007506:	d021      	beq.n	800754c <__multiply+0x144>
 8007508:	682b      	ldr	r3, [r5, #0]
 800750a:	f104 0c14 	add.w	ip, r4, #20
 800750e:	46ae      	mov	lr, r5
 8007510:	f04f 0a00 	mov.w	sl, #0
 8007514:	f8bc b000 	ldrh.w	fp, [ip]
 8007518:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800751c:	fb09 770b 	mla	r7, r9, fp, r7
 8007520:	4457      	add	r7, sl
 8007522:	b29b      	uxth	r3, r3
 8007524:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8007528:	f84e 3b04 	str.w	r3, [lr], #4
 800752c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007530:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007534:	f8be 3000 	ldrh.w	r3, [lr]
 8007538:	fb09 330a 	mla	r3, r9, sl, r3
 800753c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007540:	4562      	cmp	r2, ip
 8007542:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007546:	d8e5      	bhi.n	8007514 <__multiply+0x10c>
 8007548:	9f01      	ldr	r7, [sp, #4]
 800754a:	51eb      	str	r3, [r5, r7]
 800754c:	3504      	adds	r5, #4
 800754e:	e799      	b.n	8007484 <__multiply+0x7c>
 8007550:	3e01      	subs	r6, #1
 8007552:	e79b      	b.n	800748c <__multiply+0x84>
 8007554:	08009c0d 	.word	0x08009c0d
 8007558:	08009c1e 	.word	0x08009c1e

0800755c <__pow5mult>:
 800755c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007560:	4615      	mov	r5, r2
 8007562:	f012 0203 	ands.w	r2, r2, #3
 8007566:	4607      	mov	r7, r0
 8007568:	460e      	mov	r6, r1
 800756a:	d007      	beq.n	800757c <__pow5mult+0x20>
 800756c:	4c25      	ldr	r4, [pc, #148]	@ (8007604 <__pow5mult+0xa8>)
 800756e:	3a01      	subs	r2, #1
 8007570:	2300      	movs	r3, #0
 8007572:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007576:	f7ff fe55 	bl	8007224 <__multadd>
 800757a:	4606      	mov	r6, r0
 800757c:	10ad      	asrs	r5, r5, #2
 800757e:	d03d      	beq.n	80075fc <__pow5mult+0xa0>
 8007580:	69fc      	ldr	r4, [r7, #28]
 8007582:	b97c      	cbnz	r4, 80075a4 <__pow5mult+0x48>
 8007584:	2010      	movs	r0, #16
 8007586:	f7ff fd35 	bl	8006ff4 <malloc>
 800758a:	4602      	mov	r2, r0
 800758c:	61f8      	str	r0, [r7, #28]
 800758e:	b928      	cbnz	r0, 800759c <__pow5mult+0x40>
 8007590:	4b1d      	ldr	r3, [pc, #116]	@ (8007608 <__pow5mult+0xac>)
 8007592:	481e      	ldr	r0, [pc, #120]	@ (800760c <__pow5mult+0xb0>)
 8007594:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007598:	f001 fb6e 	bl	8008c78 <__assert_func>
 800759c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80075a0:	6004      	str	r4, [r0, #0]
 80075a2:	60c4      	str	r4, [r0, #12]
 80075a4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80075a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80075ac:	b94c      	cbnz	r4, 80075c2 <__pow5mult+0x66>
 80075ae:	f240 2171 	movw	r1, #625	@ 0x271
 80075b2:	4638      	mov	r0, r7
 80075b4:	f7ff ff12 	bl	80073dc <__i2b>
 80075b8:	2300      	movs	r3, #0
 80075ba:	f8c8 0008 	str.w	r0, [r8, #8]
 80075be:	4604      	mov	r4, r0
 80075c0:	6003      	str	r3, [r0, #0]
 80075c2:	f04f 0900 	mov.w	r9, #0
 80075c6:	07eb      	lsls	r3, r5, #31
 80075c8:	d50a      	bpl.n	80075e0 <__pow5mult+0x84>
 80075ca:	4631      	mov	r1, r6
 80075cc:	4622      	mov	r2, r4
 80075ce:	4638      	mov	r0, r7
 80075d0:	f7ff ff1a 	bl	8007408 <__multiply>
 80075d4:	4631      	mov	r1, r6
 80075d6:	4680      	mov	r8, r0
 80075d8:	4638      	mov	r0, r7
 80075da:	f7ff fe01 	bl	80071e0 <_Bfree>
 80075de:	4646      	mov	r6, r8
 80075e0:	106d      	asrs	r5, r5, #1
 80075e2:	d00b      	beq.n	80075fc <__pow5mult+0xa0>
 80075e4:	6820      	ldr	r0, [r4, #0]
 80075e6:	b938      	cbnz	r0, 80075f8 <__pow5mult+0x9c>
 80075e8:	4622      	mov	r2, r4
 80075ea:	4621      	mov	r1, r4
 80075ec:	4638      	mov	r0, r7
 80075ee:	f7ff ff0b 	bl	8007408 <__multiply>
 80075f2:	6020      	str	r0, [r4, #0]
 80075f4:	f8c0 9000 	str.w	r9, [r0]
 80075f8:	4604      	mov	r4, r0
 80075fa:	e7e4      	b.n	80075c6 <__pow5mult+0x6a>
 80075fc:	4630      	mov	r0, r6
 80075fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007602:	bf00      	nop
 8007604:	08009c78 	.word	0x08009c78
 8007608:	08009b9e 	.word	0x08009b9e
 800760c:	08009c1e 	.word	0x08009c1e

08007610 <__lshift>:
 8007610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007614:	460c      	mov	r4, r1
 8007616:	6849      	ldr	r1, [r1, #4]
 8007618:	6923      	ldr	r3, [r4, #16]
 800761a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800761e:	68a3      	ldr	r3, [r4, #8]
 8007620:	4607      	mov	r7, r0
 8007622:	4691      	mov	r9, r2
 8007624:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007628:	f108 0601 	add.w	r6, r8, #1
 800762c:	42b3      	cmp	r3, r6
 800762e:	db0b      	blt.n	8007648 <__lshift+0x38>
 8007630:	4638      	mov	r0, r7
 8007632:	f7ff fd95 	bl	8007160 <_Balloc>
 8007636:	4605      	mov	r5, r0
 8007638:	b948      	cbnz	r0, 800764e <__lshift+0x3e>
 800763a:	4602      	mov	r2, r0
 800763c:	4b28      	ldr	r3, [pc, #160]	@ (80076e0 <__lshift+0xd0>)
 800763e:	4829      	ldr	r0, [pc, #164]	@ (80076e4 <__lshift+0xd4>)
 8007640:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007644:	f001 fb18 	bl	8008c78 <__assert_func>
 8007648:	3101      	adds	r1, #1
 800764a:	005b      	lsls	r3, r3, #1
 800764c:	e7ee      	b.n	800762c <__lshift+0x1c>
 800764e:	2300      	movs	r3, #0
 8007650:	f100 0114 	add.w	r1, r0, #20
 8007654:	f100 0210 	add.w	r2, r0, #16
 8007658:	4618      	mov	r0, r3
 800765a:	4553      	cmp	r3, sl
 800765c:	db33      	blt.n	80076c6 <__lshift+0xb6>
 800765e:	6920      	ldr	r0, [r4, #16]
 8007660:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007664:	f104 0314 	add.w	r3, r4, #20
 8007668:	f019 091f 	ands.w	r9, r9, #31
 800766c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007670:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007674:	d02b      	beq.n	80076ce <__lshift+0xbe>
 8007676:	f1c9 0e20 	rsb	lr, r9, #32
 800767a:	468a      	mov	sl, r1
 800767c:	2200      	movs	r2, #0
 800767e:	6818      	ldr	r0, [r3, #0]
 8007680:	fa00 f009 	lsl.w	r0, r0, r9
 8007684:	4310      	orrs	r0, r2
 8007686:	f84a 0b04 	str.w	r0, [sl], #4
 800768a:	f853 2b04 	ldr.w	r2, [r3], #4
 800768e:	459c      	cmp	ip, r3
 8007690:	fa22 f20e 	lsr.w	r2, r2, lr
 8007694:	d8f3      	bhi.n	800767e <__lshift+0x6e>
 8007696:	ebac 0304 	sub.w	r3, ip, r4
 800769a:	3b15      	subs	r3, #21
 800769c:	f023 0303 	bic.w	r3, r3, #3
 80076a0:	3304      	adds	r3, #4
 80076a2:	f104 0015 	add.w	r0, r4, #21
 80076a6:	4584      	cmp	ip, r0
 80076a8:	bf38      	it	cc
 80076aa:	2304      	movcc	r3, #4
 80076ac:	50ca      	str	r2, [r1, r3]
 80076ae:	b10a      	cbz	r2, 80076b4 <__lshift+0xa4>
 80076b0:	f108 0602 	add.w	r6, r8, #2
 80076b4:	3e01      	subs	r6, #1
 80076b6:	4638      	mov	r0, r7
 80076b8:	612e      	str	r6, [r5, #16]
 80076ba:	4621      	mov	r1, r4
 80076bc:	f7ff fd90 	bl	80071e0 <_Bfree>
 80076c0:	4628      	mov	r0, r5
 80076c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076c6:	f842 0f04 	str.w	r0, [r2, #4]!
 80076ca:	3301      	adds	r3, #1
 80076cc:	e7c5      	b.n	800765a <__lshift+0x4a>
 80076ce:	3904      	subs	r1, #4
 80076d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80076d4:	f841 2f04 	str.w	r2, [r1, #4]!
 80076d8:	459c      	cmp	ip, r3
 80076da:	d8f9      	bhi.n	80076d0 <__lshift+0xc0>
 80076dc:	e7ea      	b.n	80076b4 <__lshift+0xa4>
 80076de:	bf00      	nop
 80076e0:	08009c0d 	.word	0x08009c0d
 80076e4:	08009c1e 	.word	0x08009c1e

080076e8 <__mcmp>:
 80076e8:	690a      	ldr	r2, [r1, #16]
 80076ea:	4603      	mov	r3, r0
 80076ec:	6900      	ldr	r0, [r0, #16]
 80076ee:	1a80      	subs	r0, r0, r2
 80076f0:	b530      	push	{r4, r5, lr}
 80076f2:	d10e      	bne.n	8007712 <__mcmp+0x2a>
 80076f4:	3314      	adds	r3, #20
 80076f6:	3114      	adds	r1, #20
 80076f8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80076fc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007700:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007704:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007708:	4295      	cmp	r5, r2
 800770a:	d003      	beq.n	8007714 <__mcmp+0x2c>
 800770c:	d205      	bcs.n	800771a <__mcmp+0x32>
 800770e:	f04f 30ff 	mov.w	r0, #4294967295
 8007712:	bd30      	pop	{r4, r5, pc}
 8007714:	42a3      	cmp	r3, r4
 8007716:	d3f3      	bcc.n	8007700 <__mcmp+0x18>
 8007718:	e7fb      	b.n	8007712 <__mcmp+0x2a>
 800771a:	2001      	movs	r0, #1
 800771c:	e7f9      	b.n	8007712 <__mcmp+0x2a>
	...

08007720 <__mdiff>:
 8007720:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007724:	4689      	mov	r9, r1
 8007726:	4606      	mov	r6, r0
 8007728:	4611      	mov	r1, r2
 800772a:	4648      	mov	r0, r9
 800772c:	4614      	mov	r4, r2
 800772e:	f7ff ffdb 	bl	80076e8 <__mcmp>
 8007732:	1e05      	subs	r5, r0, #0
 8007734:	d112      	bne.n	800775c <__mdiff+0x3c>
 8007736:	4629      	mov	r1, r5
 8007738:	4630      	mov	r0, r6
 800773a:	f7ff fd11 	bl	8007160 <_Balloc>
 800773e:	4602      	mov	r2, r0
 8007740:	b928      	cbnz	r0, 800774e <__mdiff+0x2e>
 8007742:	4b3f      	ldr	r3, [pc, #252]	@ (8007840 <__mdiff+0x120>)
 8007744:	f240 2137 	movw	r1, #567	@ 0x237
 8007748:	483e      	ldr	r0, [pc, #248]	@ (8007844 <__mdiff+0x124>)
 800774a:	f001 fa95 	bl	8008c78 <__assert_func>
 800774e:	2301      	movs	r3, #1
 8007750:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007754:	4610      	mov	r0, r2
 8007756:	b003      	add	sp, #12
 8007758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800775c:	bfbc      	itt	lt
 800775e:	464b      	movlt	r3, r9
 8007760:	46a1      	movlt	r9, r4
 8007762:	4630      	mov	r0, r6
 8007764:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007768:	bfba      	itte	lt
 800776a:	461c      	movlt	r4, r3
 800776c:	2501      	movlt	r5, #1
 800776e:	2500      	movge	r5, #0
 8007770:	f7ff fcf6 	bl	8007160 <_Balloc>
 8007774:	4602      	mov	r2, r0
 8007776:	b918      	cbnz	r0, 8007780 <__mdiff+0x60>
 8007778:	4b31      	ldr	r3, [pc, #196]	@ (8007840 <__mdiff+0x120>)
 800777a:	f240 2145 	movw	r1, #581	@ 0x245
 800777e:	e7e3      	b.n	8007748 <__mdiff+0x28>
 8007780:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007784:	6926      	ldr	r6, [r4, #16]
 8007786:	60c5      	str	r5, [r0, #12]
 8007788:	f109 0310 	add.w	r3, r9, #16
 800778c:	f109 0514 	add.w	r5, r9, #20
 8007790:	f104 0e14 	add.w	lr, r4, #20
 8007794:	f100 0b14 	add.w	fp, r0, #20
 8007798:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800779c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80077a0:	9301      	str	r3, [sp, #4]
 80077a2:	46d9      	mov	r9, fp
 80077a4:	f04f 0c00 	mov.w	ip, #0
 80077a8:	9b01      	ldr	r3, [sp, #4]
 80077aa:	f85e 0b04 	ldr.w	r0, [lr], #4
 80077ae:	f853 af04 	ldr.w	sl, [r3, #4]!
 80077b2:	9301      	str	r3, [sp, #4]
 80077b4:	fa1f f38a 	uxth.w	r3, sl
 80077b8:	4619      	mov	r1, r3
 80077ba:	b283      	uxth	r3, r0
 80077bc:	1acb      	subs	r3, r1, r3
 80077be:	0c00      	lsrs	r0, r0, #16
 80077c0:	4463      	add	r3, ip
 80077c2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80077c6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80077ca:	b29b      	uxth	r3, r3
 80077cc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80077d0:	4576      	cmp	r6, lr
 80077d2:	f849 3b04 	str.w	r3, [r9], #4
 80077d6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80077da:	d8e5      	bhi.n	80077a8 <__mdiff+0x88>
 80077dc:	1b33      	subs	r3, r6, r4
 80077de:	3b15      	subs	r3, #21
 80077e0:	f023 0303 	bic.w	r3, r3, #3
 80077e4:	3415      	adds	r4, #21
 80077e6:	3304      	adds	r3, #4
 80077e8:	42a6      	cmp	r6, r4
 80077ea:	bf38      	it	cc
 80077ec:	2304      	movcc	r3, #4
 80077ee:	441d      	add	r5, r3
 80077f0:	445b      	add	r3, fp
 80077f2:	461e      	mov	r6, r3
 80077f4:	462c      	mov	r4, r5
 80077f6:	4544      	cmp	r4, r8
 80077f8:	d30e      	bcc.n	8007818 <__mdiff+0xf8>
 80077fa:	f108 0103 	add.w	r1, r8, #3
 80077fe:	1b49      	subs	r1, r1, r5
 8007800:	f021 0103 	bic.w	r1, r1, #3
 8007804:	3d03      	subs	r5, #3
 8007806:	45a8      	cmp	r8, r5
 8007808:	bf38      	it	cc
 800780a:	2100      	movcc	r1, #0
 800780c:	440b      	add	r3, r1
 800780e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007812:	b191      	cbz	r1, 800783a <__mdiff+0x11a>
 8007814:	6117      	str	r7, [r2, #16]
 8007816:	e79d      	b.n	8007754 <__mdiff+0x34>
 8007818:	f854 1b04 	ldr.w	r1, [r4], #4
 800781c:	46e6      	mov	lr, ip
 800781e:	0c08      	lsrs	r0, r1, #16
 8007820:	fa1c fc81 	uxtah	ip, ip, r1
 8007824:	4471      	add	r1, lr
 8007826:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800782a:	b289      	uxth	r1, r1
 800782c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007830:	f846 1b04 	str.w	r1, [r6], #4
 8007834:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007838:	e7dd      	b.n	80077f6 <__mdiff+0xd6>
 800783a:	3f01      	subs	r7, #1
 800783c:	e7e7      	b.n	800780e <__mdiff+0xee>
 800783e:	bf00      	nop
 8007840:	08009c0d 	.word	0x08009c0d
 8007844:	08009c1e 	.word	0x08009c1e

08007848 <__ulp>:
 8007848:	b082      	sub	sp, #8
 800784a:	ed8d 0b00 	vstr	d0, [sp]
 800784e:	9a01      	ldr	r2, [sp, #4]
 8007850:	4b0f      	ldr	r3, [pc, #60]	@ (8007890 <__ulp+0x48>)
 8007852:	4013      	ands	r3, r2
 8007854:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8007858:	2b00      	cmp	r3, #0
 800785a:	dc08      	bgt.n	800786e <__ulp+0x26>
 800785c:	425b      	negs	r3, r3
 800785e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8007862:	ea4f 5223 	mov.w	r2, r3, asr #20
 8007866:	da04      	bge.n	8007872 <__ulp+0x2a>
 8007868:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800786c:	4113      	asrs	r3, r2
 800786e:	2200      	movs	r2, #0
 8007870:	e008      	b.n	8007884 <__ulp+0x3c>
 8007872:	f1a2 0314 	sub.w	r3, r2, #20
 8007876:	2b1e      	cmp	r3, #30
 8007878:	bfda      	itte	le
 800787a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800787e:	40da      	lsrle	r2, r3
 8007880:	2201      	movgt	r2, #1
 8007882:	2300      	movs	r3, #0
 8007884:	4619      	mov	r1, r3
 8007886:	4610      	mov	r0, r2
 8007888:	ec41 0b10 	vmov	d0, r0, r1
 800788c:	b002      	add	sp, #8
 800788e:	4770      	bx	lr
 8007890:	7ff00000 	.word	0x7ff00000

08007894 <__b2d>:
 8007894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007898:	6906      	ldr	r6, [r0, #16]
 800789a:	f100 0814 	add.w	r8, r0, #20
 800789e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80078a2:	1f37      	subs	r7, r6, #4
 80078a4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80078a8:	4610      	mov	r0, r2
 80078aa:	f7ff fd4b 	bl	8007344 <__hi0bits>
 80078ae:	f1c0 0320 	rsb	r3, r0, #32
 80078b2:	280a      	cmp	r0, #10
 80078b4:	600b      	str	r3, [r1, #0]
 80078b6:	491b      	ldr	r1, [pc, #108]	@ (8007924 <__b2d+0x90>)
 80078b8:	dc15      	bgt.n	80078e6 <__b2d+0x52>
 80078ba:	f1c0 0c0b 	rsb	ip, r0, #11
 80078be:	fa22 f30c 	lsr.w	r3, r2, ip
 80078c2:	45b8      	cmp	r8, r7
 80078c4:	ea43 0501 	orr.w	r5, r3, r1
 80078c8:	bf34      	ite	cc
 80078ca:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80078ce:	2300      	movcs	r3, #0
 80078d0:	3015      	adds	r0, #21
 80078d2:	fa02 f000 	lsl.w	r0, r2, r0
 80078d6:	fa23 f30c 	lsr.w	r3, r3, ip
 80078da:	4303      	orrs	r3, r0
 80078dc:	461c      	mov	r4, r3
 80078de:	ec45 4b10 	vmov	d0, r4, r5
 80078e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078e6:	45b8      	cmp	r8, r7
 80078e8:	bf3a      	itte	cc
 80078ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80078ee:	f1a6 0708 	subcc.w	r7, r6, #8
 80078f2:	2300      	movcs	r3, #0
 80078f4:	380b      	subs	r0, #11
 80078f6:	d012      	beq.n	800791e <__b2d+0x8a>
 80078f8:	f1c0 0120 	rsb	r1, r0, #32
 80078fc:	fa23 f401 	lsr.w	r4, r3, r1
 8007900:	4082      	lsls	r2, r0
 8007902:	4322      	orrs	r2, r4
 8007904:	4547      	cmp	r7, r8
 8007906:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800790a:	bf8c      	ite	hi
 800790c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8007910:	2200      	movls	r2, #0
 8007912:	4083      	lsls	r3, r0
 8007914:	40ca      	lsrs	r2, r1
 8007916:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800791a:	4313      	orrs	r3, r2
 800791c:	e7de      	b.n	80078dc <__b2d+0x48>
 800791e:	ea42 0501 	orr.w	r5, r2, r1
 8007922:	e7db      	b.n	80078dc <__b2d+0x48>
 8007924:	3ff00000 	.word	0x3ff00000

08007928 <__d2b>:
 8007928:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800792c:	460f      	mov	r7, r1
 800792e:	2101      	movs	r1, #1
 8007930:	ec59 8b10 	vmov	r8, r9, d0
 8007934:	4616      	mov	r6, r2
 8007936:	f7ff fc13 	bl	8007160 <_Balloc>
 800793a:	4604      	mov	r4, r0
 800793c:	b930      	cbnz	r0, 800794c <__d2b+0x24>
 800793e:	4602      	mov	r2, r0
 8007940:	4b23      	ldr	r3, [pc, #140]	@ (80079d0 <__d2b+0xa8>)
 8007942:	4824      	ldr	r0, [pc, #144]	@ (80079d4 <__d2b+0xac>)
 8007944:	f240 310f 	movw	r1, #783	@ 0x30f
 8007948:	f001 f996 	bl	8008c78 <__assert_func>
 800794c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007950:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007954:	b10d      	cbz	r5, 800795a <__d2b+0x32>
 8007956:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800795a:	9301      	str	r3, [sp, #4]
 800795c:	f1b8 0300 	subs.w	r3, r8, #0
 8007960:	d023      	beq.n	80079aa <__d2b+0x82>
 8007962:	4668      	mov	r0, sp
 8007964:	9300      	str	r3, [sp, #0]
 8007966:	f7ff fd0c 	bl	8007382 <__lo0bits>
 800796a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800796e:	b1d0      	cbz	r0, 80079a6 <__d2b+0x7e>
 8007970:	f1c0 0320 	rsb	r3, r0, #32
 8007974:	fa02 f303 	lsl.w	r3, r2, r3
 8007978:	430b      	orrs	r3, r1
 800797a:	40c2      	lsrs	r2, r0
 800797c:	6163      	str	r3, [r4, #20]
 800797e:	9201      	str	r2, [sp, #4]
 8007980:	9b01      	ldr	r3, [sp, #4]
 8007982:	61a3      	str	r3, [r4, #24]
 8007984:	2b00      	cmp	r3, #0
 8007986:	bf0c      	ite	eq
 8007988:	2201      	moveq	r2, #1
 800798a:	2202      	movne	r2, #2
 800798c:	6122      	str	r2, [r4, #16]
 800798e:	b1a5      	cbz	r5, 80079ba <__d2b+0x92>
 8007990:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007994:	4405      	add	r5, r0
 8007996:	603d      	str	r5, [r7, #0]
 8007998:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800799c:	6030      	str	r0, [r6, #0]
 800799e:	4620      	mov	r0, r4
 80079a0:	b003      	add	sp, #12
 80079a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80079a6:	6161      	str	r1, [r4, #20]
 80079a8:	e7ea      	b.n	8007980 <__d2b+0x58>
 80079aa:	a801      	add	r0, sp, #4
 80079ac:	f7ff fce9 	bl	8007382 <__lo0bits>
 80079b0:	9b01      	ldr	r3, [sp, #4]
 80079b2:	6163      	str	r3, [r4, #20]
 80079b4:	3020      	adds	r0, #32
 80079b6:	2201      	movs	r2, #1
 80079b8:	e7e8      	b.n	800798c <__d2b+0x64>
 80079ba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80079be:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80079c2:	6038      	str	r0, [r7, #0]
 80079c4:	6918      	ldr	r0, [r3, #16]
 80079c6:	f7ff fcbd 	bl	8007344 <__hi0bits>
 80079ca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80079ce:	e7e5      	b.n	800799c <__d2b+0x74>
 80079d0:	08009c0d 	.word	0x08009c0d
 80079d4:	08009c1e 	.word	0x08009c1e

080079d8 <__ratio>:
 80079d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80079dc:	b085      	sub	sp, #20
 80079de:	e9cd 1000 	strd	r1, r0, [sp]
 80079e2:	a902      	add	r1, sp, #8
 80079e4:	f7ff ff56 	bl	8007894 <__b2d>
 80079e8:	9800      	ldr	r0, [sp, #0]
 80079ea:	a903      	add	r1, sp, #12
 80079ec:	ec55 4b10 	vmov	r4, r5, d0
 80079f0:	f7ff ff50 	bl	8007894 <__b2d>
 80079f4:	9b01      	ldr	r3, [sp, #4]
 80079f6:	6919      	ldr	r1, [r3, #16]
 80079f8:	9b00      	ldr	r3, [sp, #0]
 80079fa:	691b      	ldr	r3, [r3, #16]
 80079fc:	1ac9      	subs	r1, r1, r3
 80079fe:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007a02:	1a9b      	subs	r3, r3, r2
 8007a04:	ec5b ab10 	vmov	sl, fp, d0
 8007a08:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	bfce      	itee	gt
 8007a10:	462a      	movgt	r2, r5
 8007a12:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007a16:	465a      	movle	r2, fp
 8007a18:	462f      	mov	r7, r5
 8007a1a:	46d9      	mov	r9, fp
 8007a1c:	bfcc      	ite	gt
 8007a1e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8007a22:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007a26:	464b      	mov	r3, r9
 8007a28:	4652      	mov	r2, sl
 8007a2a:	4620      	mov	r0, r4
 8007a2c:	4639      	mov	r1, r7
 8007a2e:	f7f8 ff0d 	bl	800084c <__aeabi_ddiv>
 8007a32:	ec41 0b10 	vmov	d0, r0, r1
 8007a36:	b005      	add	sp, #20
 8007a38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007a3c <__copybits>:
 8007a3c:	3901      	subs	r1, #1
 8007a3e:	b570      	push	{r4, r5, r6, lr}
 8007a40:	1149      	asrs	r1, r1, #5
 8007a42:	6914      	ldr	r4, [r2, #16]
 8007a44:	3101      	adds	r1, #1
 8007a46:	f102 0314 	add.w	r3, r2, #20
 8007a4a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007a4e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007a52:	1f05      	subs	r5, r0, #4
 8007a54:	42a3      	cmp	r3, r4
 8007a56:	d30c      	bcc.n	8007a72 <__copybits+0x36>
 8007a58:	1aa3      	subs	r3, r4, r2
 8007a5a:	3b11      	subs	r3, #17
 8007a5c:	f023 0303 	bic.w	r3, r3, #3
 8007a60:	3211      	adds	r2, #17
 8007a62:	42a2      	cmp	r2, r4
 8007a64:	bf88      	it	hi
 8007a66:	2300      	movhi	r3, #0
 8007a68:	4418      	add	r0, r3
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	4288      	cmp	r0, r1
 8007a6e:	d305      	bcc.n	8007a7c <__copybits+0x40>
 8007a70:	bd70      	pop	{r4, r5, r6, pc}
 8007a72:	f853 6b04 	ldr.w	r6, [r3], #4
 8007a76:	f845 6f04 	str.w	r6, [r5, #4]!
 8007a7a:	e7eb      	b.n	8007a54 <__copybits+0x18>
 8007a7c:	f840 3b04 	str.w	r3, [r0], #4
 8007a80:	e7f4      	b.n	8007a6c <__copybits+0x30>

08007a82 <__any_on>:
 8007a82:	f100 0214 	add.w	r2, r0, #20
 8007a86:	6900      	ldr	r0, [r0, #16]
 8007a88:	114b      	asrs	r3, r1, #5
 8007a8a:	4298      	cmp	r0, r3
 8007a8c:	b510      	push	{r4, lr}
 8007a8e:	db11      	blt.n	8007ab4 <__any_on+0x32>
 8007a90:	dd0a      	ble.n	8007aa8 <__any_on+0x26>
 8007a92:	f011 011f 	ands.w	r1, r1, #31
 8007a96:	d007      	beq.n	8007aa8 <__any_on+0x26>
 8007a98:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007a9c:	fa24 f001 	lsr.w	r0, r4, r1
 8007aa0:	fa00 f101 	lsl.w	r1, r0, r1
 8007aa4:	428c      	cmp	r4, r1
 8007aa6:	d10b      	bne.n	8007ac0 <__any_on+0x3e>
 8007aa8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d803      	bhi.n	8007ab8 <__any_on+0x36>
 8007ab0:	2000      	movs	r0, #0
 8007ab2:	bd10      	pop	{r4, pc}
 8007ab4:	4603      	mov	r3, r0
 8007ab6:	e7f7      	b.n	8007aa8 <__any_on+0x26>
 8007ab8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007abc:	2900      	cmp	r1, #0
 8007abe:	d0f5      	beq.n	8007aac <__any_on+0x2a>
 8007ac0:	2001      	movs	r0, #1
 8007ac2:	e7f6      	b.n	8007ab2 <__any_on+0x30>

08007ac4 <sulp>:
 8007ac4:	b570      	push	{r4, r5, r6, lr}
 8007ac6:	4604      	mov	r4, r0
 8007ac8:	460d      	mov	r5, r1
 8007aca:	ec45 4b10 	vmov	d0, r4, r5
 8007ace:	4616      	mov	r6, r2
 8007ad0:	f7ff feba 	bl	8007848 <__ulp>
 8007ad4:	ec51 0b10 	vmov	r0, r1, d0
 8007ad8:	b17e      	cbz	r6, 8007afa <sulp+0x36>
 8007ada:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007ade:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	dd09      	ble.n	8007afa <sulp+0x36>
 8007ae6:	051b      	lsls	r3, r3, #20
 8007ae8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007aec:	2400      	movs	r4, #0
 8007aee:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007af2:	4622      	mov	r2, r4
 8007af4:	462b      	mov	r3, r5
 8007af6:	f7f8 fd7f 	bl	80005f8 <__aeabi_dmul>
 8007afa:	ec41 0b10 	vmov	d0, r0, r1
 8007afe:	bd70      	pop	{r4, r5, r6, pc}

08007b00 <_strtod_l>:
 8007b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b04:	b09f      	sub	sp, #124	@ 0x7c
 8007b06:	460c      	mov	r4, r1
 8007b08:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	921a      	str	r2, [sp, #104]	@ 0x68
 8007b0e:	9005      	str	r0, [sp, #20]
 8007b10:	f04f 0a00 	mov.w	sl, #0
 8007b14:	f04f 0b00 	mov.w	fp, #0
 8007b18:	460a      	mov	r2, r1
 8007b1a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007b1c:	7811      	ldrb	r1, [r2, #0]
 8007b1e:	292b      	cmp	r1, #43	@ 0x2b
 8007b20:	d04a      	beq.n	8007bb8 <_strtod_l+0xb8>
 8007b22:	d838      	bhi.n	8007b96 <_strtod_l+0x96>
 8007b24:	290d      	cmp	r1, #13
 8007b26:	d832      	bhi.n	8007b8e <_strtod_l+0x8e>
 8007b28:	2908      	cmp	r1, #8
 8007b2a:	d832      	bhi.n	8007b92 <_strtod_l+0x92>
 8007b2c:	2900      	cmp	r1, #0
 8007b2e:	d03b      	beq.n	8007ba8 <_strtod_l+0xa8>
 8007b30:	2200      	movs	r2, #0
 8007b32:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007b34:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007b36:	782a      	ldrb	r2, [r5, #0]
 8007b38:	2a30      	cmp	r2, #48	@ 0x30
 8007b3a:	f040 80b3 	bne.w	8007ca4 <_strtod_l+0x1a4>
 8007b3e:	786a      	ldrb	r2, [r5, #1]
 8007b40:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007b44:	2a58      	cmp	r2, #88	@ 0x58
 8007b46:	d16e      	bne.n	8007c26 <_strtod_l+0x126>
 8007b48:	9302      	str	r3, [sp, #8]
 8007b4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b4c:	9301      	str	r3, [sp, #4]
 8007b4e:	ab1a      	add	r3, sp, #104	@ 0x68
 8007b50:	9300      	str	r3, [sp, #0]
 8007b52:	4a8e      	ldr	r2, [pc, #568]	@ (8007d8c <_strtod_l+0x28c>)
 8007b54:	9805      	ldr	r0, [sp, #20]
 8007b56:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007b58:	a919      	add	r1, sp, #100	@ 0x64
 8007b5a:	f001 f927 	bl	8008dac <__gethex>
 8007b5e:	f010 060f 	ands.w	r6, r0, #15
 8007b62:	4604      	mov	r4, r0
 8007b64:	d005      	beq.n	8007b72 <_strtod_l+0x72>
 8007b66:	2e06      	cmp	r6, #6
 8007b68:	d128      	bne.n	8007bbc <_strtod_l+0xbc>
 8007b6a:	3501      	adds	r5, #1
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	9519      	str	r5, [sp, #100]	@ 0x64
 8007b70:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b72:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	f040 858e 	bne.w	8008696 <_strtod_l+0xb96>
 8007b7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b7c:	b1cb      	cbz	r3, 8007bb2 <_strtod_l+0xb2>
 8007b7e:	4652      	mov	r2, sl
 8007b80:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007b84:	ec43 2b10 	vmov	d0, r2, r3
 8007b88:	b01f      	add	sp, #124	@ 0x7c
 8007b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b8e:	2920      	cmp	r1, #32
 8007b90:	d1ce      	bne.n	8007b30 <_strtod_l+0x30>
 8007b92:	3201      	adds	r2, #1
 8007b94:	e7c1      	b.n	8007b1a <_strtod_l+0x1a>
 8007b96:	292d      	cmp	r1, #45	@ 0x2d
 8007b98:	d1ca      	bne.n	8007b30 <_strtod_l+0x30>
 8007b9a:	2101      	movs	r1, #1
 8007b9c:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007b9e:	1c51      	adds	r1, r2, #1
 8007ba0:	9119      	str	r1, [sp, #100]	@ 0x64
 8007ba2:	7852      	ldrb	r2, [r2, #1]
 8007ba4:	2a00      	cmp	r2, #0
 8007ba6:	d1c5      	bne.n	8007b34 <_strtod_l+0x34>
 8007ba8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007baa:	9419      	str	r4, [sp, #100]	@ 0x64
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	f040 8570 	bne.w	8008692 <_strtod_l+0xb92>
 8007bb2:	4652      	mov	r2, sl
 8007bb4:	465b      	mov	r3, fp
 8007bb6:	e7e5      	b.n	8007b84 <_strtod_l+0x84>
 8007bb8:	2100      	movs	r1, #0
 8007bba:	e7ef      	b.n	8007b9c <_strtod_l+0x9c>
 8007bbc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007bbe:	b13a      	cbz	r2, 8007bd0 <_strtod_l+0xd0>
 8007bc0:	2135      	movs	r1, #53	@ 0x35
 8007bc2:	a81c      	add	r0, sp, #112	@ 0x70
 8007bc4:	f7ff ff3a 	bl	8007a3c <__copybits>
 8007bc8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007bca:	9805      	ldr	r0, [sp, #20]
 8007bcc:	f7ff fb08 	bl	80071e0 <_Bfree>
 8007bd0:	3e01      	subs	r6, #1
 8007bd2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007bd4:	2e04      	cmp	r6, #4
 8007bd6:	d806      	bhi.n	8007be6 <_strtod_l+0xe6>
 8007bd8:	e8df f006 	tbb	[pc, r6]
 8007bdc:	201d0314 	.word	0x201d0314
 8007be0:	14          	.byte	0x14
 8007be1:	00          	.byte	0x00
 8007be2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007be6:	05e1      	lsls	r1, r4, #23
 8007be8:	bf48      	it	mi
 8007bea:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007bee:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007bf2:	0d1b      	lsrs	r3, r3, #20
 8007bf4:	051b      	lsls	r3, r3, #20
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d1bb      	bne.n	8007b72 <_strtod_l+0x72>
 8007bfa:	f7fe fb2f 	bl	800625c <__errno>
 8007bfe:	2322      	movs	r3, #34	@ 0x22
 8007c00:	6003      	str	r3, [r0, #0]
 8007c02:	e7b6      	b.n	8007b72 <_strtod_l+0x72>
 8007c04:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007c08:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007c0c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007c10:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007c14:	e7e7      	b.n	8007be6 <_strtod_l+0xe6>
 8007c16:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007d94 <_strtod_l+0x294>
 8007c1a:	e7e4      	b.n	8007be6 <_strtod_l+0xe6>
 8007c1c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007c20:	f04f 3aff 	mov.w	sl, #4294967295
 8007c24:	e7df      	b.n	8007be6 <_strtod_l+0xe6>
 8007c26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007c28:	1c5a      	adds	r2, r3, #1
 8007c2a:	9219      	str	r2, [sp, #100]	@ 0x64
 8007c2c:	785b      	ldrb	r3, [r3, #1]
 8007c2e:	2b30      	cmp	r3, #48	@ 0x30
 8007c30:	d0f9      	beq.n	8007c26 <_strtod_l+0x126>
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d09d      	beq.n	8007b72 <_strtod_l+0x72>
 8007c36:	2301      	movs	r3, #1
 8007c38:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007c3c:	930c      	str	r3, [sp, #48]	@ 0x30
 8007c3e:	2300      	movs	r3, #0
 8007c40:	9308      	str	r3, [sp, #32]
 8007c42:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c44:	461f      	mov	r7, r3
 8007c46:	220a      	movs	r2, #10
 8007c48:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007c4a:	7805      	ldrb	r5, [r0, #0]
 8007c4c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007c50:	b2d9      	uxtb	r1, r3
 8007c52:	2909      	cmp	r1, #9
 8007c54:	d928      	bls.n	8007ca8 <_strtod_l+0x1a8>
 8007c56:	494e      	ldr	r1, [pc, #312]	@ (8007d90 <_strtod_l+0x290>)
 8007c58:	2201      	movs	r2, #1
 8007c5a:	f000 ffd5 	bl	8008c08 <strncmp>
 8007c5e:	2800      	cmp	r0, #0
 8007c60:	d032      	beq.n	8007cc8 <_strtod_l+0x1c8>
 8007c62:	2000      	movs	r0, #0
 8007c64:	462a      	mov	r2, r5
 8007c66:	4681      	mov	r9, r0
 8007c68:	463d      	mov	r5, r7
 8007c6a:	4603      	mov	r3, r0
 8007c6c:	2a65      	cmp	r2, #101	@ 0x65
 8007c6e:	d001      	beq.n	8007c74 <_strtod_l+0x174>
 8007c70:	2a45      	cmp	r2, #69	@ 0x45
 8007c72:	d114      	bne.n	8007c9e <_strtod_l+0x19e>
 8007c74:	b91d      	cbnz	r5, 8007c7e <_strtod_l+0x17e>
 8007c76:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007c78:	4302      	orrs	r2, r0
 8007c7a:	d095      	beq.n	8007ba8 <_strtod_l+0xa8>
 8007c7c:	2500      	movs	r5, #0
 8007c7e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007c80:	1c62      	adds	r2, r4, #1
 8007c82:	9219      	str	r2, [sp, #100]	@ 0x64
 8007c84:	7862      	ldrb	r2, [r4, #1]
 8007c86:	2a2b      	cmp	r2, #43	@ 0x2b
 8007c88:	d077      	beq.n	8007d7a <_strtod_l+0x27a>
 8007c8a:	2a2d      	cmp	r2, #45	@ 0x2d
 8007c8c:	d07b      	beq.n	8007d86 <_strtod_l+0x286>
 8007c8e:	f04f 0c00 	mov.w	ip, #0
 8007c92:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007c96:	2909      	cmp	r1, #9
 8007c98:	f240 8082 	bls.w	8007da0 <_strtod_l+0x2a0>
 8007c9c:	9419      	str	r4, [sp, #100]	@ 0x64
 8007c9e:	f04f 0800 	mov.w	r8, #0
 8007ca2:	e0a2      	b.n	8007dea <_strtod_l+0x2ea>
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	e7c7      	b.n	8007c38 <_strtod_l+0x138>
 8007ca8:	2f08      	cmp	r7, #8
 8007caa:	bfd5      	itete	le
 8007cac:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8007cae:	9908      	ldrgt	r1, [sp, #32]
 8007cb0:	fb02 3301 	mlale	r3, r2, r1, r3
 8007cb4:	fb02 3301 	mlagt	r3, r2, r1, r3
 8007cb8:	f100 0001 	add.w	r0, r0, #1
 8007cbc:	bfd4      	ite	le
 8007cbe:	930a      	strle	r3, [sp, #40]	@ 0x28
 8007cc0:	9308      	strgt	r3, [sp, #32]
 8007cc2:	3701      	adds	r7, #1
 8007cc4:	9019      	str	r0, [sp, #100]	@ 0x64
 8007cc6:	e7bf      	b.n	8007c48 <_strtod_l+0x148>
 8007cc8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007cca:	1c5a      	adds	r2, r3, #1
 8007ccc:	9219      	str	r2, [sp, #100]	@ 0x64
 8007cce:	785a      	ldrb	r2, [r3, #1]
 8007cd0:	b37f      	cbz	r7, 8007d32 <_strtod_l+0x232>
 8007cd2:	4681      	mov	r9, r0
 8007cd4:	463d      	mov	r5, r7
 8007cd6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007cda:	2b09      	cmp	r3, #9
 8007cdc:	d912      	bls.n	8007d04 <_strtod_l+0x204>
 8007cde:	2301      	movs	r3, #1
 8007ce0:	e7c4      	b.n	8007c6c <_strtod_l+0x16c>
 8007ce2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007ce4:	1c5a      	adds	r2, r3, #1
 8007ce6:	9219      	str	r2, [sp, #100]	@ 0x64
 8007ce8:	785a      	ldrb	r2, [r3, #1]
 8007cea:	3001      	adds	r0, #1
 8007cec:	2a30      	cmp	r2, #48	@ 0x30
 8007cee:	d0f8      	beq.n	8007ce2 <_strtod_l+0x1e2>
 8007cf0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007cf4:	2b08      	cmp	r3, #8
 8007cf6:	f200 84d3 	bhi.w	80086a0 <_strtod_l+0xba0>
 8007cfa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007cfc:	930c      	str	r3, [sp, #48]	@ 0x30
 8007cfe:	4681      	mov	r9, r0
 8007d00:	2000      	movs	r0, #0
 8007d02:	4605      	mov	r5, r0
 8007d04:	3a30      	subs	r2, #48	@ 0x30
 8007d06:	f100 0301 	add.w	r3, r0, #1
 8007d0a:	d02a      	beq.n	8007d62 <_strtod_l+0x262>
 8007d0c:	4499      	add	r9, r3
 8007d0e:	eb00 0c05 	add.w	ip, r0, r5
 8007d12:	462b      	mov	r3, r5
 8007d14:	210a      	movs	r1, #10
 8007d16:	4563      	cmp	r3, ip
 8007d18:	d10d      	bne.n	8007d36 <_strtod_l+0x236>
 8007d1a:	1c69      	adds	r1, r5, #1
 8007d1c:	4401      	add	r1, r0
 8007d1e:	4428      	add	r0, r5
 8007d20:	2808      	cmp	r0, #8
 8007d22:	dc16      	bgt.n	8007d52 <_strtod_l+0x252>
 8007d24:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d26:	230a      	movs	r3, #10
 8007d28:	fb03 2300 	mla	r3, r3, r0, r2
 8007d2c:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d2e:	2300      	movs	r3, #0
 8007d30:	e018      	b.n	8007d64 <_strtod_l+0x264>
 8007d32:	4638      	mov	r0, r7
 8007d34:	e7da      	b.n	8007cec <_strtod_l+0x1ec>
 8007d36:	2b08      	cmp	r3, #8
 8007d38:	f103 0301 	add.w	r3, r3, #1
 8007d3c:	dc03      	bgt.n	8007d46 <_strtod_l+0x246>
 8007d3e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007d40:	434e      	muls	r6, r1
 8007d42:	960a      	str	r6, [sp, #40]	@ 0x28
 8007d44:	e7e7      	b.n	8007d16 <_strtod_l+0x216>
 8007d46:	2b10      	cmp	r3, #16
 8007d48:	bfde      	ittt	le
 8007d4a:	9e08      	ldrle	r6, [sp, #32]
 8007d4c:	434e      	mulle	r6, r1
 8007d4e:	9608      	strle	r6, [sp, #32]
 8007d50:	e7e1      	b.n	8007d16 <_strtod_l+0x216>
 8007d52:	280f      	cmp	r0, #15
 8007d54:	dceb      	bgt.n	8007d2e <_strtod_l+0x22e>
 8007d56:	9808      	ldr	r0, [sp, #32]
 8007d58:	230a      	movs	r3, #10
 8007d5a:	fb03 2300 	mla	r3, r3, r0, r2
 8007d5e:	9308      	str	r3, [sp, #32]
 8007d60:	e7e5      	b.n	8007d2e <_strtod_l+0x22e>
 8007d62:	4629      	mov	r1, r5
 8007d64:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007d66:	1c50      	adds	r0, r2, #1
 8007d68:	9019      	str	r0, [sp, #100]	@ 0x64
 8007d6a:	7852      	ldrb	r2, [r2, #1]
 8007d6c:	4618      	mov	r0, r3
 8007d6e:	460d      	mov	r5, r1
 8007d70:	e7b1      	b.n	8007cd6 <_strtod_l+0x1d6>
 8007d72:	f04f 0900 	mov.w	r9, #0
 8007d76:	2301      	movs	r3, #1
 8007d78:	e77d      	b.n	8007c76 <_strtod_l+0x176>
 8007d7a:	f04f 0c00 	mov.w	ip, #0
 8007d7e:	1ca2      	adds	r2, r4, #2
 8007d80:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d82:	78a2      	ldrb	r2, [r4, #2]
 8007d84:	e785      	b.n	8007c92 <_strtod_l+0x192>
 8007d86:	f04f 0c01 	mov.w	ip, #1
 8007d8a:	e7f8      	b.n	8007d7e <_strtod_l+0x27e>
 8007d8c:	08009d90 	.word	0x08009d90
 8007d90:	08009d78 	.word	0x08009d78
 8007d94:	7ff00000 	.word	0x7ff00000
 8007d98:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007d9a:	1c51      	adds	r1, r2, #1
 8007d9c:	9119      	str	r1, [sp, #100]	@ 0x64
 8007d9e:	7852      	ldrb	r2, [r2, #1]
 8007da0:	2a30      	cmp	r2, #48	@ 0x30
 8007da2:	d0f9      	beq.n	8007d98 <_strtod_l+0x298>
 8007da4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007da8:	2908      	cmp	r1, #8
 8007daa:	f63f af78 	bhi.w	8007c9e <_strtod_l+0x19e>
 8007dae:	3a30      	subs	r2, #48	@ 0x30
 8007db0:	920e      	str	r2, [sp, #56]	@ 0x38
 8007db2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007db4:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007db6:	f04f 080a 	mov.w	r8, #10
 8007dba:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007dbc:	1c56      	adds	r6, r2, #1
 8007dbe:	9619      	str	r6, [sp, #100]	@ 0x64
 8007dc0:	7852      	ldrb	r2, [r2, #1]
 8007dc2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007dc6:	f1be 0f09 	cmp.w	lr, #9
 8007dca:	d939      	bls.n	8007e40 <_strtod_l+0x340>
 8007dcc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007dce:	1a76      	subs	r6, r6, r1
 8007dd0:	2e08      	cmp	r6, #8
 8007dd2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007dd6:	dc03      	bgt.n	8007de0 <_strtod_l+0x2e0>
 8007dd8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007dda:	4588      	cmp	r8, r1
 8007ddc:	bfa8      	it	ge
 8007dde:	4688      	movge	r8, r1
 8007de0:	f1bc 0f00 	cmp.w	ip, #0
 8007de4:	d001      	beq.n	8007dea <_strtod_l+0x2ea>
 8007de6:	f1c8 0800 	rsb	r8, r8, #0
 8007dea:	2d00      	cmp	r5, #0
 8007dec:	d14e      	bne.n	8007e8c <_strtod_l+0x38c>
 8007dee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007df0:	4308      	orrs	r0, r1
 8007df2:	f47f aebe 	bne.w	8007b72 <_strtod_l+0x72>
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	f47f aed6 	bne.w	8007ba8 <_strtod_l+0xa8>
 8007dfc:	2a69      	cmp	r2, #105	@ 0x69
 8007dfe:	d028      	beq.n	8007e52 <_strtod_l+0x352>
 8007e00:	dc25      	bgt.n	8007e4e <_strtod_l+0x34e>
 8007e02:	2a49      	cmp	r2, #73	@ 0x49
 8007e04:	d025      	beq.n	8007e52 <_strtod_l+0x352>
 8007e06:	2a4e      	cmp	r2, #78	@ 0x4e
 8007e08:	f47f aece 	bne.w	8007ba8 <_strtod_l+0xa8>
 8007e0c:	499b      	ldr	r1, [pc, #620]	@ (800807c <_strtod_l+0x57c>)
 8007e0e:	a819      	add	r0, sp, #100	@ 0x64
 8007e10:	f001 f9ee 	bl	80091f0 <__match>
 8007e14:	2800      	cmp	r0, #0
 8007e16:	f43f aec7 	beq.w	8007ba8 <_strtod_l+0xa8>
 8007e1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e1c:	781b      	ldrb	r3, [r3, #0]
 8007e1e:	2b28      	cmp	r3, #40	@ 0x28
 8007e20:	d12e      	bne.n	8007e80 <_strtod_l+0x380>
 8007e22:	4997      	ldr	r1, [pc, #604]	@ (8008080 <_strtod_l+0x580>)
 8007e24:	aa1c      	add	r2, sp, #112	@ 0x70
 8007e26:	a819      	add	r0, sp, #100	@ 0x64
 8007e28:	f001 f9f6 	bl	8009218 <__hexnan>
 8007e2c:	2805      	cmp	r0, #5
 8007e2e:	d127      	bne.n	8007e80 <_strtod_l+0x380>
 8007e30:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007e32:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007e36:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007e3a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007e3e:	e698      	b.n	8007b72 <_strtod_l+0x72>
 8007e40:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8007e42:	fb08 2101 	mla	r1, r8, r1, r2
 8007e46:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007e4a:	920e      	str	r2, [sp, #56]	@ 0x38
 8007e4c:	e7b5      	b.n	8007dba <_strtod_l+0x2ba>
 8007e4e:	2a6e      	cmp	r2, #110	@ 0x6e
 8007e50:	e7da      	b.n	8007e08 <_strtod_l+0x308>
 8007e52:	498c      	ldr	r1, [pc, #560]	@ (8008084 <_strtod_l+0x584>)
 8007e54:	a819      	add	r0, sp, #100	@ 0x64
 8007e56:	f001 f9cb 	bl	80091f0 <__match>
 8007e5a:	2800      	cmp	r0, #0
 8007e5c:	f43f aea4 	beq.w	8007ba8 <_strtod_l+0xa8>
 8007e60:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e62:	4989      	ldr	r1, [pc, #548]	@ (8008088 <_strtod_l+0x588>)
 8007e64:	3b01      	subs	r3, #1
 8007e66:	a819      	add	r0, sp, #100	@ 0x64
 8007e68:	9319      	str	r3, [sp, #100]	@ 0x64
 8007e6a:	f001 f9c1 	bl	80091f0 <__match>
 8007e6e:	b910      	cbnz	r0, 8007e76 <_strtod_l+0x376>
 8007e70:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e72:	3301      	adds	r3, #1
 8007e74:	9319      	str	r3, [sp, #100]	@ 0x64
 8007e76:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8008098 <_strtod_l+0x598>
 8007e7a:	f04f 0a00 	mov.w	sl, #0
 8007e7e:	e678      	b.n	8007b72 <_strtod_l+0x72>
 8007e80:	4882      	ldr	r0, [pc, #520]	@ (800808c <_strtod_l+0x58c>)
 8007e82:	f000 fef1 	bl	8008c68 <nan>
 8007e86:	ec5b ab10 	vmov	sl, fp, d0
 8007e8a:	e672      	b.n	8007b72 <_strtod_l+0x72>
 8007e8c:	eba8 0309 	sub.w	r3, r8, r9
 8007e90:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007e92:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e94:	2f00      	cmp	r7, #0
 8007e96:	bf08      	it	eq
 8007e98:	462f      	moveq	r7, r5
 8007e9a:	2d10      	cmp	r5, #16
 8007e9c:	462c      	mov	r4, r5
 8007e9e:	bfa8      	it	ge
 8007ea0:	2410      	movge	r4, #16
 8007ea2:	f7f8 fb2f 	bl	8000504 <__aeabi_ui2d>
 8007ea6:	2d09      	cmp	r5, #9
 8007ea8:	4682      	mov	sl, r0
 8007eaa:	468b      	mov	fp, r1
 8007eac:	dc13      	bgt.n	8007ed6 <_strtod_l+0x3d6>
 8007eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	f43f ae5e 	beq.w	8007b72 <_strtod_l+0x72>
 8007eb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eb8:	dd78      	ble.n	8007fac <_strtod_l+0x4ac>
 8007eba:	2b16      	cmp	r3, #22
 8007ebc:	dc5f      	bgt.n	8007f7e <_strtod_l+0x47e>
 8007ebe:	4974      	ldr	r1, [pc, #464]	@ (8008090 <_strtod_l+0x590>)
 8007ec0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007ec4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ec8:	4652      	mov	r2, sl
 8007eca:	465b      	mov	r3, fp
 8007ecc:	f7f8 fb94 	bl	80005f8 <__aeabi_dmul>
 8007ed0:	4682      	mov	sl, r0
 8007ed2:	468b      	mov	fp, r1
 8007ed4:	e64d      	b.n	8007b72 <_strtod_l+0x72>
 8007ed6:	4b6e      	ldr	r3, [pc, #440]	@ (8008090 <_strtod_l+0x590>)
 8007ed8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007edc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007ee0:	f7f8 fb8a 	bl	80005f8 <__aeabi_dmul>
 8007ee4:	4682      	mov	sl, r0
 8007ee6:	9808      	ldr	r0, [sp, #32]
 8007ee8:	468b      	mov	fp, r1
 8007eea:	f7f8 fb0b 	bl	8000504 <__aeabi_ui2d>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	460b      	mov	r3, r1
 8007ef2:	4650      	mov	r0, sl
 8007ef4:	4659      	mov	r1, fp
 8007ef6:	f7f8 f9c9 	bl	800028c <__adddf3>
 8007efa:	2d0f      	cmp	r5, #15
 8007efc:	4682      	mov	sl, r0
 8007efe:	468b      	mov	fp, r1
 8007f00:	ddd5      	ble.n	8007eae <_strtod_l+0x3ae>
 8007f02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f04:	1b2c      	subs	r4, r5, r4
 8007f06:	441c      	add	r4, r3
 8007f08:	2c00      	cmp	r4, #0
 8007f0a:	f340 8096 	ble.w	800803a <_strtod_l+0x53a>
 8007f0e:	f014 030f 	ands.w	r3, r4, #15
 8007f12:	d00a      	beq.n	8007f2a <_strtod_l+0x42a>
 8007f14:	495e      	ldr	r1, [pc, #376]	@ (8008090 <_strtod_l+0x590>)
 8007f16:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007f1a:	4652      	mov	r2, sl
 8007f1c:	465b      	mov	r3, fp
 8007f1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f22:	f7f8 fb69 	bl	80005f8 <__aeabi_dmul>
 8007f26:	4682      	mov	sl, r0
 8007f28:	468b      	mov	fp, r1
 8007f2a:	f034 040f 	bics.w	r4, r4, #15
 8007f2e:	d073      	beq.n	8008018 <_strtod_l+0x518>
 8007f30:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007f34:	dd48      	ble.n	8007fc8 <_strtod_l+0x4c8>
 8007f36:	2400      	movs	r4, #0
 8007f38:	46a0      	mov	r8, r4
 8007f3a:	940a      	str	r4, [sp, #40]	@ 0x28
 8007f3c:	46a1      	mov	r9, r4
 8007f3e:	9a05      	ldr	r2, [sp, #20]
 8007f40:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8008098 <_strtod_l+0x598>
 8007f44:	2322      	movs	r3, #34	@ 0x22
 8007f46:	6013      	str	r3, [r2, #0]
 8007f48:	f04f 0a00 	mov.w	sl, #0
 8007f4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	f43f ae0f 	beq.w	8007b72 <_strtod_l+0x72>
 8007f54:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007f56:	9805      	ldr	r0, [sp, #20]
 8007f58:	f7ff f942 	bl	80071e0 <_Bfree>
 8007f5c:	9805      	ldr	r0, [sp, #20]
 8007f5e:	4649      	mov	r1, r9
 8007f60:	f7ff f93e 	bl	80071e0 <_Bfree>
 8007f64:	9805      	ldr	r0, [sp, #20]
 8007f66:	4641      	mov	r1, r8
 8007f68:	f7ff f93a 	bl	80071e0 <_Bfree>
 8007f6c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007f6e:	9805      	ldr	r0, [sp, #20]
 8007f70:	f7ff f936 	bl	80071e0 <_Bfree>
 8007f74:	9805      	ldr	r0, [sp, #20]
 8007f76:	4621      	mov	r1, r4
 8007f78:	f7ff f932 	bl	80071e0 <_Bfree>
 8007f7c:	e5f9      	b.n	8007b72 <_strtod_l+0x72>
 8007f7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f80:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007f84:	4293      	cmp	r3, r2
 8007f86:	dbbc      	blt.n	8007f02 <_strtod_l+0x402>
 8007f88:	4c41      	ldr	r4, [pc, #260]	@ (8008090 <_strtod_l+0x590>)
 8007f8a:	f1c5 050f 	rsb	r5, r5, #15
 8007f8e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007f92:	4652      	mov	r2, sl
 8007f94:	465b      	mov	r3, fp
 8007f96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f9a:	f7f8 fb2d 	bl	80005f8 <__aeabi_dmul>
 8007f9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fa0:	1b5d      	subs	r5, r3, r5
 8007fa2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007fa6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007faa:	e78f      	b.n	8007ecc <_strtod_l+0x3cc>
 8007fac:	3316      	adds	r3, #22
 8007fae:	dba8      	blt.n	8007f02 <_strtod_l+0x402>
 8007fb0:	4b37      	ldr	r3, [pc, #220]	@ (8008090 <_strtod_l+0x590>)
 8007fb2:	eba9 0808 	sub.w	r8, r9, r8
 8007fb6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007fba:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007fbe:	4650      	mov	r0, sl
 8007fc0:	4659      	mov	r1, fp
 8007fc2:	f7f8 fc43 	bl	800084c <__aeabi_ddiv>
 8007fc6:	e783      	b.n	8007ed0 <_strtod_l+0x3d0>
 8007fc8:	4b32      	ldr	r3, [pc, #200]	@ (8008094 <_strtod_l+0x594>)
 8007fca:	9308      	str	r3, [sp, #32]
 8007fcc:	2300      	movs	r3, #0
 8007fce:	1124      	asrs	r4, r4, #4
 8007fd0:	4650      	mov	r0, sl
 8007fd2:	4659      	mov	r1, fp
 8007fd4:	461e      	mov	r6, r3
 8007fd6:	2c01      	cmp	r4, #1
 8007fd8:	dc21      	bgt.n	800801e <_strtod_l+0x51e>
 8007fda:	b10b      	cbz	r3, 8007fe0 <_strtod_l+0x4e0>
 8007fdc:	4682      	mov	sl, r0
 8007fde:	468b      	mov	fp, r1
 8007fe0:	492c      	ldr	r1, [pc, #176]	@ (8008094 <_strtod_l+0x594>)
 8007fe2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8007fe6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007fea:	4652      	mov	r2, sl
 8007fec:	465b      	mov	r3, fp
 8007fee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ff2:	f7f8 fb01 	bl	80005f8 <__aeabi_dmul>
 8007ff6:	4b28      	ldr	r3, [pc, #160]	@ (8008098 <_strtod_l+0x598>)
 8007ff8:	460a      	mov	r2, r1
 8007ffa:	400b      	ands	r3, r1
 8007ffc:	4927      	ldr	r1, [pc, #156]	@ (800809c <_strtod_l+0x59c>)
 8007ffe:	428b      	cmp	r3, r1
 8008000:	4682      	mov	sl, r0
 8008002:	d898      	bhi.n	8007f36 <_strtod_l+0x436>
 8008004:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008008:	428b      	cmp	r3, r1
 800800a:	bf86      	itte	hi
 800800c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 80080a0 <_strtod_l+0x5a0>
 8008010:	f04f 3aff 	movhi.w	sl, #4294967295
 8008014:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008018:	2300      	movs	r3, #0
 800801a:	9308      	str	r3, [sp, #32]
 800801c:	e07a      	b.n	8008114 <_strtod_l+0x614>
 800801e:	07e2      	lsls	r2, r4, #31
 8008020:	d505      	bpl.n	800802e <_strtod_l+0x52e>
 8008022:	9b08      	ldr	r3, [sp, #32]
 8008024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008028:	f7f8 fae6 	bl	80005f8 <__aeabi_dmul>
 800802c:	2301      	movs	r3, #1
 800802e:	9a08      	ldr	r2, [sp, #32]
 8008030:	3208      	adds	r2, #8
 8008032:	3601      	adds	r6, #1
 8008034:	1064      	asrs	r4, r4, #1
 8008036:	9208      	str	r2, [sp, #32]
 8008038:	e7cd      	b.n	8007fd6 <_strtod_l+0x4d6>
 800803a:	d0ed      	beq.n	8008018 <_strtod_l+0x518>
 800803c:	4264      	negs	r4, r4
 800803e:	f014 020f 	ands.w	r2, r4, #15
 8008042:	d00a      	beq.n	800805a <_strtod_l+0x55a>
 8008044:	4b12      	ldr	r3, [pc, #72]	@ (8008090 <_strtod_l+0x590>)
 8008046:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800804a:	4650      	mov	r0, sl
 800804c:	4659      	mov	r1, fp
 800804e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008052:	f7f8 fbfb 	bl	800084c <__aeabi_ddiv>
 8008056:	4682      	mov	sl, r0
 8008058:	468b      	mov	fp, r1
 800805a:	1124      	asrs	r4, r4, #4
 800805c:	d0dc      	beq.n	8008018 <_strtod_l+0x518>
 800805e:	2c1f      	cmp	r4, #31
 8008060:	dd20      	ble.n	80080a4 <_strtod_l+0x5a4>
 8008062:	2400      	movs	r4, #0
 8008064:	46a0      	mov	r8, r4
 8008066:	940a      	str	r4, [sp, #40]	@ 0x28
 8008068:	46a1      	mov	r9, r4
 800806a:	9a05      	ldr	r2, [sp, #20]
 800806c:	2322      	movs	r3, #34	@ 0x22
 800806e:	f04f 0a00 	mov.w	sl, #0
 8008072:	f04f 0b00 	mov.w	fp, #0
 8008076:	6013      	str	r3, [r2, #0]
 8008078:	e768      	b.n	8007f4c <_strtod_l+0x44c>
 800807a:	bf00      	nop
 800807c:	08009b65 	.word	0x08009b65
 8008080:	08009d7c 	.word	0x08009d7c
 8008084:	08009b5d 	.word	0x08009b5d
 8008088:	08009b94 	.word	0x08009b94
 800808c:	08009f25 	.word	0x08009f25
 8008090:	08009cb0 	.word	0x08009cb0
 8008094:	08009c88 	.word	0x08009c88
 8008098:	7ff00000 	.word	0x7ff00000
 800809c:	7ca00000 	.word	0x7ca00000
 80080a0:	7fefffff 	.word	0x7fefffff
 80080a4:	f014 0310 	ands.w	r3, r4, #16
 80080a8:	bf18      	it	ne
 80080aa:	236a      	movne	r3, #106	@ 0x6a
 80080ac:	4ea9      	ldr	r6, [pc, #676]	@ (8008354 <_strtod_l+0x854>)
 80080ae:	9308      	str	r3, [sp, #32]
 80080b0:	4650      	mov	r0, sl
 80080b2:	4659      	mov	r1, fp
 80080b4:	2300      	movs	r3, #0
 80080b6:	07e2      	lsls	r2, r4, #31
 80080b8:	d504      	bpl.n	80080c4 <_strtod_l+0x5c4>
 80080ba:	e9d6 2300 	ldrd	r2, r3, [r6]
 80080be:	f7f8 fa9b 	bl	80005f8 <__aeabi_dmul>
 80080c2:	2301      	movs	r3, #1
 80080c4:	1064      	asrs	r4, r4, #1
 80080c6:	f106 0608 	add.w	r6, r6, #8
 80080ca:	d1f4      	bne.n	80080b6 <_strtod_l+0x5b6>
 80080cc:	b10b      	cbz	r3, 80080d2 <_strtod_l+0x5d2>
 80080ce:	4682      	mov	sl, r0
 80080d0:	468b      	mov	fp, r1
 80080d2:	9b08      	ldr	r3, [sp, #32]
 80080d4:	b1b3      	cbz	r3, 8008104 <_strtod_l+0x604>
 80080d6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80080da:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80080de:	2b00      	cmp	r3, #0
 80080e0:	4659      	mov	r1, fp
 80080e2:	dd0f      	ble.n	8008104 <_strtod_l+0x604>
 80080e4:	2b1f      	cmp	r3, #31
 80080e6:	dd55      	ble.n	8008194 <_strtod_l+0x694>
 80080e8:	2b34      	cmp	r3, #52	@ 0x34
 80080ea:	bfde      	ittt	le
 80080ec:	f04f 33ff 	movle.w	r3, #4294967295
 80080f0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80080f4:	4093      	lslle	r3, r2
 80080f6:	f04f 0a00 	mov.w	sl, #0
 80080fa:	bfcc      	ite	gt
 80080fc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008100:	ea03 0b01 	andle.w	fp, r3, r1
 8008104:	2200      	movs	r2, #0
 8008106:	2300      	movs	r3, #0
 8008108:	4650      	mov	r0, sl
 800810a:	4659      	mov	r1, fp
 800810c:	f7f8 fcdc 	bl	8000ac8 <__aeabi_dcmpeq>
 8008110:	2800      	cmp	r0, #0
 8008112:	d1a6      	bne.n	8008062 <_strtod_l+0x562>
 8008114:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008116:	9300      	str	r3, [sp, #0]
 8008118:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800811a:	9805      	ldr	r0, [sp, #20]
 800811c:	462b      	mov	r3, r5
 800811e:	463a      	mov	r2, r7
 8008120:	f7ff f8c6 	bl	80072b0 <__s2b>
 8008124:	900a      	str	r0, [sp, #40]	@ 0x28
 8008126:	2800      	cmp	r0, #0
 8008128:	f43f af05 	beq.w	8007f36 <_strtod_l+0x436>
 800812c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800812e:	2a00      	cmp	r2, #0
 8008130:	eba9 0308 	sub.w	r3, r9, r8
 8008134:	bfa8      	it	ge
 8008136:	2300      	movge	r3, #0
 8008138:	9312      	str	r3, [sp, #72]	@ 0x48
 800813a:	2400      	movs	r4, #0
 800813c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008140:	9316      	str	r3, [sp, #88]	@ 0x58
 8008142:	46a0      	mov	r8, r4
 8008144:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008146:	9805      	ldr	r0, [sp, #20]
 8008148:	6859      	ldr	r1, [r3, #4]
 800814a:	f7ff f809 	bl	8007160 <_Balloc>
 800814e:	4681      	mov	r9, r0
 8008150:	2800      	cmp	r0, #0
 8008152:	f43f aef4 	beq.w	8007f3e <_strtod_l+0x43e>
 8008156:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008158:	691a      	ldr	r2, [r3, #16]
 800815a:	3202      	adds	r2, #2
 800815c:	f103 010c 	add.w	r1, r3, #12
 8008160:	0092      	lsls	r2, r2, #2
 8008162:	300c      	adds	r0, #12
 8008164:	f000 fd72 	bl	8008c4c <memcpy>
 8008168:	ec4b ab10 	vmov	d0, sl, fp
 800816c:	9805      	ldr	r0, [sp, #20]
 800816e:	aa1c      	add	r2, sp, #112	@ 0x70
 8008170:	a91b      	add	r1, sp, #108	@ 0x6c
 8008172:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008176:	f7ff fbd7 	bl	8007928 <__d2b>
 800817a:	901a      	str	r0, [sp, #104]	@ 0x68
 800817c:	2800      	cmp	r0, #0
 800817e:	f43f aede 	beq.w	8007f3e <_strtod_l+0x43e>
 8008182:	9805      	ldr	r0, [sp, #20]
 8008184:	2101      	movs	r1, #1
 8008186:	f7ff f929 	bl	80073dc <__i2b>
 800818a:	4680      	mov	r8, r0
 800818c:	b948      	cbnz	r0, 80081a2 <_strtod_l+0x6a2>
 800818e:	f04f 0800 	mov.w	r8, #0
 8008192:	e6d4      	b.n	8007f3e <_strtod_l+0x43e>
 8008194:	f04f 32ff 	mov.w	r2, #4294967295
 8008198:	fa02 f303 	lsl.w	r3, r2, r3
 800819c:	ea03 0a0a 	and.w	sl, r3, sl
 80081a0:	e7b0      	b.n	8008104 <_strtod_l+0x604>
 80081a2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80081a4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80081a6:	2d00      	cmp	r5, #0
 80081a8:	bfab      	itete	ge
 80081aa:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80081ac:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80081ae:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80081b0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80081b2:	bfac      	ite	ge
 80081b4:	18ef      	addge	r7, r5, r3
 80081b6:	1b5e      	sublt	r6, r3, r5
 80081b8:	9b08      	ldr	r3, [sp, #32]
 80081ba:	1aed      	subs	r5, r5, r3
 80081bc:	4415      	add	r5, r2
 80081be:	4b66      	ldr	r3, [pc, #408]	@ (8008358 <_strtod_l+0x858>)
 80081c0:	3d01      	subs	r5, #1
 80081c2:	429d      	cmp	r5, r3
 80081c4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80081c8:	da50      	bge.n	800826c <_strtod_l+0x76c>
 80081ca:	1b5b      	subs	r3, r3, r5
 80081cc:	2b1f      	cmp	r3, #31
 80081ce:	eba2 0203 	sub.w	r2, r2, r3
 80081d2:	f04f 0101 	mov.w	r1, #1
 80081d6:	dc3d      	bgt.n	8008254 <_strtod_l+0x754>
 80081d8:	fa01 f303 	lsl.w	r3, r1, r3
 80081dc:	9313      	str	r3, [sp, #76]	@ 0x4c
 80081de:	2300      	movs	r3, #0
 80081e0:	9310      	str	r3, [sp, #64]	@ 0x40
 80081e2:	18bd      	adds	r5, r7, r2
 80081e4:	9b08      	ldr	r3, [sp, #32]
 80081e6:	42af      	cmp	r7, r5
 80081e8:	4416      	add	r6, r2
 80081ea:	441e      	add	r6, r3
 80081ec:	463b      	mov	r3, r7
 80081ee:	bfa8      	it	ge
 80081f0:	462b      	movge	r3, r5
 80081f2:	42b3      	cmp	r3, r6
 80081f4:	bfa8      	it	ge
 80081f6:	4633      	movge	r3, r6
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	bfc2      	ittt	gt
 80081fc:	1aed      	subgt	r5, r5, r3
 80081fe:	1af6      	subgt	r6, r6, r3
 8008200:	1aff      	subgt	r7, r7, r3
 8008202:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008204:	2b00      	cmp	r3, #0
 8008206:	dd16      	ble.n	8008236 <_strtod_l+0x736>
 8008208:	4641      	mov	r1, r8
 800820a:	9805      	ldr	r0, [sp, #20]
 800820c:	461a      	mov	r2, r3
 800820e:	f7ff f9a5 	bl	800755c <__pow5mult>
 8008212:	4680      	mov	r8, r0
 8008214:	2800      	cmp	r0, #0
 8008216:	d0ba      	beq.n	800818e <_strtod_l+0x68e>
 8008218:	4601      	mov	r1, r0
 800821a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800821c:	9805      	ldr	r0, [sp, #20]
 800821e:	f7ff f8f3 	bl	8007408 <__multiply>
 8008222:	900e      	str	r0, [sp, #56]	@ 0x38
 8008224:	2800      	cmp	r0, #0
 8008226:	f43f ae8a 	beq.w	8007f3e <_strtod_l+0x43e>
 800822a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800822c:	9805      	ldr	r0, [sp, #20]
 800822e:	f7fe ffd7 	bl	80071e0 <_Bfree>
 8008232:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008234:	931a      	str	r3, [sp, #104]	@ 0x68
 8008236:	2d00      	cmp	r5, #0
 8008238:	dc1d      	bgt.n	8008276 <_strtod_l+0x776>
 800823a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800823c:	2b00      	cmp	r3, #0
 800823e:	dd23      	ble.n	8008288 <_strtod_l+0x788>
 8008240:	4649      	mov	r1, r9
 8008242:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8008244:	9805      	ldr	r0, [sp, #20]
 8008246:	f7ff f989 	bl	800755c <__pow5mult>
 800824a:	4681      	mov	r9, r0
 800824c:	b9e0      	cbnz	r0, 8008288 <_strtod_l+0x788>
 800824e:	f04f 0900 	mov.w	r9, #0
 8008252:	e674      	b.n	8007f3e <_strtod_l+0x43e>
 8008254:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8008258:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800825c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8008260:	35e2      	adds	r5, #226	@ 0xe2
 8008262:	fa01 f305 	lsl.w	r3, r1, r5
 8008266:	9310      	str	r3, [sp, #64]	@ 0x40
 8008268:	9113      	str	r1, [sp, #76]	@ 0x4c
 800826a:	e7ba      	b.n	80081e2 <_strtod_l+0x6e2>
 800826c:	2300      	movs	r3, #0
 800826e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008270:	2301      	movs	r3, #1
 8008272:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008274:	e7b5      	b.n	80081e2 <_strtod_l+0x6e2>
 8008276:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008278:	9805      	ldr	r0, [sp, #20]
 800827a:	462a      	mov	r2, r5
 800827c:	f7ff f9c8 	bl	8007610 <__lshift>
 8008280:	901a      	str	r0, [sp, #104]	@ 0x68
 8008282:	2800      	cmp	r0, #0
 8008284:	d1d9      	bne.n	800823a <_strtod_l+0x73a>
 8008286:	e65a      	b.n	8007f3e <_strtod_l+0x43e>
 8008288:	2e00      	cmp	r6, #0
 800828a:	dd07      	ble.n	800829c <_strtod_l+0x79c>
 800828c:	4649      	mov	r1, r9
 800828e:	9805      	ldr	r0, [sp, #20]
 8008290:	4632      	mov	r2, r6
 8008292:	f7ff f9bd 	bl	8007610 <__lshift>
 8008296:	4681      	mov	r9, r0
 8008298:	2800      	cmp	r0, #0
 800829a:	d0d8      	beq.n	800824e <_strtod_l+0x74e>
 800829c:	2f00      	cmp	r7, #0
 800829e:	dd08      	ble.n	80082b2 <_strtod_l+0x7b2>
 80082a0:	4641      	mov	r1, r8
 80082a2:	9805      	ldr	r0, [sp, #20]
 80082a4:	463a      	mov	r2, r7
 80082a6:	f7ff f9b3 	bl	8007610 <__lshift>
 80082aa:	4680      	mov	r8, r0
 80082ac:	2800      	cmp	r0, #0
 80082ae:	f43f ae46 	beq.w	8007f3e <_strtod_l+0x43e>
 80082b2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082b4:	9805      	ldr	r0, [sp, #20]
 80082b6:	464a      	mov	r2, r9
 80082b8:	f7ff fa32 	bl	8007720 <__mdiff>
 80082bc:	4604      	mov	r4, r0
 80082be:	2800      	cmp	r0, #0
 80082c0:	f43f ae3d 	beq.w	8007f3e <_strtod_l+0x43e>
 80082c4:	68c3      	ldr	r3, [r0, #12]
 80082c6:	930f      	str	r3, [sp, #60]	@ 0x3c
 80082c8:	2300      	movs	r3, #0
 80082ca:	60c3      	str	r3, [r0, #12]
 80082cc:	4641      	mov	r1, r8
 80082ce:	f7ff fa0b 	bl	80076e8 <__mcmp>
 80082d2:	2800      	cmp	r0, #0
 80082d4:	da46      	bge.n	8008364 <_strtod_l+0x864>
 80082d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082d8:	ea53 030a 	orrs.w	r3, r3, sl
 80082dc:	d16c      	bne.n	80083b8 <_strtod_l+0x8b8>
 80082de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d168      	bne.n	80083b8 <_strtod_l+0x8b8>
 80082e6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80082ea:	0d1b      	lsrs	r3, r3, #20
 80082ec:	051b      	lsls	r3, r3, #20
 80082ee:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80082f2:	d961      	bls.n	80083b8 <_strtod_l+0x8b8>
 80082f4:	6963      	ldr	r3, [r4, #20]
 80082f6:	b913      	cbnz	r3, 80082fe <_strtod_l+0x7fe>
 80082f8:	6923      	ldr	r3, [r4, #16]
 80082fa:	2b01      	cmp	r3, #1
 80082fc:	dd5c      	ble.n	80083b8 <_strtod_l+0x8b8>
 80082fe:	4621      	mov	r1, r4
 8008300:	2201      	movs	r2, #1
 8008302:	9805      	ldr	r0, [sp, #20]
 8008304:	f7ff f984 	bl	8007610 <__lshift>
 8008308:	4641      	mov	r1, r8
 800830a:	4604      	mov	r4, r0
 800830c:	f7ff f9ec 	bl	80076e8 <__mcmp>
 8008310:	2800      	cmp	r0, #0
 8008312:	dd51      	ble.n	80083b8 <_strtod_l+0x8b8>
 8008314:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008318:	9a08      	ldr	r2, [sp, #32]
 800831a:	0d1b      	lsrs	r3, r3, #20
 800831c:	051b      	lsls	r3, r3, #20
 800831e:	2a00      	cmp	r2, #0
 8008320:	d06b      	beq.n	80083fa <_strtod_l+0x8fa>
 8008322:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008326:	d868      	bhi.n	80083fa <_strtod_l+0x8fa>
 8008328:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800832c:	f67f ae9d 	bls.w	800806a <_strtod_l+0x56a>
 8008330:	4b0a      	ldr	r3, [pc, #40]	@ (800835c <_strtod_l+0x85c>)
 8008332:	4650      	mov	r0, sl
 8008334:	4659      	mov	r1, fp
 8008336:	2200      	movs	r2, #0
 8008338:	f7f8 f95e 	bl	80005f8 <__aeabi_dmul>
 800833c:	4b08      	ldr	r3, [pc, #32]	@ (8008360 <_strtod_l+0x860>)
 800833e:	400b      	ands	r3, r1
 8008340:	4682      	mov	sl, r0
 8008342:	468b      	mov	fp, r1
 8008344:	2b00      	cmp	r3, #0
 8008346:	f47f ae05 	bne.w	8007f54 <_strtod_l+0x454>
 800834a:	9a05      	ldr	r2, [sp, #20]
 800834c:	2322      	movs	r3, #34	@ 0x22
 800834e:	6013      	str	r3, [r2, #0]
 8008350:	e600      	b.n	8007f54 <_strtod_l+0x454>
 8008352:	bf00      	nop
 8008354:	08009da8 	.word	0x08009da8
 8008358:	fffffc02 	.word	0xfffffc02
 800835c:	39500000 	.word	0x39500000
 8008360:	7ff00000 	.word	0x7ff00000
 8008364:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008368:	d165      	bne.n	8008436 <_strtod_l+0x936>
 800836a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800836c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008370:	b35a      	cbz	r2, 80083ca <_strtod_l+0x8ca>
 8008372:	4a9f      	ldr	r2, [pc, #636]	@ (80085f0 <_strtod_l+0xaf0>)
 8008374:	4293      	cmp	r3, r2
 8008376:	d12b      	bne.n	80083d0 <_strtod_l+0x8d0>
 8008378:	9b08      	ldr	r3, [sp, #32]
 800837a:	4651      	mov	r1, sl
 800837c:	b303      	cbz	r3, 80083c0 <_strtod_l+0x8c0>
 800837e:	4b9d      	ldr	r3, [pc, #628]	@ (80085f4 <_strtod_l+0xaf4>)
 8008380:	465a      	mov	r2, fp
 8008382:	4013      	ands	r3, r2
 8008384:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8008388:	f04f 32ff 	mov.w	r2, #4294967295
 800838c:	d81b      	bhi.n	80083c6 <_strtod_l+0x8c6>
 800838e:	0d1b      	lsrs	r3, r3, #20
 8008390:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008394:	fa02 f303 	lsl.w	r3, r2, r3
 8008398:	4299      	cmp	r1, r3
 800839a:	d119      	bne.n	80083d0 <_strtod_l+0x8d0>
 800839c:	4b96      	ldr	r3, [pc, #600]	@ (80085f8 <_strtod_l+0xaf8>)
 800839e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80083a0:	429a      	cmp	r2, r3
 80083a2:	d102      	bne.n	80083aa <_strtod_l+0x8aa>
 80083a4:	3101      	adds	r1, #1
 80083a6:	f43f adca 	beq.w	8007f3e <_strtod_l+0x43e>
 80083aa:	4b92      	ldr	r3, [pc, #584]	@ (80085f4 <_strtod_l+0xaf4>)
 80083ac:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80083ae:	401a      	ands	r2, r3
 80083b0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80083b4:	f04f 0a00 	mov.w	sl, #0
 80083b8:	9b08      	ldr	r3, [sp, #32]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d1b8      	bne.n	8008330 <_strtod_l+0x830>
 80083be:	e5c9      	b.n	8007f54 <_strtod_l+0x454>
 80083c0:	f04f 33ff 	mov.w	r3, #4294967295
 80083c4:	e7e8      	b.n	8008398 <_strtod_l+0x898>
 80083c6:	4613      	mov	r3, r2
 80083c8:	e7e6      	b.n	8008398 <_strtod_l+0x898>
 80083ca:	ea53 030a 	orrs.w	r3, r3, sl
 80083ce:	d0a1      	beq.n	8008314 <_strtod_l+0x814>
 80083d0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80083d2:	b1db      	cbz	r3, 800840c <_strtod_l+0x90c>
 80083d4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80083d6:	4213      	tst	r3, r2
 80083d8:	d0ee      	beq.n	80083b8 <_strtod_l+0x8b8>
 80083da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80083dc:	9a08      	ldr	r2, [sp, #32]
 80083de:	4650      	mov	r0, sl
 80083e0:	4659      	mov	r1, fp
 80083e2:	b1bb      	cbz	r3, 8008414 <_strtod_l+0x914>
 80083e4:	f7ff fb6e 	bl	8007ac4 <sulp>
 80083e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80083ec:	ec53 2b10 	vmov	r2, r3, d0
 80083f0:	f7f7 ff4c 	bl	800028c <__adddf3>
 80083f4:	4682      	mov	sl, r0
 80083f6:	468b      	mov	fp, r1
 80083f8:	e7de      	b.n	80083b8 <_strtod_l+0x8b8>
 80083fa:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80083fe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008402:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008406:	f04f 3aff 	mov.w	sl, #4294967295
 800840a:	e7d5      	b.n	80083b8 <_strtod_l+0x8b8>
 800840c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800840e:	ea13 0f0a 	tst.w	r3, sl
 8008412:	e7e1      	b.n	80083d8 <_strtod_l+0x8d8>
 8008414:	f7ff fb56 	bl	8007ac4 <sulp>
 8008418:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800841c:	ec53 2b10 	vmov	r2, r3, d0
 8008420:	f7f7 ff32 	bl	8000288 <__aeabi_dsub>
 8008424:	2200      	movs	r2, #0
 8008426:	2300      	movs	r3, #0
 8008428:	4682      	mov	sl, r0
 800842a:	468b      	mov	fp, r1
 800842c:	f7f8 fb4c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008430:	2800      	cmp	r0, #0
 8008432:	d0c1      	beq.n	80083b8 <_strtod_l+0x8b8>
 8008434:	e619      	b.n	800806a <_strtod_l+0x56a>
 8008436:	4641      	mov	r1, r8
 8008438:	4620      	mov	r0, r4
 800843a:	f7ff facd 	bl	80079d8 <__ratio>
 800843e:	ec57 6b10 	vmov	r6, r7, d0
 8008442:	2200      	movs	r2, #0
 8008444:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8008448:	4630      	mov	r0, r6
 800844a:	4639      	mov	r1, r7
 800844c:	f7f8 fb50 	bl	8000af0 <__aeabi_dcmple>
 8008450:	2800      	cmp	r0, #0
 8008452:	d06f      	beq.n	8008534 <_strtod_l+0xa34>
 8008454:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008456:	2b00      	cmp	r3, #0
 8008458:	d17a      	bne.n	8008550 <_strtod_l+0xa50>
 800845a:	f1ba 0f00 	cmp.w	sl, #0
 800845e:	d158      	bne.n	8008512 <_strtod_l+0xa12>
 8008460:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008462:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008466:	2b00      	cmp	r3, #0
 8008468:	d15a      	bne.n	8008520 <_strtod_l+0xa20>
 800846a:	4b64      	ldr	r3, [pc, #400]	@ (80085fc <_strtod_l+0xafc>)
 800846c:	2200      	movs	r2, #0
 800846e:	4630      	mov	r0, r6
 8008470:	4639      	mov	r1, r7
 8008472:	f7f8 fb33 	bl	8000adc <__aeabi_dcmplt>
 8008476:	2800      	cmp	r0, #0
 8008478:	d159      	bne.n	800852e <_strtod_l+0xa2e>
 800847a:	4630      	mov	r0, r6
 800847c:	4639      	mov	r1, r7
 800847e:	4b60      	ldr	r3, [pc, #384]	@ (8008600 <_strtod_l+0xb00>)
 8008480:	2200      	movs	r2, #0
 8008482:	f7f8 f8b9 	bl	80005f8 <__aeabi_dmul>
 8008486:	4606      	mov	r6, r0
 8008488:	460f      	mov	r7, r1
 800848a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800848e:	9606      	str	r6, [sp, #24]
 8008490:	9307      	str	r3, [sp, #28]
 8008492:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008496:	4d57      	ldr	r5, [pc, #348]	@ (80085f4 <_strtod_l+0xaf4>)
 8008498:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800849c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800849e:	401d      	ands	r5, r3
 80084a0:	4b58      	ldr	r3, [pc, #352]	@ (8008604 <_strtod_l+0xb04>)
 80084a2:	429d      	cmp	r5, r3
 80084a4:	f040 80b2 	bne.w	800860c <_strtod_l+0xb0c>
 80084a8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084aa:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80084ae:	ec4b ab10 	vmov	d0, sl, fp
 80084b2:	f7ff f9c9 	bl	8007848 <__ulp>
 80084b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80084ba:	ec51 0b10 	vmov	r0, r1, d0
 80084be:	f7f8 f89b 	bl	80005f8 <__aeabi_dmul>
 80084c2:	4652      	mov	r2, sl
 80084c4:	465b      	mov	r3, fp
 80084c6:	f7f7 fee1 	bl	800028c <__adddf3>
 80084ca:	460b      	mov	r3, r1
 80084cc:	4949      	ldr	r1, [pc, #292]	@ (80085f4 <_strtod_l+0xaf4>)
 80084ce:	4a4e      	ldr	r2, [pc, #312]	@ (8008608 <_strtod_l+0xb08>)
 80084d0:	4019      	ands	r1, r3
 80084d2:	4291      	cmp	r1, r2
 80084d4:	4682      	mov	sl, r0
 80084d6:	d942      	bls.n	800855e <_strtod_l+0xa5e>
 80084d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80084da:	4b47      	ldr	r3, [pc, #284]	@ (80085f8 <_strtod_l+0xaf8>)
 80084dc:	429a      	cmp	r2, r3
 80084de:	d103      	bne.n	80084e8 <_strtod_l+0x9e8>
 80084e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80084e2:	3301      	adds	r3, #1
 80084e4:	f43f ad2b 	beq.w	8007f3e <_strtod_l+0x43e>
 80084e8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80085f8 <_strtod_l+0xaf8>
 80084ec:	f04f 3aff 	mov.w	sl, #4294967295
 80084f0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80084f2:	9805      	ldr	r0, [sp, #20]
 80084f4:	f7fe fe74 	bl	80071e0 <_Bfree>
 80084f8:	9805      	ldr	r0, [sp, #20]
 80084fa:	4649      	mov	r1, r9
 80084fc:	f7fe fe70 	bl	80071e0 <_Bfree>
 8008500:	9805      	ldr	r0, [sp, #20]
 8008502:	4641      	mov	r1, r8
 8008504:	f7fe fe6c 	bl	80071e0 <_Bfree>
 8008508:	9805      	ldr	r0, [sp, #20]
 800850a:	4621      	mov	r1, r4
 800850c:	f7fe fe68 	bl	80071e0 <_Bfree>
 8008510:	e618      	b.n	8008144 <_strtod_l+0x644>
 8008512:	f1ba 0f01 	cmp.w	sl, #1
 8008516:	d103      	bne.n	8008520 <_strtod_l+0xa20>
 8008518:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800851a:	2b00      	cmp	r3, #0
 800851c:	f43f ada5 	beq.w	800806a <_strtod_l+0x56a>
 8008520:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80085d0 <_strtod_l+0xad0>
 8008524:	4f35      	ldr	r7, [pc, #212]	@ (80085fc <_strtod_l+0xafc>)
 8008526:	ed8d 7b06 	vstr	d7, [sp, #24]
 800852a:	2600      	movs	r6, #0
 800852c:	e7b1      	b.n	8008492 <_strtod_l+0x992>
 800852e:	4f34      	ldr	r7, [pc, #208]	@ (8008600 <_strtod_l+0xb00>)
 8008530:	2600      	movs	r6, #0
 8008532:	e7aa      	b.n	800848a <_strtod_l+0x98a>
 8008534:	4b32      	ldr	r3, [pc, #200]	@ (8008600 <_strtod_l+0xb00>)
 8008536:	4630      	mov	r0, r6
 8008538:	4639      	mov	r1, r7
 800853a:	2200      	movs	r2, #0
 800853c:	f7f8 f85c 	bl	80005f8 <__aeabi_dmul>
 8008540:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008542:	4606      	mov	r6, r0
 8008544:	460f      	mov	r7, r1
 8008546:	2b00      	cmp	r3, #0
 8008548:	d09f      	beq.n	800848a <_strtod_l+0x98a>
 800854a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800854e:	e7a0      	b.n	8008492 <_strtod_l+0x992>
 8008550:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80085d8 <_strtod_l+0xad8>
 8008554:	ed8d 7b06 	vstr	d7, [sp, #24]
 8008558:	ec57 6b17 	vmov	r6, r7, d7
 800855c:	e799      	b.n	8008492 <_strtod_l+0x992>
 800855e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8008562:	9b08      	ldr	r3, [sp, #32]
 8008564:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8008568:	2b00      	cmp	r3, #0
 800856a:	d1c1      	bne.n	80084f0 <_strtod_l+0x9f0>
 800856c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8008570:	0d1b      	lsrs	r3, r3, #20
 8008572:	051b      	lsls	r3, r3, #20
 8008574:	429d      	cmp	r5, r3
 8008576:	d1bb      	bne.n	80084f0 <_strtod_l+0x9f0>
 8008578:	4630      	mov	r0, r6
 800857a:	4639      	mov	r1, r7
 800857c:	f7f8 fb9c 	bl	8000cb8 <__aeabi_d2lz>
 8008580:	f7f8 f80c 	bl	800059c <__aeabi_l2d>
 8008584:	4602      	mov	r2, r0
 8008586:	460b      	mov	r3, r1
 8008588:	4630      	mov	r0, r6
 800858a:	4639      	mov	r1, r7
 800858c:	f7f7 fe7c 	bl	8000288 <__aeabi_dsub>
 8008590:	460b      	mov	r3, r1
 8008592:	4602      	mov	r2, r0
 8008594:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008598:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800859c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800859e:	ea46 060a 	orr.w	r6, r6, sl
 80085a2:	431e      	orrs	r6, r3
 80085a4:	d06f      	beq.n	8008686 <_strtod_l+0xb86>
 80085a6:	a30e      	add	r3, pc, #56	@ (adr r3, 80085e0 <_strtod_l+0xae0>)
 80085a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ac:	f7f8 fa96 	bl	8000adc <__aeabi_dcmplt>
 80085b0:	2800      	cmp	r0, #0
 80085b2:	f47f accf 	bne.w	8007f54 <_strtod_l+0x454>
 80085b6:	a30c      	add	r3, pc, #48	@ (adr r3, 80085e8 <_strtod_l+0xae8>)
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80085c0:	f7f8 faaa 	bl	8000b18 <__aeabi_dcmpgt>
 80085c4:	2800      	cmp	r0, #0
 80085c6:	d093      	beq.n	80084f0 <_strtod_l+0x9f0>
 80085c8:	e4c4      	b.n	8007f54 <_strtod_l+0x454>
 80085ca:	bf00      	nop
 80085cc:	f3af 8000 	nop.w
 80085d0:	00000000 	.word	0x00000000
 80085d4:	bff00000 	.word	0xbff00000
 80085d8:	00000000 	.word	0x00000000
 80085dc:	3ff00000 	.word	0x3ff00000
 80085e0:	94a03595 	.word	0x94a03595
 80085e4:	3fdfffff 	.word	0x3fdfffff
 80085e8:	35afe535 	.word	0x35afe535
 80085ec:	3fe00000 	.word	0x3fe00000
 80085f0:	000fffff 	.word	0x000fffff
 80085f4:	7ff00000 	.word	0x7ff00000
 80085f8:	7fefffff 	.word	0x7fefffff
 80085fc:	3ff00000 	.word	0x3ff00000
 8008600:	3fe00000 	.word	0x3fe00000
 8008604:	7fe00000 	.word	0x7fe00000
 8008608:	7c9fffff 	.word	0x7c9fffff
 800860c:	9b08      	ldr	r3, [sp, #32]
 800860e:	b323      	cbz	r3, 800865a <_strtod_l+0xb5a>
 8008610:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008614:	d821      	bhi.n	800865a <_strtod_l+0xb5a>
 8008616:	a328      	add	r3, pc, #160	@ (adr r3, 80086b8 <_strtod_l+0xbb8>)
 8008618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800861c:	4630      	mov	r0, r6
 800861e:	4639      	mov	r1, r7
 8008620:	f7f8 fa66 	bl	8000af0 <__aeabi_dcmple>
 8008624:	b1a0      	cbz	r0, 8008650 <_strtod_l+0xb50>
 8008626:	4639      	mov	r1, r7
 8008628:	4630      	mov	r0, r6
 800862a:	f7f8 fabd 	bl	8000ba8 <__aeabi_d2uiz>
 800862e:	2801      	cmp	r0, #1
 8008630:	bf38      	it	cc
 8008632:	2001      	movcc	r0, #1
 8008634:	f7f7 ff66 	bl	8000504 <__aeabi_ui2d>
 8008638:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800863a:	4606      	mov	r6, r0
 800863c:	460f      	mov	r7, r1
 800863e:	b9fb      	cbnz	r3, 8008680 <_strtod_l+0xb80>
 8008640:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008644:	9014      	str	r0, [sp, #80]	@ 0x50
 8008646:	9315      	str	r3, [sp, #84]	@ 0x54
 8008648:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800864c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8008650:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8008652:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8008656:	1b5b      	subs	r3, r3, r5
 8008658:	9311      	str	r3, [sp, #68]	@ 0x44
 800865a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800865e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8008662:	f7ff f8f1 	bl	8007848 <__ulp>
 8008666:	4650      	mov	r0, sl
 8008668:	ec53 2b10 	vmov	r2, r3, d0
 800866c:	4659      	mov	r1, fp
 800866e:	f7f7 ffc3 	bl	80005f8 <__aeabi_dmul>
 8008672:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8008676:	f7f7 fe09 	bl	800028c <__adddf3>
 800867a:	4682      	mov	sl, r0
 800867c:	468b      	mov	fp, r1
 800867e:	e770      	b.n	8008562 <_strtod_l+0xa62>
 8008680:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8008684:	e7e0      	b.n	8008648 <_strtod_l+0xb48>
 8008686:	a30e      	add	r3, pc, #56	@ (adr r3, 80086c0 <_strtod_l+0xbc0>)
 8008688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800868c:	f7f8 fa26 	bl	8000adc <__aeabi_dcmplt>
 8008690:	e798      	b.n	80085c4 <_strtod_l+0xac4>
 8008692:	2300      	movs	r3, #0
 8008694:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008696:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8008698:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800869a:	6013      	str	r3, [r2, #0]
 800869c:	f7ff ba6d 	b.w	8007b7a <_strtod_l+0x7a>
 80086a0:	2a65      	cmp	r2, #101	@ 0x65
 80086a2:	f43f ab66 	beq.w	8007d72 <_strtod_l+0x272>
 80086a6:	2a45      	cmp	r2, #69	@ 0x45
 80086a8:	f43f ab63 	beq.w	8007d72 <_strtod_l+0x272>
 80086ac:	2301      	movs	r3, #1
 80086ae:	f7ff bb9e 	b.w	8007dee <_strtod_l+0x2ee>
 80086b2:	bf00      	nop
 80086b4:	f3af 8000 	nop.w
 80086b8:	ffc00000 	.word	0xffc00000
 80086bc:	41dfffff 	.word	0x41dfffff
 80086c0:	94a03595 	.word	0x94a03595
 80086c4:	3fcfffff 	.word	0x3fcfffff

080086c8 <_strtod_r>:
 80086c8:	4b01      	ldr	r3, [pc, #4]	@ (80086d0 <_strtod_r+0x8>)
 80086ca:	f7ff ba19 	b.w	8007b00 <_strtod_l>
 80086ce:	bf00      	nop
 80086d0:	2000006c 	.word	0x2000006c

080086d4 <_strtol_l.constprop.0>:
 80086d4:	2b24      	cmp	r3, #36	@ 0x24
 80086d6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80086da:	4686      	mov	lr, r0
 80086dc:	4690      	mov	r8, r2
 80086de:	d801      	bhi.n	80086e4 <_strtol_l.constprop.0+0x10>
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d106      	bne.n	80086f2 <_strtol_l.constprop.0+0x1e>
 80086e4:	f7fd fdba 	bl	800625c <__errno>
 80086e8:	2316      	movs	r3, #22
 80086ea:	6003      	str	r3, [r0, #0]
 80086ec:	2000      	movs	r0, #0
 80086ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f2:	4834      	ldr	r0, [pc, #208]	@ (80087c4 <_strtol_l.constprop.0+0xf0>)
 80086f4:	460d      	mov	r5, r1
 80086f6:	462a      	mov	r2, r5
 80086f8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80086fc:	5d06      	ldrb	r6, [r0, r4]
 80086fe:	f016 0608 	ands.w	r6, r6, #8
 8008702:	d1f8      	bne.n	80086f6 <_strtol_l.constprop.0+0x22>
 8008704:	2c2d      	cmp	r4, #45	@ 0x2d
 8008706:	d12d      	bne.n	8008764 <_strtol_l.constprop.0+0x90>
 8008708:	782c      	ldrb	r4, [r5, #0]
 800870a:	2601      	movs	r6, #1
 800870c:	1c95      	adds	r5, r2, #2
 800870e:	f033 0210 	bics.w	r2, r3, #16
 8008712:	d109      	bne.n	8008728 <_strtol_l.constprop.0+0x54>
 8008714:	2c30      	cmp	r4, #48	@ 0x30
 8008716:	d12a      	bne.n	800876e <_strtol_l.constprop.0+0x9a>
 8008718:	782a      	ldrb	r2, [r5, #0]
 800871a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800871e:	2a58      	cmp	r2, #88	@ 0x58
 8008720:	d125      	bne.n	800876e <_strtol_l.constprop.0+0x9a>
 8008722:	786c      	ldrb	r4, [r5, #1]
 8008724:	2310      	movs	r3, #16
 8008726:	3502      	adds	r5, #2
 8008728:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800872c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008730:	2200      	movs	r2, #0
 8008732:	fbbc f9f3 	udiv	r9, ip, r3
 8008736:	4610      	mov	r0, r2
 8008738:	fb03 ca19 	mls	sl, r3, r9, ip
 800873c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8008740:	2f09      	cmp	r7, #9
 8008742:	d81b      	bhi.n	800877c <_strtol_l.constprop.0+0xa8>
 8008744:	463c      	mov	r4, r7
 8008746:	42a3      	cmp	r3, r4
 8008748:	dd27      	ble.n	800879a <_strtol_l.constprop.0+0xc6>
 800874a:	1c57      	adds	r7, r2, #1
 800874c:	d007      	beq.n	800875e <_strtol_l.constprop.0+0x8a>
 800874e:	4581      	cmp	r9, r0
 8008750:	d320      	bcc.n	8008794 <_strtol_l.constprop.0+0xc0>
 8008752:	d101      	bne.n	8008758 <_strtol_l.constprop.0+0x84>
 8008754:	45a2      	cmp	sl, r4
 8008756:	db1d      	blt.n	8008794 <_strtol_l.constprop.0+0xc0>
 8008758:	fb00 4003 	mla	r0, r0, r3, r4
 800875c:	2201      	movs	r2, #1
 800875e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008762:	e7eb      	b.n	800873c <_strtol_l.constprop.0+0x68>
 8008764:	2c2b      	cmp	r4, #43	@ 0x2b
 8008766:	bf04      	itt	eq
 8008768:	782c      	ldrbeq	r4, [r5, #0]
 800876a:	1c95      	addeq	r5, r2, #2
 800876c:	e7cf      	b.n	800870e <_strtol_l.constprop.0+0x3a>
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1da      	bne.n	8008728 <_strtol_l.constprop.0+0x54>
 8008772:	2c30      	cmp	r4, #48	@ 0x30
 8008774:	bf0c      	ite	eq
 8008776:	2308      	moveq	r3, #8
 8008778:	230a      	movne	r3, #10
 800877a:	e7d5      	b.n	8008728 <_strtol_l.constprop.0+0x54>
 800877c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008780:	2f19      	cmp	r7, #25
 8008782:	d801      	bhi.n	8008788 <_strtol_l.constprop.0+0xb4>
 8008784:	3c37      	subs	r4, #55	@ 0x37
 8008786:	e7de      	b.n	8008746 <_strtol_l.constprop.0+0x72>
 8008788:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800878c:	2f19      	cmp	r7, #25
 800878e:	d804      	bhi.n	800879a <_strtol_l.constprop.0+0xc6>
 8008790:	3c57      	subs	r4, #87	@ 0x57
 8008792:	e7d8      	b.n	8008746 <_strtol_l.constprop.0+0x72>
 8008794:	f04f 32ff 	mov.w	r2, #4294967295
 8008798:	e7e1      	b.n	800875e <_strtol_l.constprop.0+0x8a>
 800879a:	1c53      	adds	r3, r2, #1
 800879c:	d108      	bne.n	80087b0 <_strtol_l.constprop.0+0xdc>
 800879e:	2322      	movs	r3, #34	@ 0x22
 80087a0:	f8ce 3000 	str.w	r3, [lr]
 80087a4:	4660      	mov	r0, ip
 80087a6:	f1b8 0f00 	cmp.w	r8, #0
 80087aa:	d0a0      	beq.n	80086ee <_strtol_l.constprop.0+0x1a>
 80087ac:	1e69      	subs	r1, r5, #1
 80087ae:	e006      	b.n	80087be <_strtol_l.constprop.0+0xea>
 80087b0:	b106      	cbz	r6, 80087b4 <_strtol_l.constprop.0+0xe0>
 80087b2:	4240      	negs	r0, r0
 80087b4:	f1b8 0f00 	cmp.w	r8, #0
 80087b8:	d099      	beq.n	80086ee <_strtol_l.constprop.0+0x1a>
 80087ba:	2a00      	cmp	r2, #0
 80087bc:	d1f6      	bne.n	80087ac <_strtol_l.constprop.0+0xd8>
 80087be:	f8c8 1000 	str.w	r1, [r8]
 80087c2:	e794      	b.n	80086ee <_strtol_l.constprop.0+0x1a>
 80087c4:	08009dd1 	.word	0x08009dd1

080087c8 <_strtol_r>:
 80087c8:	f7ff bf84 	b.w	80086d4 <_strtol_l.constprop.0>

080087cc <__ssputs_r>:
 80087cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087d0:	688e      	ldr	r6, [r1, #8]
 80087d2:	461f      	mov	r7, r3
 80087d4:	42be      	cmp	r6, r7
 80087d6:	680b      	ldr	r3, [r1, #0]
 80087d8:	4682      	mov	sl, r0
 80087da:	460c      	mov	r4, r1
 80087dc:	4690      	mov	r8, r2
 80087de:	d82d      	bhi.n	800883c <__ssputs_r+0x70>
 80087e0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80087e4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80087e8:	d026      	beq.n	8008838 <__ssputs_r+0x6c>
 80087ea:	6965      	ldr	r5, [r4, #20]
 80087ec:	6909      	ldr	r1, [r1, #16]
 80087ee:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80087f2:	eba3 0901 	sub.w	r9, r3, r1
 80087f6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80087fa:	1c7b      	adds	r3, r7, #1
 80087fc:	444b      	add	r3, r9
 80087fe:	106d      	asrs	r5, r5, #1
 8008800:	429d      	cmp	r5, r3
 8008802:	bf38      	it	cc
 8008804:	461d      	movcc	r5, r3
 8008806:	0553      	lsls	r3, r2, #21
 8008808:	d527      	bpl.n	800885a <__ssputs_r+0x8e>
 800880a:	4629      	mov	r1, r5
 800880c:	f7fe fc1c 	bl	8007048 <_malloc_r>
 8008810:	4606      	mov	r6, r0
 8008812:	b360      	cbz	r0, 800886e <__ssputs_r+0xa2>
 8008814:	6921      	ldr	r1, [r4, #16]
 8008816:	464a      	mov	r2, r9
 8008818:	f000 fa18 	bl	8008c4c <memcpy>
 800881c:	89a3      	ldrh	r3, [r4, #12]
 800881e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008822:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008826:	81a3      	strh	r3, [r4, #12]
 8008828:	6126      	str	r6, [r4, #16]
 800882a:	6165      	str	r5, [r4, #20]
 800882c:	444e      	add	r6, r9
 800882e:	eba5 0509 	sub.w	r5, r5, r9
 8008832:	6026      	str	r6, [r4, #0]
 8008834:	60a5      	str	r5, [r4, #8]
 8008836:	463e      	mov	r6, r7
 8008838:	42be      	cmp	r6, r7
 800883a:	d900      	bls.n	800883e <__ssputs_r+0x72>
 800883c:	463e      	mov	r6, r7
 800883e:	6820      	ldr	r0, [r4, #0]
 8008840:	4632      	mov	r2, r6
 8008842:	4641      	mov	r1, r8
 8008844:	f000 f9c6 	bl	8008bd4 <memmove>
 8008848:	68a3      	ldr	r3, [r4, #8]
 800884a:	1b9b      	subs	r3, r3, r6
 800884c:	60a3      	str	r3, [r4, #8]
 800884e:	6823      	ldr	r3, [r4, #0]
 8008850:	4433      	add	r3, r6
 8008852:	6023      	str	r3, [r4, #0]
 8008854:	2000      	movs	r0, #0
 8008856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800885a:	462a      	mov	r2, r5
 800885c:	f000 fd89 	bl	8009372 <_realloc_r>
 8008860:	4606      	mov	r6, r0
 8008862:	2800      	cmp	r0, #0
 8008864:	d1e0      	bne.n	8008828 <__ssputs_r+0x5c>
 8008866:	6921      	ldr	r1, [r4, #16]
 8008868:	4650      	mov	r0, sl
 800886a:	f7fe fb79 	bl	8006f60 <_free_r>
 800886e:	230c      	movs	r3, #12
 8008870:	f8ca 3000 	str.w	r3, [sl]
 8008874:	89a3      	ldrh	r3, [r4, #12]
 8008876:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800887a:	81a3      	strh	r3, [r4, #12]
 800887c:	f04f 30ff 	mov.w	r0, #4294967295
 8008880:	e7e9      	b.n	8008856 <__ssputs_r+0x8a>
	...

08008884 <_svfiprintf_r>:
 8008884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008888:	4698      	mov	r8, r3
 800888a:	898b      	ldrh	r3, [r1, #12]
 800888c:	061b      	lsls	r3, r3, #24
 800888e:	b09d      	sub	sp, #116	@ 0x74
 8008890:	4607      	mov	r7, r0
 8008892:	460d      	mov	r5, r1
 8008894:	4614      	mov	r4, r2
 8008896:	d510      	bpl.n	80088ba <_svfiprintf_r+0x36>
 8008898:	690b      	ldr	r3, [r1, #16]
 800889a:	b973      	cbnz	r3, 80088ba <_svfiprintf_r+0x36>
 800889c:	2140      	movs	r1, #64	@ 0x40
 800889e:	f7fe fbd3 	bl	8007048 <_malloc_r>
 80088a2:	6028      	str	r0, [r5, #0]
 80088a4:	6128      	str	r0, [r5, #16]
 80088a6:	b930      	cbnz	r0, 80088b6 <_svfiprintf_r+0x32>
 80088a8:	230c      	movs	r3, #12
 80088aa:	603b      	str	r3, [r7, #0]
 80088ac:	f04f 30ff 	mov.w	r0, #4294967295
 80088b0:	b01d      	add	sp, #116	@ 0x74
 80088b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80088b6:	2340      	movs	r3, #64	@ 0x40
 80088b8:	616b      	str	r3, [r5, #20]
 80088ba:	2300      	movs	r3, #0
 80088bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80088be:	2320      	movs	r3, #32
 80088c0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80088c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80088c8:	2330      	movs	r3, #48	@ 0x30
 80088ca:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008a68 <_svfiprintf_r+0x1e4>
 80088ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80088d2:	f04f 0901 	mov.w	r9, #1
 80088d6:	4623      	mov	r3, r4
 80088d8:	469a      	mov	sl, r3
 80088da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80088de:	b10a      	cbz	r2, 80088e4 <_svfiprintf_r+0x60>
 80088e0:	2a25      	cmp	r2, #37	@ 0x25
 80088e2:	d1f9      	bne.n	80088d8 <_svfiprintf_r+0x54>
 80088e4:	ebba 0b04 	subs.w	fp, sl, r4
 80088e8:	d00b      	beq.n	8008902 <_svfiprintf_r+0x7e>
 80088ea:	465b      	mov	r3, fp
 80088ec:	4622      	mov	r2, r4
 80088ee:	4629      	mov	r1, r5
 80088f0:	4638      	mov	r0, r7
 80088f2:	f7ff ff6b 	bl	80087cc <__ssputs_r>
 80088f6:	3001      	adds	r0, #1
 80088f8:	f000 80a7 	beq.w	8008a4a <_svfiprintf_r+0x1c6>
 80088fc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80088fe:	445a      	add	r2, fp
 8008900:	9209      	str	r2, [sp, #36]	@ 0x24
 8008902:	f89a 3000 	ldrb.w	r3, [sl]
 8008906:	2b00      	cmp	r3, #0
 8008908:	f000 809f 	beq.w	8008a4a <_svfiprintf_r+0x1c6>
 800890c:	2300      	movs	r3, #0
 800890e:	f04f 32ff 	mov.w	r2, #4294967295
 8008912:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008916:	f10a 0a01 	add.w	sl, sl, #1
 800891a:	9304      	str	r3, [sp, #16]
 800891c:	9307      	str	r3, [sp, #28]
 800891e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008922:	931a      	str	r3, [sp, #104]	@ 0x68
 8008924:	4654      	mov	r4, sl
 8008926:	2205      	movs	r2, #5
 8008928:	f814 1b01 	ldrb.w	r1, [r4], #1
 800892c:	484e      	ldr	r0, [pc, #312]	@ (8008a68 <_svfiprintf_r+0x1e4>)
 800892e:	f7f7 fc4f 	bl	80001d0 <memchr>
 8008932:	9a04      	ldr	r2, [sp, #16]
 8008934:	b9d8      	cbnz	r0, 800896e <_svfiprintf_r+0xea>
 8008936:	06d0      	lsls	r0, r2, #27
 8008938:	bf44      	itt	mi
 800893a:	2320      	movmi	r3, #32
 800893c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008940:	0711      	lsls	r1, r2, #28
 8008942:	bf44      	itt	mi
 8008944:	232b      	movmi	r3, #43	@ 0x2b
 8008946:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800894a:	f89a 3000 	ldrb.w	r3, [sl]
 800894e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008950:	d015      	beq.n	800897e <_svfiprintf_r+0xfa>
 8008952:	9a07      	ldr	r2, [sp, #28]
 8008954:	4654      	mov	r4, sl
 8008956:	2000      	movs	r0, #0
 8008958:	f04f 0c0a 	mov.w	ip, #10
 800895c:	4621      	mov	r1, r4
 800895e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008962:	3b30      	subs	r3, #48	@ 0x30
 8008964:	2b09      	cmp	r3, #9
 8008966:	d94b      	bls.n	8008a00 <_svfiprintf_r+0x17c>
 8008968:	b1b0      	cbz	r0, 8008998 <_svfiprintf_r+0x114>
 800896a:	9207      	str	r2, [sp, #28]
 800896c:	e014      	b.n	8008998 <_svfiprintf_r+0x114>
 800896e:	eba0 0308 	sub.w	r3, r0, r8
 8008972:	fa09 f303 	lsl.w	r3, r9, r3
 8008976:	4313      	orrs	r3, r2
 8008978:	9304      	str	r3, [sp, #16]
 800897a:	46a2      	mov	sl, r4
 800897c:	e7d2      	b.n	8008924 <_svfiprintf_r+0xa0>
 800897e:	9b03      	ldr	r3, [sp, #12]
 8008980:	1d19      	adds	r1, r3, #4
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	9103      	str	r1, [sp, #12]
 8008986:	2b00      	cmp	r3, #0
 8008988:	bfbb      	ittet	lt
 800898a:	425b      	neglt	r3, r3
 800898c:	f042 0202 	orrlt.w	r2, r2, #2
 8008990:	9307      	strge	r3, [sp, #28]
 8008992:	9307      	strlt	r3, [sp, #28]
 8008994:	bfb8      	it	lt
 8008996:	9204      	strlt	r2, [sp, #16]
 8008998:	7823      	ldrb	r3, [r4, #0]
 800899a:	2b2e      	cmp	r3, #46	@ 0x2e
 800899c:	d10a      	bne.n	80089b4 <_svfiprintf_r+0x130>
 800899e:	7863      	ldrb	r3, [r4, #1]
 80089a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80089a2:	d132      	bne.n	8008a0a <_svfiprintf_r+0x186>
 80089a4:	9b03      	ldr	r3, [sp, #12]
 80089a6:	1d1a      	adds	r2, r3, #4
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	9203      	str	r2, [sp, #12]
 80089ac:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80089b0:	3402      	adds	r4, #2
 80089b2:	9305      	str	r3, [sp, #20]
 80089b4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008a78 <_svfiprintf_r+0x1f4>
 80089b8:	7821      	ldrb	r1, [r4, #0]
 80089ba:	2203      	movs	r2, #3
 80089bc:	4650      	mov	r0, sl
 80089be:	f7f7 fc07 	bl	80001d0 <memchr>
 80089c2:	b138      	cbz	r0, 80089d4 <_svfiprintf_r+0x150>
 80089c4:	9b04      	ldr	r3, [sp, #16]
 80089c6:	eba0 000a 	sub.w	r0, r0, sl
 80089ca:	2240      	movs	r2, #64	@ 0x40
 80089cc:	4082      	lsls	r2, r0
 80089ce:	4313      	orrs	r3, r2
 80089d0:	3401      	adds	r4, #1
 80089d2:	9304      	str	r3, [sp, #16]
 80089d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80089d8:	4824      	ldr	r0, [pc, #144]	@ (8008a6c <_svfiprintf_r+0x1e8>)
 80089da:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80089de:	2206      	movs	r2, #6
 80089e0:	f7f7 fbf6 	bl	80001d0 <memchr>
 80089e4:	2800      	cmp	r0, #0
 80089e6:	d036      	beq.n	8008a56 <_svfiprintf_r+0x1d2>
 80089e8:	4b21      	ldr	r3, [pc, #132]	@ (8008a70 <_svfiprintf_r+0x1ec>)
 80089ea:	bb1b      	cbnz	r3, 8008a34 <_svfiprintf_r+0x1b0>
 80089ec:	9b03      	ldr	r3, [sp, #12]
 80089ee:	3307      	adds	r3, #7
 80089f0:	f023 0307 	bic.w	r3, r3, #7
 80089f4:	3308      	adds	r3, #8
 80089f6:	9303      	str	r3, [sp, #12]
 80089f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089fa:	4433      	add	r3, r6
 80089fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80089fe:	e76a      	b.n	80088d6 <_svfiprintf_r+0x52>
 8008a00:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a04:	460c      	mov	r4, r1
 8008a06:	2001      	movs	r0, #1
 8008a08:	e7a8      	b.n	800895c <_svfiprintf_r+0xd8>
 8008a0a:	2300      	movs	r3, #0
 8008a0c:	3401      	adds	r4, #1
 8008a0e:	9305      	str	r3, [sp, #20]
 8008a10:	4619      	mov	r1, r3
 8008a12:	f04f 0c0a 	mov.w	ip, #10
 8008a16:	4620      	mov	r0, r4
 8008a18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a1c:	3a30      	subs	r2, #48	@ 0x30
 8008a1e:	2a09      	cmp	r2, #9
 8008a20:	d903      	bls.n	8008a2a <_svfiprintf_r+0x1a6>
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d0c6      	beq.n	80089b4 <_svfiprintf_r+0x130>
 8008a26:	9105      	str	r1, [sp, #20]
 8008a28:	e7c4      	b.n	80089b4 <_svfiprintf_r+0x130>
 8008a2a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a2e:	4604      	mov	r4, r0
 8008a30:	2301      	movs	r3, #1
 8008a32:	e7f0      	b.n	8008a16 <_svfiprintf_r+0x192>
 8008a34:	ab03      	add	r3, sp, #12
 8008a36:	9300      	str	r3, [sp, #0]
 8008a38:	462a      	mov	r2, r5
 8008a3a:	4b0e      	ldr	r3, [pc, #56]	@ (8008a74 <_svfiprintf_r+0x1f0>)
 8008a3c:	a904      	add	r1, sp, #16
 8008a3e:	4638      	mov	r0, r7
 8008a40:	f7fc fcc8 	bl	80053d4 <_printf_float>
 8008a44:	1c42      	adds	r2, r0, #1
 8008a46:	4606      	mov	r6, r0
 8008a48:	d1d6      	bne.n	80089f8 <_svfiprintf_r+0x174>
 8008a4a:	89ab      	ldrh	r3, [r5, #12]
 8008a4c:	065b      	lsls	r3, r3, #25
 8008a4e:	f53f af2d 	bmi.w	80088ac <_svfiprintf_r+0x28>
 8008a52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a54:	e72c      	b.n	80088b0 <_svfiprintf_r+0x2c>
 8008a56:	ab03      	add	r3, sp, #12
 8008a58:	9300      	str	r3, [sp, #0]
 8008a5a:	462a      	mov	r2, r5
 8008a5c:	4b05      	ldr	r3, [pc, #20]	@ (8008a74 <_svfiprintf_r+0x1f0>)
 8008a5e:	a904      	add	r1, sp, #16
 8008a60:	4638      	mov	r0, r7
 8008a62:	f7fc ff4f 	bl	8005904 <_printf_i>
 8008a66:	e7ed      	b.n	8008a44 <_svfiprintf_r+0x1c0>
 8008a68:	08009ed1 	.word	0x08009ed1
 8008a6c:	08009edb 	.word	0x08009edb
 8008a70:	080053d5 	.word	0x080053d5
 8008a74:	080087cd 	.word	0x080087cd
 8008a78:	08009ed7 	.word	0x08009ed7

08008a7c <__sflush_r>:
 8008a7c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008a80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a84:	0716      	lsls	r6, r2, #28
 8008a86:	4605      	mov	r5, r0
 8008a88:	460c      	mov	r4, r1
 8008a8a:	d454      	bmi.n	8008b36 <__sflush_r+0xba>
 8008a8c:	684b      	ldr	r3, [r1, #4]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	dc02      	bgt.n	8008a98 <__sflush_r+0x1c>
 8008a92:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	dd48      	ble.n	8008b2a <__sflush_r+0xae>
 8008a98:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008a9a:	2e00      	cmp	r6, #0
 8008a9c:	d045      	beq.n	8008b2a <__sflush_r+0xae>
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008aa4:	682f      	ldr	r7, [r5, #0]
 8008aa6:	6a21      	ldr	r1, [r4, #32]
 8008aa8:	602b      	str	r3, [r5, #0]
 8008aaa:	d030      	beq.n	8008b0e <__sflush_r+0x92>
 8008aac:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008aae:	89a3      	ldrh	r3, [r4, #12]
 8008ab0:	0759      	lsls	r1, r3, #29
 8008ab2:	d505      	bpl.n	8008ac0 <__sflush_r+0x44>
 8008ab4:	6863      	ldr	r3, [r4, #4]
 8008ab6:	1ad2      	subs	r2, r2, r3
 8008ab8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008aba:	b10b      	cbz	r3, 8008ac0 <__sflush_r+0x44>
 8008abc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008abe:	1ad2      	subs	r2, r2, r3
 8008ac0:	2300      	movs	r3, #0
 8008ac2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008ac4:	6a21      	ldr	r1, [r4, #32]
 8008ac6:	4628      	mov	r0, r5
 8008ac8:	47b0      	blx	r6
 8008aca:	1c43      	adds	r3, r0, #1
 8008acc:	89a3      	ldrh	r3, [r4, #12]
 8008ace:	d106      	bne.n	8008ade <__sflush_r+0x62>
 8008ad0:	6829      	ldr	r1, [r5, #0]
 8008ad2:	291d      	cmp	r1, #29
 8008ad4:	d82b      	bhi.n	8008b2e <__sflush_r+0xb2>
 8008ad6:	4a2a      	ldr	r2, [pc, #168]	@ (8008b80 <__sflush_r+0x104>)
 8008ad8:	410a      	asrs	r2, r1
 8008ada:	07d6      	lsls	r6, r2, #31
 8008adc:	d427      	bmi.n	8008b2e <__sflush_r+0xb2>
 8008ade:	2200      	movs	r2, #0
 8008ae0:	6062      	str	r2, [r4, #4]
 8008ae2:	04d9      	lsls	r1, r3, #19
 8008ae4:	6922      	ldr	r2, [r4, #16]
 8008ae6:	6022      	str	r2, [r4, #0]
 8008ae8:	d504      	bpl.n	8008af4 <__sflush_r+0x78>
 8008aea:	1c42      	adds	r2, r0, #1
 8008aec:	d101      	bne.n	8008af2 <__sflush_r+0x76>
 8008aee:	682b      	ldr	r3, [r5, #0]
 8008af0:	b903      	cbnz	r3, 8008af4 <__sflush_r+0x78>
 8008af2:	6560      	str	r0, [r4, #84]	@ 0x54
 8008af4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008af6:	602f      	str	r7, [r5, #0]
 8008af8:	b1b9      	cbz	r1, 8008b2a <__sflush_r+0xae>
 8008afa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008afe:	4299      	cmp	r1, r3
 8008b00:	d002      	beq.n	8008b08 <__sflush_r+0x8c>
 8008b02:	4628      	mov	r0, r5
 8008b04:	f7fe fa2c 	bl	8006f60 <_free_r>
 8008b08:	2300      	movs	r3, #0
 8008b0a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b0c:	e00d      	b.n	8008b2a <__sflush_r+0xae>
 8008b0e:	2301      	movs	r3, #1
 8008b10:	4628      	mov	r0, r5
 8008b12:	47b0      	blx	r6
 8008b14:	4602      	mov	r2, r0
 8008b16:	1c50      	adds	r0, r2, #1
 8008b18:	d1c9      	bne.n	8008aae <__sflush_r+0x32>
 8008b1a:	682b      	ldr	r3, [r5, #0]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d0c6      	beq.n	8008aae <__sflush_r+0x32>
 8008b20:	2b1d      	cmp	r3, #29
 8008b22:	d001      	beq.n	8008b28 <__sflush_r+0xac>
 8008b24:	2b16      	cmp	r3, #22
 8008b26:	d11e      	bne.n	8008b66 <__sflush_r+0xea>
 8008b28:	602f      	str	r7, [r5, #0]
 8008b2a:	2000      	movs	r0, #0
 8008b2c:	e022      	b.n	8008b74 <__sflush_r+0xf8>
 8008b2e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b32:	b21b      	sxth	r3, r3
 8008b34:	e01b      	b.n	8008b6e <__sflush_r+0xf2>
 8008b36:	690f      	ldr	r7, [r1, #16]
 8008b38:	2f00      	cmp	r7, #0
 8008b3a:	d0f6      	beq.n	8008b2a <__sflush_r+0xae>
 8008b3c:	0793      	lsls	r3, r2, #30
 8008b3e:	680e      	ldr	r6, [r1, #0]
 8008b40:	bf08      	it	eq
 8008b42:	694b      	ldreq	r3, [r1, #20]
 8008b44:	600f      	str	r7, [r1, #0]
 8008b46:	bf18      	it	ne
 8008b48:	2300      	movne	r3, #0
 8008b4a:	eba6 0807 	sub.w	r8, r6, r7
 8008b4e:	608b      	str	r3, [r1, #8]
 8008b50:	f1b8 0f00 	cmp.w	r8, #0
 8008b54:	dde9      	ble.n	8008b2a <__sflush_r+0xae>
 8008b56:	6a21      	ldr	r1, [r4, #32]
 8008b58:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008b5a:	4643      	mov	r3, r8
 8008b5c:	463a      	mov	r2, r7
 8008b5e:	4628      	mov	r0, r5
 8008b60:	47b0      	blx	r6
 8008b62:	2800      	cmp	r0, #0
 8008b64:	dc08      	bgt.n	8008b78 <__sflush_r+0xfc>
 8008b66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b6a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b6e:	81a3      	strh	r3, [r4, #12]
 8008b70:	f04f 30ff 	mov.w	r0, #4294967295
 8008b74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b78:	4407      	add	r7, r0
 8008b7a:	eba8 0800 	sub.w	r8, r8, r0
 8008b7e:	e7e7      	b.n	8008b50 <__sflush_r+0xd4>
 8008b80:	dfbffffe 	.word	0xdfbffffe

08008b84 <_fflush_r>:
 8008b84:	b538      	push	{r3, r4, r5, lr}
 8008b86:	690b      	ldr	r3, [r1, #16]
 8008b88:	4605      	mov	r5, r0
 8008b8a:	460c      	mov	r4, r1
 8008b8c:	b913      	cbnz	r3, 8008b94 <_fflush_r+0x10>
 8008b8e:	2500      	movs	r5, #0
 8008b90:	4628      	mov	r0, r5
 8008b92:	bd38      	pop	{r3, r4, r5, pc}
 8008b94:	b118      	cbz	r0, 8008b9e <_fflush_r+0x1a>
 8008b96:	6a03      	ldr	r3, [r0, #32]
 8008b98:	b90b      	cbnz	r3, 8008b9e <_fflush_r+0x1a>
 8008b9a:	f7fd fa73 	bl	8006084 <__sinit>
 8008b9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d0f3      	beq.n	8008b8e <_fflush_r+0xa>
 8008ba6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008ba8:	07d0      	lsls	r0, r2, #31
 8008baa:	d404      	bmi.n	8008bb6 <_fflush_r+0x32>
 8008bac:	0599      	lsls	r1, r3, #22
 8008bae:	d402      	bmi.n	8008bb6 <_fflush_r+0x32>
 8008bb0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008bb2:	f7fd fb7e 	bl	80062b2 <__retarget_lock_acquire_recursive>
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	4621      	mov	r1, r4
 8008bba:	f7ff ff5f 	bl	8008a7c <__sflush_r>
 8008bbe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008bc0:	07da      	lsls	r2, r3, #31
 8008bc2:	4605      	mov	r5, r0
 8008bc4:	d4e4      	bmi.n	8008b90 <_fflush_r+0xc>
 8008bc6:	89a3      	ldrh	r3, [r4, #12]
 8008bc8:	059b      	lsls	r3, r3, #22
 8008bca:	d4e1      	bmi.n	8008b90 <_fflush_r+0xc>
 8008bcc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008bce:	f7fd fb71 	bl	80062b4 <__retarget_lock_release_recursive>
 8008bd2:	e7dd      	b.n	8008b90 <_fflush_r+0xc>

08008bd4 <memmove>:
 8008bd4:	4288      	cmp	r0, r1
 8008bd6:	b510      	push	{r4, lr}
 8008bd8:	eb01 0402 	add.w	r4, r1, r2
 8008bdc:	d902      	bls.n	8008be4 <memmove+0x10>
 8008bde:	4284      	cmp	r4, r0
 8008be0:	4623      	mov	r3, r4
 8008be2:	d807      	bhi.n	8008bf4 <memmove+0x20>
 8008be4:	1e43      	subs	r3, r0, #1
 8008be6:	42a1      	cmp	r1, r4
 8008be8:	d008      	beq.n	8008bfc <memmove+0x28>
 8008bea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008bf2:	e7f8      	b.n	8008be6 <memmove+0x12>
 8008bf4:	4402      	add	r2, r0
 8008bf6:	4601      	mov	r1, r0
 8008bf8:	428a      	cmp	r2, r1
 8008bfa:	d100      	bne.n	8008bfe <memmove+0x2a>
 8008bfc:	bd10      	pop	{r4, pc}
 8008bfe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008c02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008c06:	e7f7      	b.n	8008bf8 <memmove+0x24>

08008c08 <strncmp>:
 8008c08:	b510      	push	{r4, lr}
 8008c0a:	b16a      	cbz	r2, 8008c28 <strncmp+0x20>
 8008c0c:	3901      	subs	r1, #1
 8008c0e:	1884      	adds	r4, r0, r2
 8008c10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008c14:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008c18:	429a      	cmp	r2, r3
 8008c1a:	d103      	bne.n	8008c24 <strncmp+0x1c>
 8008c1c:	42a0      	cmp	r0, r4
 8008c1e:	d001      	beq.n	8008c24 <strncmp+0x1c>
 8008c20:	2a00      	cmp	r2, #0
 8008c22:	d1f5      	bne.n	8008c10 <strncmp+0x8>
 8008c24:	1ad0      	subs	r0, r2, r3
 8008c26:	bd10      	pop	{r4, pc}
 8008c28:	4610      	mov	r0, r2
 8008c2a:	e7fc      	b.n	8008c26 <strncmp+0x1e>

08008c2c <_sbrk_r>:
 8008c2c:	b538      	push	{r3, r4, r5, lr}
 8008c2e:	4d06      	ldr	r5, [pc, #24]	@ (8008c48 <_sbrk_r+0x1c>)
 8008c30:	2300      	movs	r3, #0
 8008c32:	4604      	mov	r4, r0
 8008c34:	4608      	mov	r0, r1
 8008c36:	602b      	str	r3, [r5, #0]
 8008c38:	f7f9 fee2 	bl	8002a00 <_sbrk>
 8008c3c:	1c43      	adds	r3, r0, #1
 8008c3e:	d102      	bne.n	8008c46 <_sbrk_r+0x1a>
 8008c40:	682b      	ldr	r3, [r5, #0]
 8008c42:	b103      	cbz	r3, 8008c46 <_sbrk_r+0x1a>
 8008c44:	6023      	str	r3, [r4, #0]
 8008c46:	bd38      	pop	{r3, r4, r5, pc}
 8008c48:	200005fc 	.word	0x200005fc

08008c4c <memcpy>:
 8008c4c:	440a      	add	r2, r1
 8008c4e:	4291      	cmp	r1, r2
 8008c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c54:	d100      	bne.n	8008c58 <memcpy+0xc>
 8008c56:	4770      	bx	lr
 8008c58:	b510      	push	{r4, lr}
 8008c5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c62:	4291      	cmp	r1, r2
 8008c64:	d1f9      	bne.n	8008c5a <memcpy+0xe>
 8008c66:	bd10      	pop	{r4, pc}

08008c68 <nan>:
 8008c68:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008c70 <nan+0x8>
 8008c6c:	4770      	bx	lr
 8008c6e:	bf00      	nop
 8008c70:	00000000 	.word	0x00000000
 8008c74:	7ff80000 	.word	0x7ff80000

08008c78 <__assert_func>:
 8008c78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c7a:	4614      	mov	r4, r2
 8008c7c:	461a      	mov	r2, r3
 8008c7e:	4b09      	ldr	r3, [pc, #36]	@ (8008ca4 <__assert_func+0x2c>)
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4605      	mov	r5, r0
 8008c84:	68d8      	ldr	r0, [r3, #12]
 8008c86:	b954      	cbnz	r4, 8008c9e <__assert_func+0x26>
 8008c88:	4b07      	ldr	r3, [pc, #28]	@ (8008ca8 <__assert_func+0x30>)
 8008c8a:	461c      	mov	r4, r3
 8008c8c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c90:	9100      	str	r1, [sp, #0]
 8008c92:	462b      	mov	r3, r5
 8008c94:	4905      	ldr	r1, [pc, #20]	@ (8008cac <__assert_func+0x34>)
 8008c96:	f000 fba7 	bl	80093e8 <fiprintf>
 8008c9a:	f000 fbb7 	bl	800940c <abort>
 8008c9e:	4b04      	ldr	r3, [pc, #16]	@ (8008cb0 <__assert_func+0x38>)
 8008ca0:	e7f4      	b.n	8008c8c <__assert_func+0x14>
 8008ca2:	bf00      	nop
 8008ca4:	2000001c 	.word	0x2000001c
 8008ca8:	08009f25 	.word	0x08009f25
 8008cac:	08009ef7 	.word	0x08009ef7
 8008cb0:	08009eea 	.word	0x08009eea

08008cb4 <_calloc_r>:
 8008cb4:	b570      	push	{r4, r5, r6, lr}
 8008cb6:	fba1 5402 	umull	r5, r4, r1, r2
 8008cba:	b93c      	cbnz	r4, 8008ccc <_calloc_r+0x18>
 8008cbc:	4629      	mov	r1, r5
 8008cbe:	f7fe f9c3 	bl	8007048 <_malloc_r>
 8008cc2:	4606      	mov	r6, r0
 8008cc4:	b928      	cbnz	r0, 8008cd2 <_calloc_r+0x1e>
 8008cc6:	2600      	movs	r6, #0
 8008cc8:	4630      	mov	r0, r6
 8008cca:	bd70      	pop	{r4, r5, r6, pc}
 8008ccc:	220c      	movs	r2, #12
 8008cce:	6002      	str	r2, [r0, #0]
 8008cd0:	e7f9      	b.n	8008cc6 <_calloc_r+0x12>
 8008cd2:	462a      	mov	r2, r5
 8008cd4:	4621      	mov	r1, r4
 8008cd6:	f7fd fa6e 	bl	80061b6 <memset>
 8008cda:	e7f5      	b.n	8008cc8 <_calloc_r+0x14>

08008cdc <rshift>:
 8008cdc:	6903      	ldr	r3, [r0, #16]
 8008cde:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008ce2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008ce6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008cea:	f100 0414 	add.w	r4, r0, #20
 8008cee:	dd45      	ble.n	8008d7c <rshift+0xa0>
 8008cf0:	f011 011f 	ands.w	r1, r1, #31
 8008cf4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008cf8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008cfc:	d10c      	bne.n	8008d18 <rshift+0x3c>
 8008cfe:	f100 0710 	add.w	r7, r0, #16
 8008d02:	4629      	mov	r1, r5
 8008d04:	42b1      	cmp	r1, r6
 8008d06:	d334      	bcc.n	8008d72 <rshift+0x96>
 8008d08:	1a9b      	subs	r3, r3, r2
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	1eea      	subs	r2, r5, #3
 8008d0e:	4296      	cmp	r6, r2
 8008d10:	bf38      	it	cc
 8008d12:	2300      	movcc	r3, #0
 8008d14:	4423      	add	r3, r4
 8008d16:	e015      	b.n	8008d44 <rshift+0x68>
 8008d18:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008d1c:	f1c1 0820 	rsb	r8, r1, #32
 8008d20:	40cf      	lsrs	r7, r1
 8008d22:	f105 0e04 	add.w	lr, r5, #4
 8008d26:	46a1      	mov	r9, r4
 8008d28:	4576      	cmp	r6, lr
 8008d2a:	46f4      	mov	ip, lr
 8008d2c:	d815      	bhi.n	8008d5a <rshift+0x7e>
 8008d2e:	1a9a      	subs	r2, r3, r2
 8008d30:	0092      	lsls	r2, r2, #2
 8008d32:	3a04      	subs	r2, #4
 8008d34:	3501      	adds	r5, #1
 8008d36:	42ae      	cmp	r6, r5
 8008d38:	bf38      	it	cc
 8008d3a:	2200      	movcc	r2, #0
 8008d3c:	18a3      	adds	r3, r4, r2
 8008d3e:	50a7      	str	r7, [r4, r2]
 8008d40:	b107      	cbz	r7, 8008d44 <rshift+0x68>
 8008d42:	3304      	adds	r3, #4
 8008d44:	1b1a      	subs	r2, r3, r4
 8008d46:	42a3      	cmp	r3, r4
 8008d48:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008d4c:	bf08      	it	eq
 8008d4e:	2300      	moveq	r3, #0
 8008d50:	6102      	str	r2, [r0, #16]
 8008d52:	bf08      	it	eq
 8008d54:	6143      	streq	r3, [r0, #20]
 8008d56:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008d5a:	f8dc c000 	ldr.w	ip, [ip]
 8008d5e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008d62:	ea4c 0707 	orr.w	r7, ip, r7
 8008d66:	f849 7b04 	str.w	r7, [r9], #4
 8008d6a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008d6e:	40cf      	lsrs	r7, r1
 8008d70:	e7da      	b.n	8008d28 <rshift+0x4c>
 8008d72:	f851 cb04 	ldr.w	ip, [r1], #4
 8008d76:	f847 cf04 	str.w	ip, [r7, #4]!
 8008d7a:	e7c3      	b.n	8008d04 <rshift+0x28>
 8008d7c:	4623      	mov	r3, r4
 8008d7e:	e7e1      	b.n	8008d44 <rshift+0x68>

08008d80 <__hexdig_fun>:
 8008d80:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008d84:	2b09      	cmp	r3, #9
 8008d86:	d802      	bhi.n	8008d8e <__hexdig_fun+0xe>
 8008d88:	3820      	subs	r0, #32
 8008d8a:	b2c0      	uxtb	r0, r0
 8008d8c:	4770      	bx	lr
 8008d8e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008d92:	2b05      	cmp	r3, #5
 8008d94:	d801      	bhi.n	8008d9a <__hexdig_fun+0x1a>
 8008d96:	3847      	subs	r0, #71	@ 0x47
 8008d98:	e7f7      	b.n	8008d8a <__hexdig_fun+0xa>
 8008d9a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8008d9e:	2b05      	cmp	r3, #5
 8008da0:	d801      	bhi.n	8008da6 <__hexdig_fun+0x26>
 8008da2:	3827      	subs	r0, #39	@ 0x27
 8008da4:	e7f1      	b.n	8008d8a <__hexdig_fun+0xa>
 8008da6:	2000      	movs	r0, #0
 8008da8:	4770      	bx	lr
	...

08008dac <__gethex>:
 8008dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008db0:	b085      	sub	sp, #20
 8008db2:	468a      	mov	sl, r1
 8008db4:	9302      	str	r3, [sp, #8]
 8008db6:	680b      	ldr	r3, [r1, #0]
 8008db8:	9001      	str	r0, [sp, #4]
 8008dba:	4690      	mov	r8, r2
 8008dbc:	1c9c      	adds	r4, r3, #2
 8008dbe:	46a1      	mov	r9, r4
 8008dc0:	f814 0b01 	ldrb.w	r0, [r4], #1
 8008dc4:	2830      	cmp	r0, #48	@ 0x30
 8008dc6:	d0fa      	beq.n	8008dbe <__gethex+0x12>
 8008dc8:	eba9 0303 	sub.w	r3, r9, r3
 8008dcc:	f1a3 0b02 	sub.w	fp, r3, #2
 8008dd0:	f7ff ffd6 	bl	8008d80 <__hexdig_fun>
 8008dd4:	4605      	mov	r5, r0
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	d168      	bne.n	8008eac <__gethex+0x100>
 8008dda:	49a0      	ldr	r1, [pc, #640]	@ (800905c <__gethex+0x2b0>)
 8008ddc:	2201      	movs	r2, #1
 8008dde:	4648      	mov	r0, r9
 8008de0:	f7ff ff12 	bl	8008c08 <strncmp>
 8008de4:	4607      	mov	r7, r0
 8008de6:	2800      	cmp	r0, #0
 8008de8:	d167      	bne.n	8008eba <__gethex+0x10e>
 8008dea:	f899 0001 	ldrb.w	r0, [r9, #1]
 8008dee:	4626      	mov	r6, r4
 8008df0:	f7ff ffc6 	bl	8008d80 <__hexdig_fun>
 8008df4:	2800      	cmp	r0, #0
 8008df6:	d062      	beq.n	8008ebe <__gethex+0x112>
 8008df8:	4623      	mov	r3, r4
 8008dfa:	7818      	ldrb	r0, [r3, #0]
 8008dfc:	2830      	cmp	r0, #48	@ 0x30
 8008dfe:	4699      	mov	r9, r3
 8008e00:	f103 0301 	add.w	r3, r3, #1
 8008e04:	d0f9      	beq.n	8008dfa <__gethex+0x4e>
 8008e06:	f7ff ffbb 	bl	8008d80 <__hexdig_fun>
 8008e0a:	fab0 f580 	clz	r5, r0
 8008e0e:	096d      	lsrs	r5, r5, #5
 8008e10:	f04f 0b01 	mov.w	fp, #1
 8008e14:	464a      	mov	r2, r9
 8008e16:	4616      	mov	r6, r2
 8008e18:	3201      	adds	r2, #1
 8008e1a:	7830      	ldrb	r0, [r6, #0]
 8008e1c:	f7ff ffb0 	bl	8008d80 <__hexdig_fun>
 8008e20:	2800      	cmp	r0, #0
 8008e22:	d1f8      	bne.n	8008e16 <__gethex+0x6a>
 8008e24:	498d      	ldr	r1, [pc, #564]	@ (800905c <__gethex+0x2b0>)
 8008e26:	2201      	movs	r2, #1
 8008e28:	4630      	mov	r0, r6
 8008e2a:	f7ff feed 	bl	8008c08 <strncmp>
 8008e2e:	2800      	cmp	r0, #0
 8008e30:	d13f      	bne.n	8008eb2 <__gethex+0x106>
 8008e32:	b944      	cbnz	r4, 8008e46 <__gethex+0x9a>
 8008e34:	1c74      	adds	r4, r6, #1
 8008e36:	4622      	mov	r2, r4
 8008e38:	4616      	mov	r6, r2
 8008e3a:	3201      	adds	r2, #1
 8008e3c:	7830      	ldrb	r0, [r6, #0]
 8008e3e:	f7ff ff9f 	bl	8008d80 <__hexdig_fun>
 8008e42:	2800      	cmp	r0, #0
 8008e44:	d1f8      	bne.n	8008e38 <__gethex+0x8c>
 8008e46:	1ba4      	subs	r4, r4, r6
 8008e48:	00a7      	lsls	r7, r4, #2
 8008e4a:	7833      	ldrb	r3, [r6, #0]
 8008e4c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008e50:	2b50      	cmp	r3, #80	@ 0x50
 8008e52:	d13e      	bne.n	8008ed2 <__gethex+0x126>
 8008e54:	7873      	ldrb	r3, [r6, #1]
 8008e56:	2b2b      	cmp	r3, #43	@ 0x2b
 8008e58:	d033      	beq.n	8008ec2 <__gethex+0x116>
 8008e5a:	2b2d      	cmp	r3, #45	@ 0x2d
 8008e5c:	d034      	beq.n	8008ec8 <__gethex+0x11c>
 8008e5e:	1c71      	adds	r1, r6, #1
 8008e60:	2400      	movs	r4, #0
 8008e62:	7808      	ldrb	r0, [r1, #0]
 8008e64:	f7ff ff8c 	bl	8008d80 <__hexdig_fun>
 8008e68:	1e43      	subs	r3, r0, #1
 8008e6a:	b2db      	uxtb	r3, r3
 8008e6c:	2b18      	cmp	r3, #24
 8008e6e:	d830      	bhi.n	8008ed2 <__gethex+0x126>
 8008e70:	f1a0 0210 	sub.w	r2, r0, #16
 8008e74:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008e78:	f7ff ff82 	bl	8008d80 <__hexdig_fun>
 8008e7c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008e80:	fa5f fc8c 	uxtb.w	ip, ip
 8008e84:	f1bc 0f18 	cmp.w	ip, #24
 8008e88:	f04f 030a 	mov.w	r3, #10
 8008e8c:	d91e      	bls.n	8008ecc <__gethex+0x120>
 8008e8e:	b104      	cbz	r4, 8008e92 <__gethex+0xe6>
 8008e90:	4252      	negs	r2, r2
 8008e92:	4417      	add	r7, r2
 8008e94:	f8ca 1000 	str.w	r1, [sl]
 8008e98:	b1ed      	cbz	r5, 8008ed6 <__gethex+0x12a>
 8008e9a:	f1bb 0f00 	cmp.w	fp, #0
 8008e9e:	bf0c      	ite	eq
 8008ea0:	2506      	moveq	r5, #6
 8008ea2:	2500      	movne	r5, #0
 8008ea4:	4628      	mov	r0, r5
 8008ea6:	b005      	add	sp, #20
 8008ea8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008eac:	2500      	movs	r5, #0
 8008eae:	462c      	mov	r4, r5
 8008eb0:	e7b0      	b.n	8008e14 <__gethex+0x68>
 8008eb2:	2c00      	cmp	r4, #0
 8008eb4:	d1c7      	bne.n	8008e46 <__gethex+0x9a>
 8008eb6:	4627      	mov	r7, r4
 8008eb8:	e7c7      	b.n	8008e4a <__gethex+0x9e>
 8008eba:	464e      	mov	r6, r9
 8008ebc:	462f      	mov	r7, r5
 8008ebe:	2501      	movs	r5, #1
 8008ec0:	e7c3      	b.n	8008e4a <__gethex+0x9e>
 8008ec2:	2400      	movs	r4, #0
 8008ec4:	1cb1      	adds	r1, r6, #2
 8008ec6:	e7cc      	b.n	8008e62 <__gethex+0xb6>
 8008ec8:	2401      	movs	r4, #1
 8008eca:	e7fb      	b.n	8008ec4 <__gethex+0x118>
 8008ecc:	fb03 0002 	mla	r0, r3, r2, r0
 8008ed0:	e7ce      	b.n	8008e70 <__gethex+0xc4>
 8008ed2:	4631      	mov	r1, r6
 8008ed4:	e7de      	b.n	8008e94 <__gethex+0xe8>
 8008ed6:	eba6 0309 	sub.w	r3, r6, r9
 8008eda:	3b01      	subs	r3, #1
 8008edc:	4629      	mov	r1, r5
 8008ede:	2b07      	cmp	r3, #7
 8008ee0:	dc0a      	bgt.n	8008ef8 <__gethex+0x14c>
 8008ee2:	9801      	ldr	r0, [sp, #4]
 8008ee4:	f7fe f93c 	bl	8007160 <_Balloc>
 8008ee8:	4604      	mov	r4, r0
 8008eea:	b940      	cbnz	r0, 8008efe <__gethex+0x152>
 8008eec:	4b5c      	ldr	r3, [pc, #368]	@ (8009060 <__gethex+0x2b4>)
 8008eee:	4602      	mov	r2, r0
 8008ef0:	21e4      	movs	r1, #228	@ 0xe4
 8008ef2:	485c      	ldr	r0, [pc, #368]	@ (8009064 <__gethex+0x2b8>)
 8008ef4:	f7ff fec0 	bl	8008c78 <__assert_func>
 8008ef8:	3101      	adds	r1, #1
 8008efa:	105b      	asrs	r3, r3, #1
 8008efc:	e7ef      	b.n	8008ede <__gethex+0x132>
 8008efe:	f100 0a14 	add.w	sl, r0, #20
 8008f02:	2300      	movs	r3, #0
 8008f04:	4655      	mov	r5, sl
 8008f06:	469b      	mov	fp, r3
 8008f08:	45b1      	cmp	r9, r6
 8008f0a:	d337      	bcc.n	8008f7c <__gethex+0x1d0>
 8008f0c:	f845 bb04 	str.w	fp, [r5], #4
 8008f10:	eba5 050a 	sub.w	r5, r5, sl
 8008f14:	10ad      	asrs	r5, r5, #2
 8008f16:	6125      	str	r5, [r4, #16]
 8008f18:	4658      	mov	r0, fp
 8008f1a:	f7fe fa13 	bl	8007344 <__hi0bits>
 8008f1e:	016d      	lsls	r5, r5, #5
 8008f20:	f8d8 6000 	ldr.w	r6, [r8]
 8008f24:	1a2d      	subs	r5, r5, r0
 8008f26:	42b5      	cmp	r5, r6
 8008f28:	dd54      	ble.n	8008fd4 <__gethex+0x228>
 8008f2a:	1bad      	subs	r5, r5, r6
 8008f2c:	4629      	mov	r1, r5
 8008f2e:	4620      	mov	r0, r4
 8008f30:	f7fe fda7 	bl	8007a82 <__any_on>
 8008f34:	4681      	mov	r9, r0
 8008f36:	b178      	cbz	r0, 8008f58 <__gethex+0x1ac>
 8008f38:	1e6b      	subs	r3, r5, #1
 8008f3a:	1159      	asrs	r1, r3, #5
 8008f3c:	f003 021f 	and.w	r2, r3, #31
 8008f40:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008f44:	f04f 0901 	mov.w	r9, #1
 8008f48:	fa09 f202 	lsl.w	r2, r9, r2
 8008f4c:	420a      	tst	r2, r1
 8008f4e:	d003      	beq.n	8008f58 <__gethex+0x1ac>
 8008f50:	454b      	cmp	r3, r9
 8008f52:	dc36      	bgt.n	8008fc2 <__gethex+0x216>
 8008f54:	f04f 0902 	mov.w	r9, #2
 8008f58:	4629      	mov	r1, r5
 8008f5a:	4620      	mov	r0, r4
 8008f5c:	f7ff febe 	bl	8008cdc <rshift>
 8008f60:	442f      	add	r7, r5
 8008f62:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008f66:	42bb      	cmp	r3, r7
 8008f68:	da42      	bge.n	8008ff0 <__gethex+0x244>
 8008f6a:	9801      	ldr	r0, [sp, #4]
 8008f6c:	4621      	mov	r1, r4
 8008f6e:	f7fe f937 	bl	80071e0 <_Bfree>
 8008f72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008f74:	2300      	movs	r3, #0
 8008f76:	6013      	str	r3, [r2, #0]
 8008f78:	25a3      	movs	r5, #163	@ 0xa3
 8008f7a:	e793      	b.n	8008ea4 <__gethex+0xf8>
 8008f7c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008f80:	2a2e      	cmp	r2, #46	@ 0x2e
 8008f82:	d012      	beq.n	8008faa <__gethex+0x1fe>
 8008f84:	2b20      	cmp	r3, #32
 8008f86:	d104      	bne.n	8008f92 <__gethex+0x1e6>
 8008f88:	f845 bb04 	str.w	fp, [r5], #4
 8008f8c:	f04f 0b00 	mov.w	fp, #0
 8008f90:	465b      	mov	r3, fp
 8008f92:	7830      	ldrb	r0, [r6, #0]
 8008f94:	9303      	str	r3, [sp, #12]
 8008f96:	f7ff fef3 	bl	8008d80 <__hexdig_fun>
 8008f9a:	9b03      	ldr	r3, [sp, #12]
 8008f9c:	f000 000f 	and.w	r0, r0, #15
 8008fa0:	4098      	lsls	r0, r3
 8008fa2:	ea4b 0b00 	orr.w	fp, fp, r0
 8008fa6:	3304      	adds	r3, #4
 8008fa8:	e7ae      	b.n	8008f08 <__gethex+0x15c>
 8008faa:	45b1      	cmp	r9, r6
 8008fac:	d8ea      	bhi.n	8008f84 <__gethex+0x1d8>
 8008fae:	492b      	ldr	r1, [pc, #172]	@ (800905c <__gethex+0x2b0>)
 8008fb0:	9303      	str	r3, [sp, #12]
 8008fb2:	2201      	movs	r2, #1
 8008fb4:	4630      	mov	r0, r6
 8008fb6:	f7ff fe27 	bl	8008c08 <strncmp>
 8008fba:	9b03      	ldr	r3, [sp, #12]
 8008fbc:	2800      	cmp	r0, #0
 8008fbe:	d1e1      	bne.n	8008f84 <__gethex+0x1d8>
 8008fc0:	e7a2      	b.n	8008f08 <__gethex+0x15c>
 8008fc2:	1ea9      	subs	r1, r5, #2
 8008fc4:	4620      	mov	r0, r4
 8008fc6:	f7fe fd5c 	bl	8007a82 <__any_on>
 8008fca:	2800      	cmp	r0, #0
 8008fcc:	d0c2      	beq.n	8008f54 <__gethex+0x1a8>
 8008fce:	f04f 0903 	mov.w	r9, #3
 8008fd2:	e7c1      	b.n	8008f58 <__gethex+0x1ac>
 8008fd4:	da09      	bge.n	8008fea <__gethex+0x23e>
 8008fd6:	1b75      	subs	r5, r6, r5
 8008fd8:	4621      	mov	r1, r4
 8008fda:	9801      	ldr	r0, [sp, #4]
 8008fdc:	462a      	mov	r2, r5
 8008fde:	f7fe fb17 	bl	8007610 <__lshift>
 8008fe2:	1b7f      	subs	r7, r7, r5
 8008fe4:	4604      	mov	r4, r0
 8008fe6:	f100 0a14 	add.w	sl, r0, #20
 8008fea:	f04f 0900 	mov.w	r9, #0
 8008fee:	e7b8      	b.n	8008f62 <__gethex+0x1b6>
 8008ff0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008ff4:	42bd      	cmp	r5, r7
 8008ff6:	dd6f      	ble.n	80090d8 <__gethex+0x32c>
 8008ff8:	1bed      	subs	r5, r5, r7
 8008ffa:	42ae      	cmp	r6, r5
 8008ffc:	dc34      	bgt.n	8009068 <__gethex+0x2bc>
 8008ffe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009002:	2b02      	cmp	r3, #2
 8009004:	d022      	beq.n	800904c <__gethex+0x2a0>
 8009006:	2b03      	cmp	r3, #3
 8009008:	d024      	beq.n	8009054 <__gethex+0x2a8>
 800900a:	2b01      	cmp	r3, #1
 800900c:	d115      	bne.n	800903a <__gethex+0x28e>
 800900e:	42ae      	cmp	r6, r5
 8009010:	d113      	bne.n	800903a <__gethex+0x28e>
 8009012:	2e01      	cmp	r6, #1
 8009014:	d10b      	bne.n	800902e <__gethex+0x282>
 8009016:	9a02      	ldr	r2, [sp, #8]
 8009018:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800901c:	6013      	str	r3, [r2, #0]
 800901e:	2301      	movs	r3, #1
 8009020:	6123      	str	r3, [r4, #16]
 8009022:	f8ca 3000 	str.w	r3, [sl]
 8009026:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009028:	2562      	movs	r5, #98	@ 0x62
 800902a:	601c      	str	r4, [r3, #0]
 800902c:	e73a      	b.n	8008ea4 <__gethex+0xf8>
 800902e:	1e71      	subs	r1, r6, #1
 8009030:	4620      	mov	r0, r4
 8009032:	f7fe fd26 	bl	8007a82 <__any_on>
 8009036:	2800      	cmp	r0, #0
 8009038:	d1ed      	bne.n	8009016 <__gethex+0x26a>
 800903a:	9801      	ldr	r0, [sp, #4]
 800903c:	4621      	mov	r1, r4
 800903e:	f7fe f8cf 	bl	80071e0 <_Bfree>
 8009042:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009044:	2300      	movs	r3, #0
 8009046:	6013      	str	r3, [r2, #0]
 8009048:	2550      	movs	r5, #80	@ 0x50
 800904a:	e72b      	b.n	8008ea4 <__gethex+0xf8>
 800904c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800904e:	2b00      	cmp	r3, #0
 8009050:	d1f3      	bne.n	800903a <__gethex+0x28e>
 8009052:	e7e0      	b.n	8009016 <__gethex+0x26a>
 8009054:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009056:	2b00      	cmp	r3, #0
 8009058:	d1dd      	bne.n	8009016 <__gethex+0x26a>
 800905a:	e7ee      	b.n	800903a <__gethex+0x28e>
 800905c:	08009d78 	.word	0x08009d78
 8009060:	08009c0d 	.word	0x08009c0d
 8009064:	08009f26 	.word	0x08009f26
 8009068:	1e6f      	subs	r7, r5, #1
 800906a:	f1b9 0f00 	cmp.w	r9, #0
 800906e:	d130      	bne.n	80090d2 <__gethex+0x326>
 8009070:	b127      	cbz	r7, 800907c <__gethex+0x2d0>
 8009072:	4639      	mov	r1, r7
 8009074:	4620      	mov	r0, r4
 8009076:	f7fe fd04 	bl	8007a82 <__any_on>
 800907a:	4681      	mov	r9, r0
 800907c:	117a      	asrs	r2, r7, #5
 800907e:	2301      	movs	r3, #1
 8009080:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009084:	f007 071f 	and.w	r7, r7, #31
 8009088:	40bb      	lsls	r3, r7
 800908a:	4213      	tst	r3, r2
 800908c:	4629      	mov	r1, r5
 800908e:	4620      	mov	r0, r4
 8009090:	bf18      	it	ne
 8009092:	f049 0902 	orrne.w	r9, r9, #2
 8009096:	f7ff fe21 	bl	8008cdc <rshift>
 800909a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800909e:	1b76      	subs	r6, r6, r5
 80090a0:	2502      	movs	r5, #2
 80090a2:	f1b9 0f00 	cmp.w	r9, #0
 80090a6:	d047      	beq.n	8009138 <__gethex+0x38c>
 80090a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80090ac:	2b02      	cmp	r3, #2
 80090ae:	d015      	beq.n	80090dc <__gethex+0x330>
 80090b0:	2b03      	cmp	r3, #3
 80090b2:	d017      	beq.n	80090e4 <__gethex+0x338>
 80090b4:	2b01      	cmp	r3, #1
 80090b6:	d109      	bne.n	80090cc <__gethex+0x320>
 80090b8:	f019 0f02 	tst.w	r9, #2
 80090bc:	d006      	beq.n	80090cc <__gethex+0x320>
 80090be:	f8da 3000 	ldr.w	r3, [sl]
 80090c2:	ea49 0903 	orr.w	r9, r9, r3
 80090c6:	f019 0f01 	tst.w	r9, #1
 80090ca:	d10e      	bne.n	80090ea <__gethex+0x33e>
 80090cc:	f045 0510 	orr.w	r5, r5, #16
 80090d0:	e032      	b.n	8009138 <__gethex+0x38c>
 80090d2:	f04f 0901 	mov.w	r9, #1
 80090d6:	e7d1      	b.n	800907c <__gethex+0x2d0>
 80090d8:	2501      	movs	r5, #1
 80090da:	e7e2      	b.n	80090a2 <__gethex+0x2f6>
 80090dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090de:	f1c3 0301 	rsb	r3, r3, #1
 80090e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80090e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d0f0      	beq.n	80090cc <__gethex+0x320>
 80090ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80090ee:	f104 0314 	add.w	r3, r4, #20
 80090f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80090f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80090fa:	f04f 0c00 	mov.w	ip, #0
 80090fe:	4618      	mov	r0, r3
 8009100:	f853 2b04 	ldr.w	r2, [r3], #4
 8009104:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009108:	d01b      	beq.n	8009142 <__gethex+0x396>
 800910a:	3201      	adds	r2, #1
 800910c:	6002      	str	r2, [r0, #0]
 800910e:	2d02      	cmp	r5, #2
 8009110:	f104 0314 	add.w	r3, r4, #20
 8009114:	d13c      	bne.n	8009190 <__gethex+0x3e4>
 8009116:	f8d8 2000 	ldr.w	r2, [r8]
 800911a:	3a01      	subs	r2, #1
 800911c:	42b2      	cmp	r2, r6
 800911e:	d109      	bne.n	8009134 <__gethex+0x388>
 8009120:	1171      	asrs	r1, r6, #5
 8009122:	2201      	movs	r2, #1
 8009124:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009128:	f006 061f 	and.w	r6, r6, #31
 800912c:	fa02 f606 	lsl.w	r6, r2, r6
 8009130:	421e      	tst	r6, r3
 8009132:	d13a      	bne.n	80091aa <__gethex+0x3fe>
 8009134:	f045 0520 	orr.w	r5, r5, #32
 8009138:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800913a:	601c      	str	r4, [r3, #0]
 800913c:	9b02      	ldr	r3, [sp, #8]
 800913e:	601f      	str	r7, [r3, #0]
 8009140:	e6b0      	b.n	8008ea4 <__gethex+0xf8>
 8009142:	4299      	cmp	r1, r3
 8009144:	f843 cc04 	str.w	ip, [r3, #-4]
 8009148:	d8d9      	bhi.n	80090fe <__gethex+0x352>
 800914a:	68a3      	ldr	r3, [r4, #8]
 800914c:	459b      	cmp	fp, r3
 800914e:	db17      	blt.n	8009180 <__gethex+0x3d4>
 8009150:	6861      	ldr	r1, [r4, #4]
 8009152:	9801      	ldr	r0, [sp, #4]
 8009154:	3101      	adds	r1, #1
 8009156:	f7fe f803 	bl	8007160 <_Balloc>
 800915a:	4681      	mov	r9, r0
 800915c:	b918      	cbnz	r0, 8009166 <__gethex+0x3ba>
 800915e:	4b1a      	ldr	r3, [pc, #104]	@ (80091c8 <__gethex+0x41c>)
 8009160:	4602      	mov	r2, r0
 8009162:	2184      	movs	r1, #132	@ 0x84
 8009164:	e6c5      	b.n	8008ef2 <__gethex+0x146>
 8009166:	6922      	ldr	r2, [r4, #16]
 8009168:	3202      	adds	r2, #2
 800916a:	f104 010c 	add.w	r1, r4, #12
 800916e:	0092      	lsls	r2, r2, #2
 8009170:	300c      	adds	r0, #12
 8009172:	f7ff fd6b 	bl	8008c4c <memcpy>
 8009176:	4621      	mov	r1, r4
 8009178:	9801      	ldr	r0, [sp, #4]
 800917a:	f7fe f831 	bl	80071e0 <_Bfree>
 800917e:	464c      	mov	r4, r9
 8009180:	6923      	ldr	r3, [r4, #16]
 8009182:	1c5a      	adds	r2, r3, #1
 8009184:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009188:	6122      	str	r2, [r4, #16]
 800918a:	2201      	movs	r2, #1
 800918c:	615a      	str	r2, [r3, #20]
 800918e:	e7be      	b.n	800910e <__gethex+0x362>
 8009190:	6922      	ldr	r2, [r4, #16]
 8009192:	455a      	cmp	r2, fp
 8009194:	dd0b      	ble.n	80091ae <__gethex+0x402>
 8009196:	2101      	movs	r1, #1
 8009198:	4620      	mov	r0, r4
 800919a:	f7ff fd9f 	bl	8008cdc <rshift>
 800919e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80091a2:	3701      	adds	r7, #1
 80091a4:	42bb      	cmp	r3, r7
 80091a6:	f6ff aee0 	blt.w	8008f6a <__gethex+0x1be>
 80091aa:	2501      	movs	r5, #1
 80091ac:	e7c2      	b.n	8009134 <__gethex+0x388>
 80091ae:	f016 061f 	ands.w	r6, r6, #31
 80091b2:	d0fa      	beq.n	80091aa <__gethex+0x3fe>
 80091b4:	4453      	add	r3, sl
 80091b6:	f1c6 0620 	rsb	r6, r6, #32
 80091ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80091be:	f7fe f8c1 	bl	8007344 <__hi0bits>
 80091c2:	42b0      	cmp	r0, r6
 80091c4:	dbe7      	blt.n	8009196 <__gethex+0x3ea>
 80091c6:	e7f0      	b.n	80091aa <__gethex+0x3fe>
 80091c8:	08009c0d 	.word	0x08009c0d

080091cc <L_shift>:
 80091cc:	f1c2 0208 	rsb	r2, r2, #8
 80091d0:	0092      	lsls	r2, r2, #2
 80091d2:	b570      	push	{r4, r5, r6, lr}
 80091d4:	f1c2 0620 	rsb	r6, r2, #32
 80091d8:	6843      	ldr	r3, [r0, #4]
 80091da:	6804      	ldr	r4, [r0, #0]
 80091dc:	fa03 f506 	lsl.w	r5, r3, r6
 80091e0:	432c      	orrs	r4, r5
 80091e2:	40d3      	lsrs	r3, r2
 80091e4:	6004      	str	r4, [r0, #0]
 80091e6:	f840 3f04 	str.w	r3, [r0, #4]!
 80091ea:	4288      	cmp	r0, r1
 80091ec:	d3f4      	bcc.n	80091d8 <L_shift+0xc>
 80091ee:	bd70      	pop	{r4, r5, r6, pc}

080091f0 <__match>:
 80091f0:	b530      	push	{r4, r5, lr}
 80091f2:	6803      	ldr	r3, [r0, #0]
 80091f4:	3301      	adds	r3, #1
 80091f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091fa:	b914      	cbnz	r4, 8009202 <__match+0x12>
 80091fc:	6003      	str	r3, [r0, #0]
 80091fe:	2001      	movs	r0, #1
 8009200:	bd30      	pop	{r4, r5, pc}
 8009202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009206:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800920a:	2d19      	cmp	r5, #25
 800920c:	bf98      	it	ls
 800920e:	3220      	addls	r2, #32
 8009210:	42a2      	cmp	r2, r4
 8009212:	d0f0      	beq.n	80091f6 <__match+0x6>
 8009214:	2000      	movs	r0, #0
 8009216:	e7f3      	b.n	8009200 <__match+0x10>

08009218 <__hexnan>:
 8009218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800921c:	680b      	ldr	r3, [r1, #0]
 800921e:	6801      	ldr	r1, [r0, #0]
 8009220:	115e      	asrs	r6, r3, #5
 8009222:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009226:	f013 031f 	ands.w	r3, r3, #31
 800922a:	b087      	sub	sp, #28
 800922c:	bf18      	it	ne
 800922e:	3604      	addne	r6, #4
 8009230:	2500      	movs	r5, #0
 8009232:	1f37      	subs	r7, r6, #4
 8009234:	4682      	mov	sl, r0
 8009236:	4690      	mov	r8, r2
 8009238:	9301      	str	r3, [sp, #4]
 800923a:	f846 5c04 	str.w	r5, [r6, #-4]
 800923e:	46b9      	mov	r9, r7
 8009240:	463c      	mov	r4, r7
 8009242:	9502      	str	r5, [sp, #8]
 8009244:	46ab      	mov	fp, r5
 8009246:	784a      	ldrb	r2, [r1, #1]
 8009248:	1c4b      	adds	r3, r1, #1
 800924a:	9303      	str	r3, [sp, #12]
 800924c:	b342      	cbz	r2, 80092a0 <__hexnan+0x88>
 800924e:	4610      	mov	r0, r2
 8009250:	9105      	str	r1, [sp, #20]
 8009252:	9204      	str	r2, [sp, #16]
 8009254:	f7ff fd94 	bl	8008d80 <__hexdig_fun>
 8009258:	2800      	cmp	r0, #0
 800925a:	d151      	bne.n	8009300 <__hexnan+0xe8>
 800925c:	9a04      	ldr	r2, [sp, #16]
 800925e:	9905      	ldr	r1, [sp, #20]
 8009260:	2a20      	cmp	r2, #32
 8009262:	d818      	bhi.n	8009296 <__hexnan+0x7e>
 8009264:	9b02      	ldr	r3, [sp, #8]
 8009266:	459b      	cmp	fp, r3
 8009268:	dd13      	ble.n	8009292 <__hexnan+0x7a>
 800926a:	454c      	cmp	r4, r9
 800926c:	d206      	bcs.n	800927c <__hexnan+0x64>
 800926e:	2d07      	cmp	r5, #7
 8009270:	dc04      	bgt.n	800927c <__hexnan+0x64>
 8009272:	462a      	mov	r2, r5
 8009274:	4649      	mov	r1, r9
 8009276:	4620      	mov	r0, r4
 8009278:	f7ff ffa8 	bl	80091cc <L_shift>
 800927c:	4544      	cmp	r4, r8
 800927e:	d952      	bls.n	8009326 <__hexnan+0x10e>
 8009280:	2300      	movs	r3, #0
 8009282:	f1a4 0904 	sub.w	r9, r4, #4
 8009286:	f844 3c04 	str.w	r3, [r4, #-4]
 800928a:	f8cd b008 	str.w	fp, [sp, #8]
 800928e:	464c      	mov	r4, r9
 8009290:	461d      	mov	r5, r3
 8009292:	9903      	ldr	r1, [sp, #12]
 8009294:	e7d7      	b.n	8009246 <__hexnan+0x2e>
 8009296:	2a29      	cmp	r2, #41	@ 0x29
 8009298:	d157      	bne.n	800934a <__hexnan+0x132>
 800929a:	3102      	adds	r1, #2
 800929c:	f8ca 1000 	str.w	r1, [sl]
 80092a0:	f1bb 0f00 	cmp.w	fp, #0
 80092a4:	d051      	beq.n	800934a <__hexnan+0x132>
 80092a6:	454c      	cmp	r4, r9
 80092a8:	d206      	bcs.n	80092b8 <__hexnan+0xa0>
 80092aa:	2d07      	cmp	r5, #7
 80092ac:	dc04      	bgt.n	80092b8 <__hexnan+0xa0>
 80092ae:	462a      	mov	r2, r5
 80092b0:	4649      	mov	r1, r9
 80092b2:	4620      	mov	r0, r4
 80092b4:	f7ff ff8a 	bl	80091cc <L_shift>
 80092b8:	4544      	cmp	r4, r8
 80092ba:	d936      	bls.n	800932a <__hexnan+0x112>
 80092bc:	f1a8 0204 	sub.w	r2, r8, #4
 80092c0:	4623      	mov	r3, r4
 80092c2:	f853 1b04 	ldr.w	r1, [r3], #4
 80092c6:	f842 1f04 	str.w	r1, [r2, #4]!
 80092ca:	429f      	cmp	r7, r3
 80092cc:	d2f9      	bcs.n	80092c2 <__hexnan+0xaa>
 80092ce:	1b3b      	subs	r3, r7, r4
 80092d0:	f023 0303 	bic.w	r3, r3, #3
 80092d4:	3304      	adds	r3, #4
 80092d6:	3401      	adds	r4, #1
 80092d8:	3e03      	subs	r6, #3
 80092da:	42b4      	cmp	r4, r6
 80092dc:	bf88      	it	hi
 80092de:	2304      	movhi	r3, #4
 80092e0:	4443      	add	r3, r8
 80092e2:	2200      	movs	r2, #0
 80092e4:	f843 2b04 	str.w	r2, [r3], #4
 80092e8:	429f      	cmp	r7, r3
 80092ea:	d2fb      	bcs.n	80092e4 <__hexnan+0xcc>
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	b91b      	cbnz	r3, 80092f8 <__hexnan+0xe0>
 80092f0:	4547      	cmp	r7, r8
 80092f2:	d128      	bne.n	8009346 <__hexnan+0x12e>
 80092f4:	2301      	movs	r3, #1
 80092f6:	603b      	str	r3, [r7, #0]
 80092f8:	2005      	movs	r0, #5
 80092fa:	b007      	add	sp, #28
 80092fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009300:	3501      	adds	r5, #1
 8009302:	2d08      	cmp	r5, #8
 8009304:	f10b 0b01 	add.w	fp, fp, #1
 8009308:	dd06      	ble.n	8009318 <__hexnan+0x100>
 800930a:	4544      	cmp	r4, r8
 800930c:	d9c1      	bls.n	8009292 <__hexnan+0x7a>
 800930e:	2300      	movs	r3, #0
 8009310:	f844 3c04 	str.w	r3, [r4, #-4]
 8009314:	2501      	movs	r5, #1
 8009316:	3c04      	subs	r4, #4
 8009318:	6822      	ldr	r2, [r4, #0]
 800931a:	f000 000f 	and.w	r0, r0, #15
 800931e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009322:	6020      	str	r0, [r4, #0]
 8009324:	e7b5      	b.n	8009292 <__hexnan+0x7a>
 8009326:	2508      	movs	r5, #8
 8009328:	e7b3      	b.n	8009292 <__hexnan+0x7a>
 800932a:	9b01      	ldr	r3, [sp, #4]
 800932c:	2b00      	cmp	r3, #0
 800932e:	d0dd      	beq.n	80092ec <__hexnan+0xd4>
 8009330:	f1c3 0320 	rsb	r3, r3, #32
 8009334:	f04f 32ff 	mov.w	r2, #4294967295
 8009338:	40da      	lsrs	r2, r3
 800933a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800933e:	4013      	ands	r3, r2
 8009340:	f846 3c04 	str.w	r3, [r6, #-4]
 8009344:	e7d2      	b.n	80092ec <__hexnan+0xd4>
 8009346:	3f04      	subs	r7, #4
 8009348:	e7d0      	b.n	80092ec <__hexnan+0xd4>
 800934a:	2004      	movs	r0, #4
 800934c:	e7d5      	b.n	80092fa <__hexnan+0xe2>

0800934e <__ascii_mbtowc>:
 800934e:	b082      	sub	sp, #8
 8009350:	b901      	cbnz	r1, 8009354 <__ascii_mbtowc+0x6>
 8009352:	a901      	add	r1, sp, #4
 8009354:	b142      	cbz	r2, 8009368 <__ascii_mbtowc+0x1a>
 8009356:	b14b      	cbz	r3, 800936c <__ascii_mbtowc+0x1e>
 8009358:	7813      	ldrb	r3, [r2, #0]
 800935a:	600b      	str	r3, [r1, #0]
 800935c:	7812      	ldrb	r2, [r2, #0]
 800935e:	1e10      	subs	r0, r2, #0
 8009360:	bf18      	it	ne
 8009362:	2001      	movne	r0, #1
 8009364:	b002      	add	sp, #8
 8009366:	4770      	bx	lr
 8009368:	4610      	mov	r0, r2
 800936a:	e7fb      	b.n	8009364 <__ascii_mbtowc+0x16>
 800936c:	f06f 0001 	mvn.w	r0, #1
 8009370:	e7f8      	b.n	8009364 <__ascii_mbtowc+0x16>

08009372 <_realloc_r>:
 8009372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009376:	4680      	mov	r8, r0
 8009378:	4615      	mov	r5, r2
 800937a:	460c      	mov	r4, r1
 800937c:	b921      	cbnz	r1, 8009388 <_realloc_r+0x16>
 800937e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009382:	4611      	mov	r1, r2
 8009384:	f7fd be60 	b.w	8007048 <_malloc_r>
 8009388:	b92a      	cbnz	r2, 8009396 <_realloc_r+0x24>
 800938a:	f7fd fde9 	bl	8006f60 <_free_r>
 800938e:	2400      	movs	r4, #0
 8009390:	4620      	mov	r0, r4
 8009392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009396:	f000 f840 	bl	800941a <_malloc_usable_size_r>
 800939a:	4285      	cmp	r5, r0
 800939c:	4606      	mov	r6, r0
 800939e:	d802      	bhi.n	80093a6 <_realloc_r+0x34>
 80093a0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80093a4:	d8f4      	bhi.n	8009390 <_realloc_r+0x1e>
 80093a6:	4629      	mov	r1, r5
 80093a8:	4640      	mov	r0, r8
 80093aa:	f7fd fe4d 	bl	8007048 <_malloc_r>
 80093ae:	4607      	mov	r7, r0
 80093b0:	2800      	cmp	r0, #0
 80093b2:	d0ec      	beq.n	800938e <_realloc_r+0x1c>
 80093b4:	42b5      	cmp	r5, r6
 80093b6:	462a      	mov	r2, r5
 80093b8:	4621      	mov	r1, r4
 80093ba:	bf28      	it	cs
 80093bc:	4632      	movcs	r2, r6
 80093be:	f7ff fc45 	bl	8008c4c <memcpy>
 80093c2:	4621      	mov	r1, r4
 80093c4:	4640      	mov	r0, r8
 80093c6:	f7fd fdcb 	bl	8006f60 <_free_r>
 80093ca:	463c      	mov	r4, r7
 80093cc:	e7e0      	b.n	8009390 <_realloc_r+0x1e>

080093ce <__ascii_wctomb>:
 80093ce:	4603      	mov	r3, r0
 80093d0:	4608      	mov	r0, r1
 80093d2:	b141      	cbz	r1, 80093e6 <__ascii_wctomb+0x18>
 80093d4:	2aff      	cmp	r2, #255	@ 0xff
 80093d6:	d904      	bls.n	80093e2 <__ascii_wctomb+0x14>
 80093d8:	228a      	movs	r2, #138	@ 0x8a
 80093da:	601a      	str	r2, [r3, #0]
 80093dc:	f04f 30ff 	mov.w	r0, #4294967295
 80093e0:	4770      	bx	lr
 80093e2:	700a      	strb	r2, [r1, #0]
 80093e4:	2001      	movs	r0, #1
 80093e6:	4770      	bx	lr

080093e8 <fiprintf>:
 80093e8:	b40e      	push	{r1, r2, r3}
 80093ea:	b503      	push	{r0, r1, lr}
 80093ec:	4601      	mov	r1, r0
 80093ee:	ab03      	add	r3, sp, #12
 80093f0:	4805      	ldr	r0, [pc, #20]	@ (8009408 <fiprintf+0x20>)
 80093f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80093f6:	6800      	ldr	r0, [r0, #0]
 80093f8:	9301      	str	r3, [sp, #4]
 80093fa:	f000 f83f 	bl	800947c <_vfiprintf_r>
 80093fe:	b002      	add	sp, #8
 8009400:	f85d eb04 	ldr.w	lr, [sp], #4
 8009404:	b003      	add	sp, #12
 8009406:	4770      	bx	lr
 8009408:	2000001c 	.word	0x2000001c

0800940c <abort>:
 800940c:	b508      	push	{r3, lr}
 800940e:	2006      	movs	r0, #6
 8009410:	f000 fa08 	bl	8009824 <raise>
 8009414:	2001      	movs	r0, #1
 8009416:	f7f9 fa96 	bl	8002946 <_exit>

0800941a <_malloc_usable_size_r>:
 800941a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800941e:	1f18      	subs	r0, r3, #4
 8009420:	2b00      	cmp	r3, #0
 8009422:	bfbc      	itt	lt
 8009424:	580b      	ldrlt	r3, [r1, r0]
 8009426:	18c0      	addlt	r0, r0, r3
 8009428:	4770      	bx	lr

0800942a <__sfputc_r>:
 800942a:	6893      	ldr	r3, [r2, #8]
 800942c:	3b01      	subs	r3, #1
 800942e:	2b00      	cmp	r3, #0
 8009430:	b410      	push	{r4}
 8009432:	6093      	str	r3, [r2, #8]
 8009434:	da08      	bge.n	8009448 <__sfputc_r+0x1e>
 8009436:	6994      	ldr	r4, [r2, #24]
 8009438:	42a3      	cmp	r3, r4
 800943a:	db01      	blt.n	8009440 <__sfputc_r+0x16>
 800943c:	290a      	cmp	r1, #10
 800943e:	d103      	bne.n	8009448 <__sfputc_r+0x1e>
 8009440:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009444:	f000 b932 	b.w	80096ac <__swbuf_r>
 8009448:	6813      	ldr	r3, [r2, #0]
 800944a:	1c58      	adds	r0, r3, #1
 800944c:	6010      	str	r0, [r2, #0]
 800944e:	7019      	strb	r1, [r3, #0]
 8009450:	4608      	mov	r0, r1
 8009452:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009456:	4770      	bx	lr

08009458 <__sfputs_r>:
 8009458:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800945a:	4606      	mov	r6, r0
 800945c:	460f      	mov	r7, r1
 800945e:	4614      	mov	r4, r2
 8009460:	18d5      	adds	r5, r2, r3
 8009462:	42ac      	cmp	r4, r5
 8009464:	d101      	bne.n	800946a <__sfputs_r+0x12>
 8009466:	2000      	movs	r0, #0
 8009468:	e007      	b.n	800947a <__sfputs_r+0x22>
 800946a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800946e:	463a      	mov	r2, r7
 8009470:	4630      	mov	r0, r6
 8009472:	f7ff ffda 	bl	800942a <__sfputc_r>
 8009476:	1c43      	adds	r3, r0, #1
 8009478:	d1f3      	bne.n	8009462 <__sfputs_r+0xa>
 800947a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800947c <_vfiprintf_r>:
 800947c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009480:	460d      	mov	r5, r1
 8009482:	b09d      	sub	sp, #116	@ 0x74
 8009484:	4614      	mov	r4, r2
 8009486:	4698      	mov	r8, r3
 8009488:	4606      	mov	r6, r0
 800948a:	b118      	cbz	r0, 8009494 <_vfiprintf_r+0x18>
 800948c:	6a03      	ldr	r3, [r0, #32]
 800948e:	b90b      	cbnz	r3, 8009494 <_vfiprintf_r+0x18>
 8009490:	f7fc fdf8 	bl	8006084 <__sinit>
 8009494:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009496:	07d9      	lsls	r1, r3, #31
 8009498:	d405      	bmi.n	80094a6 <_vfiprintf_r+0x2a>
 800949a:	89ab      	ldrh	r3, [r5, #12]
 800949c:	059a      	lsls	r2, r3, #22
 800949e:	d402      	bmi.n	80094a6 <_vfiprintf_r+0x2a>
 80094a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094a2:	f7fc ff06 	bl	80062b2 <__retarget_lock_acquire_recursive>
 80094a6:	89ab      	ldrh	r3, [r5, #12]
 80094a8:	071b      	lsls	r3, r3, #28
 80094aa:	d501      	bpl.n	80094b0 <_vfiprintf_r+0x34>
 80094ac:	692b      	ldr	r3, [r5, #16]
 80094ae:	b99b      	cbnz	r3, 80094d8 <_vfiprintf_r+0x5c>
 80094b0:	4629      	mov	r1, r5
 80094b2:	4630      	mov	r0, r6
 80094b4:	f000 f938 	bl	8009728 <__swsetup_r>
 80094b8:	b170      	cbz	r0, 80094d8 <_vfiprintf_r+0x5c>
 80094ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80094bc:	07dc      	lsls	r4, r3, #31
 80094be:	d504      	bpl.n	80094ca <_vfiprintf_r+0x4e>
 80094c0:	f04f 30ff 	mov.w	r0, #4294967295
 80094c4:	b01d      	add	sp, #116	@ 0x74
 80094c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094ca:	89ab      	ldrh	r3, [r5, #12]
 80094cc:	0598      	lsls	r0, r3, #22
 80094ce:	d4f7      	bmi.n	80094c0 <_vfiprintf_r+0x44>
 80094d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80094d2:	f7fc feef 	bl	80062b4 <__retarget_lock_release_recursive>
 80094d6:	e7f3      	b.n	80094c0 <_vfiprintf_r+0x44>
 80094d8:	2300      	movs	r3, #0
 80094da:	9309      	str	r3, [sp, #36]	@ 0x24
 80094dc:	2320      	movs	r3, #32
 80094de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80094e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80094e6:	2330      	movs	r3, #48	@ 0x30
 80094e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8009698 <_vfiprintf_r+0x21c>
 80094ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80094f0:	f04f 0901 	mov.w	r9, #1
 80094f4:	4623      	mov	r3, r4
 80094f6:	469a      	mov	sl, r3
 80094f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094fc:	b10a      	cbz	r2, 8009502 <_vfiprintf_r+0x86>
 80094fe:	2a25      	cmp	r2, #37	@ 0x25
 8009500:	d1f9      	bne.n	80094f6 <_vfiprintf_r+0x7a>
 8009502:	ebba 0b04 	subs.w	fp, sl, r4
 8009506:	d00b      	beq.n	8009520 <_vfiprintf_r+0xa4>
 8009508:	465b      	mov	r3, fp
 800950a:	4622      	mov	r2, r4
 800950c:	4629      	mov	r1, r5
 800950e:	4630      	mov	r0, r6
 8009510:	f7ff ffa2 	bl	8009458 <__sfputs_r>
 8009514:	3001      	adds	r0, #1
 8009516:	f000 80a7 	beq.w	8009668 <_vfiprintf_r+0x1ec>
 800951a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800951c:	445a      	add	r2, fp
 800951e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009520:	f89a 3000 	ldrb.w	r3, [sl]
 8009524:	2b00      	cmp	r3, #0
 8009526:	f000 809f 	beq.w	8009668 <_vfiprintf_r+0x1ec>
 800952a:	2300      	movs	r3, #0
 800952c:	f04f 32ff 	mov.w	r2, #4294967295
 8009530:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009534:	f10a 0a01 	add.w	sl, sl, #1
 8009538:	9304      	str	r3, [sp, #16]
 800953a:	9307      	str	r3, [sp, #28]
 800953c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009540:	931a      	str	r3, [sp, #104]	@ 0x68
 8009542:	4654      	mov	r4, sl
 8009544:	2205      	movs	r2, #5
 8009546:	f814 1b01 	ldrb.w	r1, [r4], #1
 800954a:	4853      	ldr	r0, [pc, #332]	@ (8009698 <_vfiprintf_r+0x21c>)
 800954c:	f7f6 fe40 	bl	80001d0 <memchr>
 8009550:	9a04      	ldr	r2, [sp, #16]
 8009552:	b9d8      	cbnz	r0, 800958c <_vfiprintf_r+0x110>
 8009554:	06d1      	lsls	r1, r2, #27
 8009556:	bf44      	itt	mi
 8009558:	2320      	movmi	r3, #32
 800955a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800955e:	0713      	lsls	r3, r2, #28
 8009560:	bf44      	itt	mi
 8009562:	232b      	movmi	r3, #43	@ 0x2b
 8009564:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009568:	f89a 3000 	ldrb.w	r3, [sl]
 800956c:	2b2a      	cmp	r3, #42	@ 0x2a
 800956e:	d015      	beq.n	800959c <_vfiprintf_r+0x120>
 8009570:	9a07      	ldr	r2, [sp, #28]
 8009572:	4654      	mov	r4, sl
 8009574:	2000      	movs	r0, #0
 8009576:	f04f 0c0a 	mov.w	ip, #10
 800957a:	4621      	mov	r1, r4
 800957c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009580:	3b30      	subs	r3, #48	@ 0x30
 8009582:	2b09      	cmp	r3, #9
 8009584:	d94b      	bls.n	800961e <_vfiprintf_r+0x1a2>
 8009586:	b1b0      	cbz	r0, 80095b6 <_vfiprintf_r+0x13a>
 8009588:	9207      	str	r2, [sp, #28]
 800958a:	e014      	b.n	80095b6 <_vfiprintf_r+0x13a>
 800958c:	eba0 0308 	sub.w	r3, r0, r8
 8009590:	fa09 f303 	lsl.w	r3, r9, r3
 8009594:	4313      	orrs	r3, r2
 8009596:	9304      	str	r3, [sp, #16]
 8009598:	46a2      	mov	sl, r4
 800959a:	e7d2      	b.n	8009542 <_vfiprintf_r+0xc6>
 800959c:	9b03      	ldr	r3, [sp, #12]
 800959e:	1d19      	adds	r1, r3, #4
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	9103      	str	r1, [sp, #12]
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	bfbb      	ittet	lt
 80095a8:	425b      	neglt	r3, r3
 80095aa:	f042 0202 	orrlt.w	r2, r2, #2
 80095ae:	9307      	strge	r3, [sp, #28]
 80095b0:	9307      	strlt	r3, [sp, #28]
 80095b2:	bfb8      	it	lt
 80095b4:	9204      	strlt	r2, [sp, #16]
 80095b6:	7823      	ldrb	r3, [r4, #0]
 80095b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80095ba:	d10a      	bne.n	80095d2 <_vfiprintf_r+0x156>
 80095bc:	7863      	ldrb	r3, [r4, #1]
 80095be:	2b2a      	cmp	r3, #42	@ 0x2a
 80095c0:	d132      	bne.n	8009628 <_vfiprintf_r+0x1ac>
 80095c2:	9b03      	ldr	r3, [sp, #12]
 80095c4:	1d1a      	adds	r2, r3, #4
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	9203      	str	r2, [sp, #12]
 80095ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80095ce:	3402      	adds	r4, #2
 80095d0:	9305      	str	r3, [sp, #20]
 80095d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80096a8 <_vfiprintf_r+0x22c>
 80095d6:	7821      	ldrb	r1, [r4, #0]
 80095d8:	2203      	movs	r2, #3
 80095da:	4650      	mov	r0, sl
 80095dc:	f7f6 fdf8 	bl	80001d0 <memchr>
 80095e0:	b138      	cbz	r0, 80095f2 <_vfiprintf_r+0x176>
 80095e2:	9b04      	ldr	r3, [sp, #16]
 80095e4:	eba0 000a 	sub.w	r0, r0, sl
 80095e8:	2240      	movs	r2, #64	@ 0x40
 80095ea:	4082      	lsls	r2, r0
 80095ec:	4313      	orrs	r3, r2
 80095ee:	3401      	adds	r4, #1
 80095f0:	9304      	str	r3, [sp, #16]
 80095f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095f6:	4829      	ldr	r0, [pc, #164]	@ (800969c <_vfiprintf_r+0x220>)
 80095f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80095fc:	2206      	movs	r2, #6
 80095fe:	f7f6 fde7 	bl	80001d0 <memchr>
 8009602:	2800      	cmp	r0, #0
 8009604:	d03f      	beq.n	8009686 <_vfiprintf_r+0x20a>
 8009606:	4b26      	ldr	r3, [pc, #152]	@ (80096a0 <_vfiprintf_r+0x224>)
 8009608:	bb1b      	cbnz	r3, 8009652 <_vfiprintf_r+0x1d6>
 800960a:	9b03      	ldr	r3, [sp, #12]
 800960c:	3307      	adds	r3, #7
 800960e:	f023 0307 	bic.w	r3, r3, #7
 8009612:	3308      	adds	r3, #8
 8009614:	9303      	str	r3, [sp, #12]
 8009616:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009618:	443b      	add	r3, r7
 800961a:	9309      	str	r3, [sp, #36]	@ 0x24
 800961c:	e76a      	b.n	80094f4 <_vfiprintf_r+0x78>
 800961e:	fb0c 3202 	mla	r2, ip, r2, r3
 8009622:	460c      	mov	r4, r1
 8009624:	2001      	movs	r0, #1
 8009626:	e7a8      	b.n	800957a <_vfiprintf_r+0xfe>
 8009628:	2300      	movs	r3, #0
 800962a:	3401      	adds	r4, #1
 800962c:	9305      	str	r3, [sp, #20]
 800962e:	4619      	mov	r1, r3
 8009630:	f04f 0c0a 	mov.w	ip, #10
 8009634:	4620      	mov	r0, r4
 8009636:	f810 2b01 	ldrb.w	r2, [r0], #1
 800963a:	3a30      	subs	r2, #48	@ 0x30
 800963c:	2a09      	cmp	r2, #9
 800963e:	d903      	bls.n	8009648 <_vfiprintf_r+0x1cc>
 8009640:	2b00      	cmp	r3, #0
 8009642:	d0c6      	beq.n	80095d2 <_vfiprintf_r+0x156>
 8009644:	9105      	str	r1, [sp, #20]
 8009646:	e7c4      	b.n	80095d2 <_vfiprintf_r+0x156>
 8009648:	fb0c 2101 	mla	r1, ip, r1, r2
 800964c:	4604      	mov	r4, r0
 800964e:	2301      	movs	r3, #1
 8009650:	e7f0      	b.n	8009634 <_vfiprintf_r+0x1b8>
 8009652:	ab03      	add	r3, sp, #12
 8009654:	9300      	str	r3, [sp, #0]
 8009656:	462a      	mov	r2, r5
 8009658:	4b12      	ldr	r3, [pc, #72]	@ (80096a4 <_vfiprintf_r+0x228>)
 800965a:	a904      	add	r1, sp, #16
 800965c:	4630      	mov	r0, r6
 800965e:	f7fb feb9 	bl	80053d4 <_printf_float>
 8009662:	4607      	mov	r7, r0
 8009664:	1c78      	adds	r0, r7, #1
 8009666:	d1d6      	bne.n	8009616 <_vfiprintf_r+0x19a>
 8009668:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800966a:	07d9      	lsls	r1, r3, #31
 800966c:	d405      	bmi.n	800967a <_vfiprintf_r+0x1fe>
 800966e:	89ab      	ldrh	r3, [r5, #12]
 8009670:	059a      	lsls	r2, r3, #22
 8009672:	d402      	bmi.n	800967a <_vfiprintf_r+0x1fe>
 8009674:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009676:	f7fc fe1d 	bl	80062b4 <__retarget_lock_release_recursive>
 800967a:	89ab      	ldrh	r3, [r5, #12]
 800967c:	065b      	lsls	r3, r3, #25
 800967e:	f53f af1f 	bmi.w	80094c0 <_vfiprintf_r+0x44>
 8009682:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009684:	e71e      	b.n	80094c4 <_vfiprintf_r+0x48>
 8009686:	ab03      	add	r3, sp, #12
 8009688:	9300      	str	r3, [sp, #0]
 800968a:	462a      	mov	r2, r5
 800968c:	4b05      	ldr	r3, [pc, #20]	@ (80096a4 <_vfiprintf_r+0x228>)
 800968e:	a904      	add	r1, sp, #16
 8009690:	4630      	mov	r0, r6
 8009692:	f7fc f937 	bl	8005904 <_printf_i>
 8009696:	e7e4      	b.n	8009662 <_vfiprintf_r+0x1e6>
 8009698:	08009ed1 	.word	0x08009ed1
 800969c:	08009edb 	.word	0x08009edb
 80096a0:	080053d5 	.word	0x080053d5
 80096a4:	08009459 	.word	0x08009459
 80096a8:	08009ed7 	.word	0x08009ed7

080096ac <__swbuf_r>:
 80096ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ae:	460e      	mov	r6, r1
 80096b0:	4614      	mov	r4, r2
 80096b2:	4605      	mov	r5, r0
 80096b4:	b118      	cbz	r0, 80096be <__swbuf_r+0x12>
 80096b6:	6a03      	ldr	r3, [r0, #32]
 80096b8:	b90b      	cbnz	r3, 80096be <__swbuf_r+0x12>
 80096ba:	f7fc fce3 	bl	8006084 <__sinit>
 80096be:	69a3      	ldr	r3, [r4, #24]
 80096c0:	60a3      	str	r3, [r4, #8]
 80096c2:	89a3      	ldrh	r3, [r4, #12]
 80096c4:	071a      	lsls	r2, r3, #28
 80096c6:	d501      	bpl.n	80096cc <__swbuf_r+0x20>
 80096c8:	6923      	ldr	r3, [r4, #16]
 80096ca:	b943      	cbnz	r3, 80096de <__swbuf_r+0x32>
 80096cc:	4621      	mov	r1, r4
 80096ce:	4628      	mov	r0, r5
 80096d0:	f000 f82a 	bl	8009728 <__swsetup_r>
 80096d4:	b118      	cbz	r0, 80096de <__swbuf_r+0x32>
 80096d6:	f04f 37ff 	mov.w	r7, #4294967295
 80096da:	4638      	mov	r0, r7
 80096dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096de:	6823      	ldr	r3, [r4, #0]
 80096e0:	6922      	ldr	r2, [r4, #16]
 80096e2:	1a98      	subs	r0, r3, r2
 80096e4:	6963      	ldr	r3, [r4, #20]
 80096e6:	b2f6      	uxtb	r6, r6
 80096e8:	4283      	cmp	r3, r0
 80096ea:	4637      	mov	r7, r6
 80096ec:	dc05      	bgt.n	80096fa <__swbuf_r+0x4e>
 80096ee:	4621      	mov	r1, r4
 80096f0:	4628      	mov	r0, r5
 80096f2:	f7ff fa47 	bl	8008b84 <_fflush_r>
 80096f6:	2800      	cmp	r0, #0
 80096f8:	d1ed      	bne.n	80096d6 <__swbuf_r+0x2a>
 80096fa:	68a3      	ldr	r3, [r4, #8]
 80096fc:	3b01      	subs	r3, #1
 80096fe:	60a3      	str	r3, [r4, #8]
 8009700:	6823      	ldr	r3, [r4, #0]
 8009702:	1c5a      	adds	r2, r3, #1
 8009704:	6022      	str	r2, [r4, #0]
 8009706:	701e      	strb	r6, [r3, #0]
 8009708:	6962      	ldr	r2, [r4, #20]
 800970a:	1c43      	adds	r3, r0, #1
 800970c:	429a      	cmp	r2, r3
 800970e:	d004      	beq.n	800971a <__swbuf_r+0x6e>
 8009710:	89a3      	ldrh	r3, [r4, #12]
 8009712:	07db      	lsls	r3, r3, #31
 8009714:	d5e1      	bpl.n	80096da <__swbuf_r+0x2e>
 8009716:	2e0a      	cmp	r6, #10
 8009718:	d1df      	bne.n	80096da <__swbuf_r+0x2e>
 800971a:	4621      	mov	r1, r4
 800971c:	4628      	mov	r0, r5
 800971e:	f7ff fa31 	bl	8008b84 <_fflush_r>
 8009722:	2800      	cmp	r0, #0
 8009724:	d0d9      	beq.n	80096da <__swbuf_r+0x2e>
 8009726:	e7d6      	b.n	80096d6 <__swbuf_r+0x2a>

08009728 <__swsetup_r>:
 8009728:	b538      	push	{r3, r4, r5, lr}
 800972a:	4b29      	ldr	r3, [pc, #164]	@ (80097d0 <__swsetup_r+0xa8>)
 800972c:	4605      	mov	r5, r0
 800972e:	6818      	ldr	r0, [r3, #0]
 8009730:	460c      	mov	r4, r1
 8009732:	b118      	cbz	r0, 800973c <__swsetup_r+0x14>
 8009734:	6a03      	ldr	r3, [r0, #32]
 8009736:	b90b      	cbnz	r3, 800973c <__swsetup_r+0x14>
 8009738:	f7fc fca4 	bl	8006084 <__sinit>
 800973c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009740:	0719      	lsls	r1, r3, #28
 8009742:	d422      	bmi.n	800978a <__swsetup_r+0x62>
 8009744:	06da      	lsls	r2, r3, #27
 8009746:	d407      	bmi.n	8009758 <__swsetup_r+0x30>
 8009748:	2209      	movs	r2, #9
 800974a:	602a      	str	r2, [r5, #0]
 800974c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009750:	81a3      	strh	r3, [r4, #12]
 8009752:	f04f 30ff 	mov.w	r0, #4294967295
 8009756:	e033      	b.n	80097c0 <__swsetup_r+0x98>
 8009758:	0758      	lsls	r0, r3, #29
 800975a:	d512      	bpl.n	8009782 <__swsetup_r+0x5a>
 800975c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800975e:	b141      	cbz	r1, 8009772 <__swsetup_r+0x4a>
 8009760:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009764:	4299      	cmp	r1, r3
 8009766:	d002      	beq.n	800976e <__swsetup_r+0x46>
 8009768:	4628      	mov	r0, r5
 800976a:	f7fd fbf9 	bl	8006f60 <_free_r>
 800976e:	2300      	movs	r3, #0
 8009770:	6363      	str	r3, [r4, #52]	@ 0x34
 8009772:	89a3      	ldrh	r3, [r4, #12]
 8009774:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009778:	81a3      	strh	r3, [r4, #12]
 800977a:	2300      	movs	r3, #0
 800977c:	6063      	str	r3, [r4, #4]
 800977e:	6923      	ldr	r3, [r4, #16]
 8009780:	6023      	str	r3, [r4, #0]
 8009782:	89a3      	ldrh	r3, [r4, #12]
 8009784:	f043 0308 	orr.w	r3, r3, #8
 8009788:	81a3      	strh	r3, [r4, #12]
 800978a:	6923      	ldr	r3, [r4, #16]
 800978c:	b94b      	cbnz	r3, 80097a2 <__swsetup_r+0x7a>
 800978e:	89a3      	ldrh	r3, [r4, #12]
 8009790:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009794:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009798:	d003      	beq.n	80097a2 <__swsetup_r+0x7a>
 800979a:	4621      	mov	r1, r4
 800979c:	4628      	mov	r0, r5
 800979e:	f000 f883 	bl	80098a8 <__smakebuf_r>
 80097a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80097a6:	f013 0201 	ands.w	r2, r3, #1
 80097aa:	d00a      	beq.n	80097c2 <__swsetup_r+0x9a>
 80097ac:	2200      	movs	r2, #0
 80097ae:	60a2      	str	r2, [r4, #8]
 80097b0:	6962      	ldr	r2, [r4, #20]
 80097b2:	4252      	negs	r2, r2
 80097b4:	61a2      	str	r2, [r4, #24]
 80097b6:	6922      	ldr	r2, [r4, #16]
 80097b8:	b942      	cbnz	r2, 80097cc <__swsetup_r+0xa4>
 80097ba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80097be:	d1c5      	bne.n	800974c <__swsetup_r+0x24>
 80097c0:	bd38      	pop	{r3, r4, r5, pc}
 80097c2:	0799      	lsls	r1, r3, #30
 80097c4:	bf58      	it	pl
 80097c6:	6962      	ldrpl	r2, [r4, #20]
 80097c8:	60a2      	str	r2, [r4, #8]
 80097ca:	e7f4      	b.n	80097b6 <__swsetup_r+0x8e>
 80097cc:	2000      	movs	r0, #0
 80097ce:	e7f7      	b.n	80097c0 <__swsetup_r+0x98>
 80097d0:	2000001c 	.word	0x2000001c

080097d4 <_raise_r>:
 80097d4:	291f      	cmp	r1, #31
 80097d6:	b538      	push	{r3, r4, r5, lr}
 80097d8:	4605      	mov	r5, r0
 80097da:	460c      	mov	r4, r1
 80097dc:	d904      	bls.n	80097e8 <_raise_r+0x14>
 80097de:	2316      	movs	r3, #22
 80097e0:	6003      	str	r3, [r0, #0]
 80097e2:	f04f 30ff 	mov.w	r0, #4294967295
 80097e6:	bd38      	pop	{r3, r4, r5, pc}
 80097e8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80097ea:	b112      	cbz	r2, 80097f2 <_raise_r+0x1e>
 80097ec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80097f0:	b94b      	cbnz	r3, 8009806 <_raise_r+0x32>
 80097f2:	4628      	mov	r0, r5
 80097f4:	f000 f830 	bl	8009858 <_getpid_r>
 80097f8:	4622      	mov	r2, r4
 80097fa:	4601      	mov	r1, r0
 80097fc:	4628      	mov	r0, r5
 80097fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009802:	f000 b817 	b.w	8009834 <_kill_r>
 8009806:	2b01      	cmp	r3, #1
 8009808:	d00a      	beq.n	8009820 <_raise_r+0x4c>
 800980a:	1c59      	adds	r1, r3, #1
 800980c:	d103      	bne.n	8009816 <_raise_r+0x42>
 800980e:	2316      	movs	r3, #22
 8009810:	6003      	str	r3, [r0, #0]
 8009812:	2001      	movs	r0, #1
 8009814:	e7e7      	b.n	80097e6 <_raise_r+0x12>
 8009816:	2100      	movs	r1, #0
 8009818:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800981c:	4620      	mov	r0, r4
 800981e:	4798      	blx	r3
 8009820:	2000      	movs	r0, #0
 8009822:	e7e0      	b.n	80097e6 <_raise_r+0x12>

08009824 <raise>:
 8009824:	4b02      	ldr	r3, [pc, #8]	@ (8009830 <raise+0xc>)
 8009826:	4601      	mov	r1, r0
 8009828:	6818      	ldr	r0, [r3, #0]
 800982a:	f7ff bfd3 	b.w	80097d4 <_raise_r>
 800982e:	bf00      	nop
 8009830:	2000001c 	.word	0x2000001c

08009834 <_kill_r>:
 8009834:	b538      	push	{r3, r4, r5, lr}
 8009836:	4d07      	ldr	r5, [pc, #28]	@ (8009854 <_kill_r+0x20>)
 8009838:	2300      	movs	r3, #0
 800983a:	4604      	mov	r4, r0
 800983c:	4608      	mov	r0, r1
 800983e:	4611      	mov	r1, r2
 8009840:	602b      	str	r3, [r5, #0]
 8009842:	f7f9 f870 	bl	8002926 <_kill>
 8009846:	1c43      	adds	r3, r0, #1
 8009848:	d102      	bne.n	8009850 <_kill_r+0x1c>
 800984a:	682b      	ldr	r3, [r5, #0]
 800984c:	b103      	cbz	r3, 8009850 <_kill_r+0x1c>
 800984e:	6023      	str	r3, [r4, #0]
 8009850:	bd38      	pop	{r3, r4, r5, pc}
 8009852:	bf00      	nop
 8009854:	200005fc 	.word	0x200005fc

08009858 <_getpid_r>:
 8009858:	f7f9 b85d 	b.w	8002916 <_getpid>

0800985c <__swhatbuf_r>:
 800985c:	b570      	push	{r4, r5, r6, lr}
 800985e:	460c      	mov	r4, r1
 8009860:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009864:	2900      	cmp	r1, #0
 8009866:	b096      	sub	sp, #88	@ 0x58
 8009868:	4615      	mov	r5, r2
 800986a:	461e      	mov	r6, r3
 800986c:	da0d      	bge.n	800988a <__swhatbuf_r+0x2e>
 800986e:	89a3      	ldrh	r3, [r4, #12]
 8009870:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009874:	f04f 0100 	mov.w	r1, #0
 8009878:	bf14      	ite	ne
 800987a:	2340      	movne	r3, #64	@ 0x40
 800987c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009880:	2000      	movs	r0, #0
 8009882:	6031      	str	r1, [r6, #0]
 8009884:	602b      	str	r3, [r5, #0]
 8009886:	b016      	add	sp, #88	@ 0x58
 8009888:	bd70      	pop	{r4, r5, r6, pc}
 800988a:	466a      	mov	r2, sp
 800988c:	f000 f848 	bl	8009920 <_fstat_r>
 8009890:	2800      	cmp	r0, #0
 8009892:	dbec      	blt.n	800986e <__swhatbuf_r+0x12>
 8009894:	9901      	ldr	r1, [sp, #4]
 8009896:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800989a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800989e:	4259      	negs	r1, r3
 80098a0:	4159      	adcs	r1, r3
 80098a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80098a6:	e7eb      	b.n	8009880 <__swhatbuf_r+0x24>

080098a8 <__smakebuf_r>:
 80098a8:	898b      	ldrh	r3, [r1, #12]
 80098aa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80098ac:	079d      	lsls	r5, r3, #30
 80098ae:	4606      	mov	r6, r0
 80098b0:	460c      	mov	r4, r1
 80098b2:	d507      	bpl.n	80098c4 <__smakebuf_r+0x1c>
 80098b4:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80098b8:	6023      	str	r3, [r4, #0]
 80098ba:	6123      	str	r3, [r4, #16]
 80098bc:	2301      	movs	r3, #1
 80098be:	6163      	str	r3, [r4, #20]
 80098c0:	b003      	add	sp, #12
 80098c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80098c4:	ab01      	add	r3, sp, #4
 80098c6:	466a      	mov	r2, sp
 80098c8:	f7ff ffc8 	bl	800985c <__swhatbuf_r>
 80098cc:	9f00      	ldr	r7, [sp, #0]
 80098ce:	4605      	mov	r5, r0
 80098d0:	4639      	mov	r1, r7
 80098d2:	4630      	mov	r0, r6
 80098d4:	f7fd fbb8 	bl	8007048 <_malloc_r>
 80098d8:	b948      	cbnz	r0, 80098ee <__smakebuf_r+0x46>
 80098da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098de:	059a      	lsls	r2, r3, #22
 80098e0:	d4ee      	bmi.n	80098c0 <__smakebuf_r+0x18>
 80098e2:	f023 0303 	bic.w	r3, r3, #3
 80098e6:	f043 0302 	orr.w	r3, r3, #2
 80098ea:	81a3      	strh	r3, [r4, #12]
 80098ec:	e7e2      	b.n	80098b4 <__smakebuf_r+0xc>
 80098ee:	89a3      	ldrh	r3, [r4, #12]
 80098f0:	6020      	str	r0, [r4, #0]
 80098f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80098f6:	81a3      	strh	r3, [r4, #12]
 80098f8:	9b01      	ldr	r3, [sp, #4]
 80098fa:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80098fe:	b15b      	cbz	r3, 8009918 <__smakebuf_r+0x70>
 8009900:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009904:	4630      	mov	r0, r6
 8009906:	f000 f81d 	bl	8009944 <_isatty_r>
 800990a:	b128      	cbz	r0, 8009918 <__smakebuf_r+0x70>
 800990c:	89a3      	ldrh	r3, [r4, #12]
 800990e:	f023 0303 	bic.w	r3, r3, #3
 8009912:	f043 0301 	orr.w	r3, r3, #1
 8009916:	81a3      	strh	r3, [r4, #12]
 8009918:	89a3      	ldrh	r3, [r4, #12]
 800991a:	431d      	orrs	r5, r3
 800991c:	81a5      	strh	r5, [r4, #12]
 800991e:	e7cf      	b.n	80098c0 <__smakebuf_r+0x18>

08009920 <_fstat_r>:
 8009920:	b538      	push	{r3, r4, r5, lr}
 8009922:	4d07      	ldr	r5, [pc, #28]	@ (8009940 <_fstat_r+0x20>)
 8009924:	2300      	movs	r3, #0
 8009926:	4604      	mov	r4, r0
 8009928:	4608      	mov	r0, r1
 800992a:	4611      	mov	r1, r2
 800992c:	602b      	str	r3, [r5, #0]
 800992e:	f7f9 f83e 	bl	80029ae <_fstat>
 8009932:	1c43      	adds	r3, r0, #1
 8009934:	d102      	bne.n	800993c <_fstat_r+0x1c>
 8009936:	682b      	ldr	r3, [r5, #0]
 8009938:	b103      	cbz	r3, 800993c <_fstat_r+0x1c>
 800993a:	6023      	str	r3, [r4, #0]
 800993c:	bd38      	pop	{r3, r4, r5, pc}
 800993e:	bf00      	nop
 8009940:	200005fc 	.word	0x200005fc

08009944 <_isatty_r>:
 8009944:	b538      	push	{r3, r4, r5, lr}
 8009946:	4d06      	ldr	r5, [pc, #24]	@ (8009960 <_isatty_r+0x1c>)
 8009948:	2300      	movs	r3, #0
 800994a:	4604      	mov	r4, r0
 800994c:	4608      	mov	r0, r1
 800994e:	602b      	str	r3, [r5, #0]
 8009950:	f7f9 f83d 	bl	80029ce <_isatty>
 8009954:	1c43      	adds	r3, r0, #1
 8009956:	d102      	bne.n	800995e <_isatty_r+0x1a>
 8009958:	682b      	ldr	r3, [r5, #0]
 800995a:	b103      	cbz	r3, 800995e <_isatty_r+0x1a>
 800995c:	6023      	str	r3, [r4, #0]
 800995e:	bd38      	pop	{r3, r4, r5, pc}
 8009960:	200005fc 	.word	0x200005fc

08009964 <_init>:
 8009964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009966:	bf00      	nop
 8009968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800996a:	bc08      	pop	{r3}
 800996c:	469e      	mov	lr, r3
 800996e:	4770      	bx	lr

08009970 <_fini>:
 8009970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009972:	bf00      	nop
 8009974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009976:	bc08      	pop	{r3}
 8009978:	469e      	mov	lr, r3
 800997a:	4770      	bx	lr
