# GLS, Synthesis-Simulation Mismatch and Blocking/Mon-Blocking Statements

## Why is gate level simulation necessary

## Introduction to open-source simulator iverilog




## Lab Using iverilog and gtkwave
  








