<!doctype html>
<html>
<head>
<title>ID_ISAR1 (R5_DBG_0) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___r5_dbg_0.html")>R5_DBG_0 Module</a> &gt; ID_ISAR1 (R5_DBG_0) Register</p><h1>ID_ISAR1 (R5_DBG_0) Register</h1>
<h2>ID_ISAR1 (R5_DBG_0) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ID_ISAR1</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000D44</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FEBF0D44 (CORESIGHT_R5_DBG_0)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x13112111</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ISA Feature Register 1</td></tr>
</table>
<p></p>
<h2>ID_ISAR1 (R5_DBG_0) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>Jazelle</td><td class="center">31:28</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for Jazelle instructions. 0x1= the processor supports:<br/>. BXJ instruction<br/>. J bit in PSRs</td></tr>
<tr valign=top><td>Interworking</td><td class="center">27:24</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x3</td><td>Indicates support for interworking instructions. 0x3= the processor supports:<br/>. BX, and T bit in PSRs<br/>. BLX, and PC loads have BX behavior<br/>. Data-processing instr in the Arm instruction set with the PC as the destination and the S bit clear have BX-like behavior</td></tr>
<tr valign=top><td>Immediate</td><td class="center">23:20</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for immediate instructions. 0x1= the processor supports:<br/>. the MOVT instruction<br/>. MOV instruction encodings with 16-bit immediates<br/>. Thumb ADD and SUB instr with 12-bit immediates</td></tr>
<tr valign=top><td>ITE</td><td class="center">19:16</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for if then instructions. 0x1= the processor supports ITinstructions</td></tr>
<tr valign=top><td>Extend</td><td class="center">15:12</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x2</td><td>Indicates support for sign or zero extend instructions. 0x2= the processor supports:<br/>. SXTB, SXTB16, SXTH, UXTB, UXTB16, and UXTH<br/>. SXTAB, SXTAB16, SXTAH, UXTAB, UXTAB16, and UXTAH</td></tr>
<tr valign=top><td>Exception_2</td><td class="center">11:8</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for exception 2 instructions. 0x1= the processor supports:<br/>RFE, SRS, and CPS</td></tr>
<tr valign=top><td>Exception_1</td><td class="center"> 7:4</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for exception 1 instructions. 0x1= the processor supports:<br/>LDM(exception return), LDM(user registers), and STM(user registers).</td></tr>
<tr valign=top><td>Endian</td><td class="center"> 3:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>Indicates support for endianness control instructions. 0x1= the processor supports:<br/>SETENDand E bit in PSRs</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>