--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml pong_top.twx pong_top.ncd -o pong_top.twr pong_top.pcf -ucf
Basys2.ucf

Design file:              pong_top.ncd
Physical constraint file: pong_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.
1 logic loop found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! unit/alien_boss_alive_reg_or0000  SLICE_X14Y21.Y    SLICE_X14Y21.G3  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 384687 paths analyzed, 1342 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.929ns.
--------------------------------------------------------------------------------

Paths for end point graph_unit/ship_y_reg_3 (SLICE_X26Y39.F1), 2319 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          graph_unit/ship_y_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.926ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.033 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to graph_unit/ship_y_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X3Y31.G4       net (fanout=42)       2.398   vga_sync_unit/v_count_reg<3>
    SLICE_X3Y31.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y31.F4       net (fanout=3)        0.060   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y31.X        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y25.F1      net (fanout=12)       1.617   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y25.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<4>
                                                       graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.G2      net (fanout=1)        0.492   graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.G3      net (fanout=1)        0.300   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.X       Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X19Y25.G1      net (fanout=6)        1.005   graph_unit/rom_bit_alien_boss1
    SLICE_X19Y25.Y       Tilo                  0.612   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X24Y34.G4      net (fanout=6)        1.355   graph_unit/N68
    SLICE_X24Y34.Y       Tilo                  0.660   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X26Y39.F1      net (fanout=14)       1.362   graph_unit/ship_x_reg_or0001
    SLICE_X26Y39.CLK     Tfck                  0.776   graph_unit/ship_y_reg<3>
                                                       graph_unit/ship_y_reg_mux0000<6>
                                                       graph_unit/ship_y_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     14.926ns (6.337ns logic, 8.589ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          graph_unit/ship_y_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.825ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.033 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to graph_unit/ship_y_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X3Y31.G4       net (fanout=42)       2.398   vga_sync_unit/v_count_reg<3>
    SLICE_X3Y31.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X2Y29.G4       net (fanout=3)        0.362   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X2Y29.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y31.F2       net (fanout=10)       0.673   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y31.X        Tilo                  0.660   graph_unit/rom_data_alien_boss<8>
                                                       graph_unit/rom_data_alien_boss<8>
    SLICE_X3Y23.G4       net (fanout=1)        0.732   graph_unit/rom_data_alien_boss<8>
    SLICE_X3Y23.X        Tif5x                 0.890   N195
                                                       graph_unit/Mmux_rom_bit_alien_boss_3_SW0_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_3_SW0
    SLICE_X14Y22.F4      net (fanout=1)        0.553   N195
    SLICE_X14Y22.X       Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X19Y25.G1      net (fanout=6)        1.005   graph_unit/rom_bit_alien_boss1
    SLICE_X19Y25.Y       Tilo                  0.612   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X24Y34.G4      net (fanout=6)        1.355   graph_unit/N68
    SLICE_X24Y34.Y       Tilo                  0.660   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X26Y39.F1      net (fanout=14)       1.362   graph_unit/ship_x_reg_or0001
    SLICE_X26Y39.CLK     Tfck                  0.776   graph_unit/ship_y_reg<3>
                                                       graph_unit/ship_y_reg_mux0000<6>
                                                       graph_unit/ship_y_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     14.825ns (6.385ns logic, 8.440ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          graph_unit/ship_y_reg_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.612ns (Levels of Logic = 8)
  Clock Path Skew:      -0.003ns (0.033 - 0.036)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to graph_unit/ship_y_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X3Y31.G2       net (fanout=45)       2.032   vga_sync_unit/v_count_reg<2>
    SLICE_X3Y31.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y31.F4       net (fanout=3)        0.060   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y31.X        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y25.F1      net (fanout=12)       1.617   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y25.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<4>
                                                       graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.G2      net (fanout=1)        0.492   graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.G3      net (fanout=1)        0.300   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.X       Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X19Y25.G1      net (fanout=6)        1.005   graph_unit/rom_bit_alien_boss1
    SLICE_X19Y25.Y       Tilo                  0.612   graph_unit/ship_x_reg_not0002
                                                       graph_unit/ship_got_hit1
    SLICE_X24Y34.G4      net (fanout=6)        1.355   graph_unit/N68
    SLICE_X24Y34.Y       Tilo                  0.660   graph_unit/ship_y_reg<1>
                                                       graph_unit/ship_x_reg_or00011
    SLICE_X26Y39.F1      net (fanout=14)       1.362   graph_unit/ship_x_reg_or0001
    SLICE_X26Y39.CLK     Tfck                  0.776   graph_unit/ship_y_reg<3>
                                                       graph_unit/ship_y_reg_mux0000<6>
                                                       graph_unit/ship_y_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     14.612ns (6.389ns logic, 8.223ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_1 (SLICE_X20Y20.F1), 6022 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.606ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X3Y31.G4       net (fanout=42)       2.398   vga_sync_unit/v_count_reg<3>
    SLICE_X3Y31.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y31.F4       net (fanout=3)        0.060   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y31.X        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y25.F1      net (fanout=12)       1.617   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y25.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<4>
                                                       graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.G2      net (fanout=1)        0.492   graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.G3      net (fanout=1)        0.300   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.X       Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y24.G1      net (fanout=6)        0.750   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y24.Y       Tilo                  0.612   graph_unit/ship_projectil_3_hit_reg_or0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y21.G1      net (fanout=5)        1.296   graph_unit/rd_alien_boss_on
    SLICE_X18Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>311_SW0_SW0_SW0
    SLICE_X18Y21.F3      net (fanout=1)        0.020   rgb_next<0>311_SW0_SW0_SW0/O
    SLICE_X18Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>376
    SLICE_X20Y20.F1      net (fanout=3)        0.676   N8
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>68
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.606ns (6.997ns logic, 7.609ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.495ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.505ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X3Y31.G4       net (fanout=42)       2.398   vga_sync_unit/v_count_reg<3>
    SLICE_X3Y31.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X2Y29.G4       net (fanout=3)        0.362   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X2Y29.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y31.F2       net (fanout=10)       0.673   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y31.X        Tilo                  0.660   graph_unit/rom_data_alien_boss<8>
                                                       graph_unit/rom_data_alien_boss<8>
    SLICE_X3Y23.G4       net (fanout=1)        0.732   graph_unit/rom_data_alien_boss<8>
    SLICE_X3Y23.X        Tif5x                 0.890   N195
                                                       graph_unit/Mmux_rom_bit_alien_boss_3_SW0_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_3_SW0
    SLICE_X14Y22.F4      net (fanout=1)        0.553   N195
    SLICE_X14Y22.X       Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y24.G1      net (fanout=6)        0.750   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y24.Y       Tilo                  0.612   graph_unit/ship_projectil_3_hit_reg_or0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y21.G1      net (fanout=5)        1.296   graph_unit/rd_alien_boss_on
    SLICE_X18Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>311_SW0_SW0_SW0
    SLICE_X18Y21.F3      net (fanout=1)        0.020   rgb_next<0>311_SW0_SW0_SW0/O
    SLICE_X18Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>376
    SLICE_X20Y20.F1      net (fanout=3)        0.676   N8
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>68
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.505ns (7.045ns logic, 7.460ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          rgb_reg_1 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.292ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to rgb_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X3Y31.G2       net (fanout=45)       2.032   vga_sync_unit/v_count_reg<2>
    SLICE_X3Y31.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y31.F4       net (fanout=3)        0.060   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y31.X        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y25.F1      net (fanout=12)       1.617   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y25.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<4>
                                                       graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.G2      net (fanout=1)        0.492   graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.G3      net (fanout=1)        0.300   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.X       Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y24.G1      net (fanout=6)        0.750   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y24.Y       Tilo                  0.612   graph_unit/ship_projectil_3_hit_reg_or0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y21.G1      net (fanout=5)        1.296   graph_unit/rd_alien_boss_on
    SLICE_X18Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>311_SW0_SW0_SW0
    SLICE_X18Y21.F3      net (fanout=1)        0.020   rgb_next<0>311_SW0_SW0_SW0/O
    SLICE_X18Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>376
    SLICE_X20Y20.F1      net (fanout=3)        0.676   N8
    SLICE_X20Y20.CLK     Tfck                  0.776   rgb_reg<1>
                                                       rgb_next<1>68
                                                       rgb_reg_1
    -------------------------------------------------  ---------------------------
    Total                                     14.292ns (7.049ns logic, 7.243ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point rgb_reg_0 (SLICE_X19Y19.F1), 6022 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.591ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X3Y31.G4       net (fanout=42)       2.398   vga_sync_unit/v_count_reg<3>
    SLICE_X3Y31.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y31.F4       net (fanout=3)        0.060   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y31.X        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y25.F1      net (fanout=12)       1.617   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y25.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<4>
                                                       graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.G2      net (fanout=1)        0.492   graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.G3      net (fanout=1)        0.300   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.X       Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y24.G1      net (fanout=6)        0.750   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y24.Y       Tilo                  0.612   graph_unit/ship_projectil_3_hit_reg_or0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y21.G1      net (fanout=5)        1.296   graph_unit/rd_alien_boss_on
    SLICE_X18Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>311_SW0_SW0_SW0
    SLICE_X18Y21.F3      net (fanout=1)        0.020   rgb_next<0>311_SW0_SW0_SW0/O
    SLICE_X18Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>376
    SLICE_X19Y19.F1      net (fanout=3)        0.709   N8
    SLICE_X19Y19.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>95
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.591ns (6.949ns logic, 7.642ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_3 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.490ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_3 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.XQ      Tcko                  0.515   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_3
    SLICE_X3Y31.G4       net (fanout=42)       2.398   vga_sync_unit/v_count_reg<3>
    SLICE_X3Y31.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X2Y29.G4       net (fanout=3)        0.362   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X2Y29.Y        Tilo                  0.660   graph_unit/Mrom_rom_data_alien_boss_rom00007
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<3>11
    SLICE_X0Y31.F2       net (fanout=10)       0.673   graph_unit/rom_addr_alien_boss<3>
    SLICE_X0Y31.X        Tilo                  0.660   graph_unit/rom_data_alien_boss<8>
                                                       graph_unit/rom_data_alien_boss<8>
    SLICE_X3Y23.G4       net (fanout=1)        0.732   graph_unit/rom_data_alien_boss<8>
    SLICE_X3Y23.X        Tif5x                 0.890   N195
                                                       graph_unit/Mmux_rom_bit_alien_boss_3_SW0_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_3_SW0
    SLICE_X14Y22.F4      net (fanout=1)        0.553   N195
    SLICE_X14Y22.X       Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_G
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y24.G1      net (fanout=6)        0.750   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y24.Y       Tilo                  0.612   graph_unit/ship_projectil_3_hit_reg_or0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y21.G1      net (fanout=5)        1.296   graph_unit/rd_alien_boss_on
    SLICE_X18Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>311_SW0_SW0_SW0
    SLICE_X18Y21.F3      net (fanout=1)        0.020   rgb_next<0>311_SW0_SW0_SW0/O
    SLICE_X18Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>376
    SLICE_X19Y19.F1      net (fanout=3)        0.709   N8
    SLICE_X19Y19.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>95
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.490ns (6.997ns logic, 7.493ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/v_count_reg_2 (FF)
  Destination:          rgb_reg_0 (FF)
  Requirement:          40.000ns
  Data Path Delay:      14.277ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/v_count_reg_2 to rgb_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y16.YQ      Tcko                  0.567   vga_sync_unit/v_count_reg<3>
                                                       vga_sync_unit/v_count_reg_2
    SLICE_X3Y31.G2       net (fanout=45)       2.032   vga_sync_unit/v_count_reg<2>
    SLICE_X3Y31.Y        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_cy<1>11
    SLICE_X3Y31.F4       net (fanout=3)        0.060   graph_unit/Msub_rom_addr_alien_boss_cy<1>
    SLICE_X3Y31.X        Tilo                  0.612   graph_unit/rom_addr_alien_boss<2>
                                                       graph_unit/Msub_rom_addr_alien_boss_xor<2>11
    SLICE_X12Y25.F1      net (fanout=12)       1.617   graph_unit/rom_addr_alien_boss<2>
    SLICE_X12Y25.X       Tilo                  0.660   graph_unit/rom_data_alien_boss<4>
                                                       graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.G2      net (fanout=1)        0.492   graph_unit/rom_data_alien_boss<4>
    SLICE_X13Y24.X       Tif5x                 0.890   graph_unit/Mmux_rom_bit_alien_boss_8_f5
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.G3      net (fanout=1)        0.300   graph_unit/Mmux_rom_bit_alien_boss_8_f5
    SLICE_X14Y22.X       Tif5x                 1.000   graph_unit/rom_bit_alien_boss1
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5_F
                                                       graph_unit/Mmux_rom_bit_alien_boss_2_f5
    SLICE_X15Y24.G1      net (fanout=6)        0.750   graph_unit/rom_bit_alien_boss1
    SLICE_X15Y24.Y       Tilo                  0.612   graph_unit/ship_projectil_3_hit_reg_or0000
                                                       graph_unit/rd_alien_boss_on_and0000
    SLICE_X18Y21.G1      net (fanout=5)        1.296   graph_unit/rd_alien_boss_on
    SLICE_X18Y21.Y       Tilo                  0.660   N8
                                                       rgb_next<0>311_SW0_SW0_SW0
    SLICE_X18Y21.F3      net (fanout=1)        0.020   rgb_next<0>311_SW0_SW0_SW0/O
    SLICE_X18Y21.X       Tilo                  0.660   N8
                                                       rgb_next<0>376
    SLICE_X19Y19.F1      net (fanout=3)        0.709   N8
    SLICE_X19Y19.CLK     Tfck                  0.728   rgb_reg<0>
                                                       rgb_next<0>95
                                                       rgb_reg_0
    -------------------------------------------------  ---------------------------
    Total                                     14.277ns (7.001ns logic, 7.276ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_7 (SLICE_X8Y42.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.844ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_7 (FF)
  Destination:          keyboard_unit/ps2_code_reg_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_7 to keyboard_unit/ps2_code_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.XQ       Tcko                  0.411   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_7
    SLICE_X8Y42.BX       net (fanout=1)        0.317   keyboard_unit/ps2_code_next<7>
    SLICE_X8Y42.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.527ns logic, 0.317ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_3 (SLICE_X8Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.850ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_3 (FF)
  Destination:          keyboard_unit/ps2_code_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.019 - 0.012)
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_3 to keyboard_unit/ps2_code_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y41.XQ       Tcko                  0.412   keyboard_unit/ps2_code_next<3>
                                                       keyboard_unit/ps2_code_next_3
    SLICE_X8Y43.BX       net (fanout=1)        0.329   keyboard_unit/ps2_code_next<3>
    SLICE_X8Y43.CLK      Tckdi       (-Th)    -0.116   keyboard_unit/ps2_code_reg<3>
                                                       keyboard_unit/ps2_code_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.528ns logic, 0.329ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------

Paths for end point keyboard_unit/ps2_code_reg_6 (SLICE_X8Y42.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_unit/ps2_code_next_6 (FF)
  Destination:          keyboard_unit/ps2_code_reg_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.871ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 40.000ns
  Destination Clock:    clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_unit/ps2_code_next_6 to keyboard_unit/ps2_code_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y43.YQ       Tcko                  0.409   keyboard_unit/ps2_code_next<7>
                                                       keyboard_unit/ps2_code_next_6
    SLICE_X8Y42.BY       net (fanout=1)        0.330   keyboard_unit/ps2_code_next<6>
    SLICE_X8Y42.CLK      Tckdi       (-Th)    -0.132   keyboard_unit/ps2_code_reg<7>
                                                       keyboard_unit/ps2_code_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      0.871ns (0.541ns logic, 0.330ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/alien_boss_x_reg<6>/SR
  Logical resource: graph_unit/alien_boss_x_reg_6/SR
  Location pin: SLICE_X17Y31.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/alien_boss_x_reg<6>/SR
  Logical resource: graph_unit/alien_boss_x_reg_6/SR
  Location pin: SLICE_X17Y31.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------
Slack: 37.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: graph_unit/shoot_counter_reg<3>/SR
  Logical resource: graph_unit/shoot_counter_reg_3/SR
  Location pin: SLICE_X21Y22.SR
  Clock network: graph_unit/alien_boss_lives_reg_or0000
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |   14.929|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 384687 paths, 0 nets, and 5400 connections

Design statistics:
   Minimum period:  14.929ns{1}   (Maximum frequency:  66.984MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 24 09:00:50 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 357 MB



