-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity eclair_forward_layer_2_1_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    x_0_val : IN STD_LOGIC_VECTOR (15 downto 0);
    x_1_val : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_ap_vld : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_ap_vld : OUT STD_LOGIC;
    LUT_B0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    LUT_B0_ce0 : OUT STD_LOGIC;
    LUT_B0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    LUT_B1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    LUT_B1_ce0 : OUT STD_LOGIC;
    LUT_B1_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    LUT_B2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    LUT_B2_ce0 : OUT STD_LOGIC;
    LUT_B2_q0 : IN STD_LOGIC_VECTOR (9 downto 0);
    LUT_B3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    LUT_B3_ce0 : OUT STD_LOGIC;
    LUT_B3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_ap_vld : OUT STD_LOGIC;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_ap_vld : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1 : OUT STD_LOGIC;
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of eclair_forward_layer_2_1_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv17_800 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_7FFF : STD_LOGIC_VECTOR (15 downto 0) := "0111111111111111";
    constant ap_const_lv16_8000 : STD_LOGIC_VECTOR (15 downto 0) := "1000000000000000";
    constant ap_const_lv16_13FF : STD_LOGIC_VECTOR (15 downto 0) := "0001001111111111";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv16_400 : STD_LOGIC_VECTOR (15 downto 0) := "0000010000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_80000 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000010000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv20_0 : STD_LOGIC_VECTOR (19 downto 0) := "00000000000000000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal reg_596 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_2_fu_640_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_2689 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_1_fu_708_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_1_reg_2694 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln12_1_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_1_reg_2699 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_2_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_2_reg_2704 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_4_fu_826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_4_reg_2709 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_5_fu_838_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_5_reg_2715 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_883_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_reg_2720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal trunc_ln25_fu_939_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln25_reg_2725 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln19_fu_1033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln19_reg_2730 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_fu_1067_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_reg_2735 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_19_fu_1131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_reg_2741 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_4_fu_1199_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_4_reg_2746 : STD_LOGIC_VECTOR (15 downto 0);
    signal and_ln12_8_fu_1219_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_8_reg_2751 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_6_fu_1259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_6_reg_2756 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_11_fu_1317_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_11_reg_2761 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_11_fu_1329_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_11_reg_2767 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_fu_1341_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_reg_2772 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal trunc_ln19_fu_1360_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln19_reg_2779 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_1495_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_reg_2787 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln25_2_fu_1551_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln25_2_reg_2792 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln19_1_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln19_1_reg_2797 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_1_fu_1679_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_1_reg_2802 : STD_LOGIC_VECTOR (15 downto 0);
    signal k_1_fu_1729_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_1_reg_2848 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln19_1_fu_1748_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln19_1_reg_2855 : STD_LOGIC_VECTOR (1 downto 0);
    signal b1_reg_2863 : STD_LOGIC_VECTOR (9 downto 0);
    signal b3_reg_2868 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_reg_2918 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_fu_1961_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_2993 : STD_LOGIC_VECTOR (15 downto 0);
    signal b1_1_reg_3003 : STD_LOGIC_VECTOR (9 downto 0);
    signal b3_1_reg_3008 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_reg_3058 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln76_1_fu_2103_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_44_fu_2150_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_reg_3108 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal mul_ln76_5_fu_2209_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2636_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal o_sum_fu_2398_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal o_sum_reg_3148 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fu_2667_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal o_sum_1_fu_2571_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal o_sum_1_reg_3159 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmp_59_reg_3164 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_reg_3170 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln70_fu_1715_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_fu_1372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln76_fu_1861_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln76_1_fu_1882_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln70_1_fu_1942_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln47_1_fu_1760_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln76_2_fu_1954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln76_4_fu_2028_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln76_5_fu_2049_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln76_6_fu_2143_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ui_fu_1448_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ui_1_fu_1836_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B0_ce0_local : STD_LOGIC;
    signal LUT_B0_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B1_ce0_local : STD_LOGIC;
    signal LUT_B1_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B2_ce0_local : STD_LOGIC;
    signal LUT_B2_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal LUT_B3_ce0_local : STD_LOGIC;
    signal LUT_B3_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local : STD_LOGIC;
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local : STD_LOGIC;
    signal sext_ln12_fu_600_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln12_fu_604_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_610_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_1_fu_622_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln12_1_fu_618_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln12_3_fu_630_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln12_1_fu_634_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln12_fu_666_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_5_fu_684_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln12_fu_692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_658_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_fu_648_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln12_fu_704_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_fu_714_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_676_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_fu_722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_742_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_758_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln12_3_fu_774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_734_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_1_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_1_fu_788_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_2_fu_794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln12_fu_780_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_3_fu_808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln12_1_fu_814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_4_fu_820_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln12_1_fu_800_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_5_fu_832_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_3_fu_844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_2_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_6_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln12_2_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln12_2_fu_864_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_2_fu_876_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln24_fu_907_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_897_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln24_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln24_fu_917_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln24_fu_923_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ref_tmp_i_i_i_0_fu_931_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_11_fu_943_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln_fu_951_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln25_fu_959_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln25_fu_967_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln25_1_fu_971_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln25_fu_975_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_981_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_13_fu_993_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_fu_1001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_fu_891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln15_fu_1027_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln19_fu_1039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_1_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln19_fu_1045_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_2_fu_1051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_fu_1067_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_fu_1067_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_fu_1067_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_fu_1067_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln12_2_fu_1091_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln12_2_fu_1095_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_17_fu_1101_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal tmp_18_fu_1113_p3 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln12_4_fu_1109_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln12_5_fu_1121_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal add_ln12_4_fu_1125_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln12_1_fu_1157_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_22_fu_1175_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_4_fu_1161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln12_3_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1149_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_7_fu_1189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_3_fu_1139_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln12_1_fu_1195_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_25_fu_1205_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_1167_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_6_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1233_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_24_fu_1249_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln12_7_fu_1265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1225_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln12_5_fu_1243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_7_fu_1279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_9_fu_1285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln12_4_fu_1271_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_9_fu_1299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln12_4_fu_1305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_10_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln12_5_fu_1291_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_12_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_fu_1341_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_fu_1341_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_1364_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_15_fu_1383_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln49_2_fu_1390_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln49_fu_1380_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln49_fu_1394_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_fu_1400_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln49_fu_1424_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_14_cast1_fu_1406_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln49_fu_1428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_1_fu_1434_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_16_fu_1416_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln49_fu_1440_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal and_ln12_10_fu_1456_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln12_8_fu_1460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_14_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln12_13_fu_1471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln12_5_fu_1483_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln12_6_fu_1476_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal t_5_fu_1488_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln24_1_fu_1519_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_28_fu_1509_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln24_1_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln24_1_fu_1529_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln24_1_fu_1535_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ref_tmp_i_i_i_0_1_fu_1543_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_29_fu_1555_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln25_1_fu_1563_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln25_2_fu_1571_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln25_2_fu_1579_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln25_3_fu_1583_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln25_1_fu_1587_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_30_fu_1593_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_1605_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_2_fu_1613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_1_fu_1619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_1_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln15_1_fu_1639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln19_1_fu_1651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln25_3_fu_1625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln19_1_fu_1657_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln25_3_fu_1663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal u_1_fu_1679_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_1_fu_1679_p8 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_1_fu_1679_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal u_1_fu_1679_p10 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_1_fu_1729_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_1_fu_1729_p8 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_1752_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_37_fu_1771_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal sext_ln49_3_fu_1778_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln49_1_fu_1768_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln49_1_fu_1782_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln49_2_fu_1788_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln49_1_fu_1812_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal tmp_32_cast1_fu_1794_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln49_1_fu_1816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_3_fu_1822_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_38_fu_1804_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln49_1_fu_1828_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln76_fu_1848_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_39_fu_1853_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln76_1_fu_1869_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_40_fu_1874_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln76_2_fu_1890_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_33_fu_1903_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_1903_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_1961_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_1984_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_1984_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln76_7_fu_2015_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_2020_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln76_8_fu_2036_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_52_fu_2041_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln76_9_fu_2057_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_43_fu_2070_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_fu_2070_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln76_1_fu_2103_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_36_fu_2109_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_fu_2109_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_2150_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_fu_2173_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_fu_2173_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2627_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln76_5_fu_2209_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_46_fu_2215_p9 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_2215_p11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2644_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2653_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln76_fu_2271_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_49_fu_2287_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_fu_2274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln76_fu_2294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2264_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln76_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_fu_2255_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln76_3_fu_2306_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln76_6_fu_2310_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_2280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_2316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln76_fu_2324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_2248_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln76_6_fu_2330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln76_2_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln76_3_fu_2348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln76_1_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln76_1_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln76_8_fu_2366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln76_4_fu_2372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln76_1_fu_2360_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln76_2_fu_2378_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln76_2_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln76_fu_2384_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2675_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln76_2_fu_2429_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_57_fu_2445_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_1_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln76_3_fu_2452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_2422_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln76_3_fu_2458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln76_1_fu_2413_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln76_7_fu_2464_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln76_13_fu_2468_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_56_fu_2438_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_58_fu_2474_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln76_5_fu_2482_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_2406_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln76_7_fu_2488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln76_6_fu_2494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln76_8_fu_2506_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln76_4_fu_2512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln76_7_fu_2500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln76_9_fu_2524_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln76_9_fu_2530_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln76_4_fu_2518_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln76_5_fu_2536_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln76_5_fu_2550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln76_2_fu_2542_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln76_3_fu_2556_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln82_fu_2564_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln82_1_fu_2567_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln82_1_fu_2576_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal xor_ln82_fu_2598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln82_fu_2603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln82_1_fu_2608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln82_fu_2612_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2627_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2636_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2644_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2653_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2667_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_2675_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal grp_fu_2627_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2636_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2644_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2653_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2667_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_fu_2675_p10 : STD_LOGIC_VECTOR (23 downto 0);
    signal mul_ln76_1_fu_2103_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln76_5_fu_2209_p10 : STD_LOGIC_VECTOR (25 downto 0);
    signal u_fu_1067_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_fu_1067_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_fu_1067_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_fu_1067_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_fu_1341_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_fu_1341_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_fu_1341_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal u_1_fu_1679_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_fu_1679_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_fu_1679_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal u_1_fu_1679_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal k_1_fu_1729_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_1_fu_1729_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal k_1_fu_1729_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1903_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1903_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1903_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1903_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1961_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1961_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1961_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1961_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_1984_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_1984_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_1984_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_35_fu_1984_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_2070_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_2070_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_2070_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_43_fu_2070_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_2109_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_2109_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_2109_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_2109_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_2150_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_2150_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_2150_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_44_fu_2150_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_2173_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_2173_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_2173_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_45_fu_2173_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_2215_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_2215_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_2215_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_46_fu_2215_p7 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component eclair_sparsemux_9_3_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component eclair_sparsemux_7_2_3_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (2 downto 0);
        def : IN STD_LOGIC_VECTOR (2 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component eclair_sparsemux_9_2_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (1 downto 0);
        din3_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        def : IN STD_LOGIC_VECTOR (15 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component eclair_mul_16s_10ns_26_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component eclair_mac_muladd_16s_8ns_26s_26_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component eclair_mac_muladd_16s_10ns_26s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        din2 : IN STD_LOGIC_VECTOR (25 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component eclair_mac_muladd_16s_8ns_27s_27_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;



begin
    sparsemux_9_3_16_1_1_U42 : component eclair_sparsemux_9_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "001",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_0,
        din1 => ap_const_lv16_400,
        din2 => u_fu_1067_p6,
        din3 => u_fu_1067_p8,
        def => u_fu_1067_p9,
        sel => u_fu_1067_p10,
        dout => u_fu_1067_p11);

    sparsemux_7_2_3_1_1_U43 : component eclair_sparsemux_7_2_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 3,
        CASE1 => "01",
        din1_WIDTH => 3,
        CASE2 => "00",
        din2_WIDTH => 3,
        def_WIDTH => 3,
        sel_WIDTH => 2,
        dout_WIDTH => 3)
    port map (
        din0 => ap_const_lv3_0,
        din1 => ap_const_lv3_4,
        din2 => trunc_ln25_reg_2725,
        def => k_fu_1341_p7,
        sel => k_fu_1341_p8,
        dout => k_fu_1341_p9);

    sparsemux_9_3_16_1_1_U44 : component eclair_sparsemux_9_3_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "100",
        din0_WIDTH => 16,
        CASE1 => "010",
        din1_WIDTH => 16,
        CASE2 => "001",
        din2_WIDTH => 16,
        CASE3 => "000",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 3,
        dout_WIDTH => 16)
    port map (
        din0 => ap_const_lv16_0,
        din1 => ap_const_lv16_400,
        din2 => u_1_fu_1679_p6,
        din3 => u_1_fu_1679_p8,
        def => u_1_fu_1679_p9,
        sel => u_1_fu_1679_p10,
        dout => u_1_fu_1679_p11);

    sparsemux_7_2_3_1_1_U45 : component eclair_sparsemux_7_2_3_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 3,
        CASE1 => "01",
        din1_WIDTH => 3,
        CASE2 => "00",
        din2_WIDTH => 3,
        def_WIDTH => 3,
        sel_WIDTH => 2,
        dout_WIDTH => 3)
    port map (
        din0 => ap_const_lv3_0,
        din1 => ap_const_lv3_4,
        din2 => trunc_ln25_2_reg_2792,
        def => k_1_fu_1729_p7,
        sel => k_1_fu_1729_p8,
        dout => k_1_fu_1729_p9);

    sparsemux_9_2_16_1_1_U46 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        CASE3 => "11",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0,
        def => tmp_33_fu_1903_p9,
        sel => trunc_ln19_reg_2779,
        dout => tmp_33_fu_1903_p11);

    sparsemux_9_2_16_1_1_U47 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q1,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q1,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q1,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q1,
        def => tmp_34_fu_1961_p9,
        sel => trunc_ln19_reg_2779,
        dout => tmp_34_fu_1961_p11);

    sparsemux_9_2_16_1_1_U48 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0,
        def => tmp_35_fu_1984_p9,
        sel => trunc_ln19_reg_2779,
        dout => tmp_35_fu_1984_p11);

    sparsemux_9_2_16_1_1_U49 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 16,
        CASE1 => "01",
        din1_WIDTH => 16,
        CASE2 => "10",
        din2_WIDTH => 16,
        CASE3 => "11",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0,
        def => tmp_43_fu_2070_p9,
        sel => trunc_ln19_1_reg_2855,
        dout => tmp_43_fu_2070_p11);

    mul_16s_10ns_26_1_1_U50 : component eclair_mul_16s_10ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => tmp_34_reg_2993,
        din1 => mul_ln76_1_fu_2103_p1,
        dout => mul_ln76_1_fu_2103_p2);

    sparsemux_9_2_16_1_1_U51 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_q0,
        def => tmp_36_fu_2109_p9,
        sel => trunc_ln19_reg_2779,
        dout => tmp_36_fu_2109_p11);

    sparsemux_9_2_16_1_1_U52 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "11",
        din0_WIDTH => 16,
        CASE1 => "00",
        din1_WIDTH => 16,
        CASE2 => "01",
        din2_WIDTH => 16,
        CASE3 => "10",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q1,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q1,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q1,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q1,
        def => tmp_44_fu_2150_p9,
        sel => trunc_ln19_1_reg_2855,
        dout => tmp_44_fu_2150_p11);

    sparsemux_9_2_16_1_1_U53 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 16,
        CASE1 => "11",
        din1_WIDTH => 16,
        CASE2 => "00",
        din2_WIDTH => 16,
        CASE3 => "01",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0,
        def => tmp_45_fu_2173_p9,
        sel => trunc_ln19_1_reg_2855,
        dout => tmp_45_fu_2173_p11);

    mul_16s_10ns_26_1_1_U54 : component eclair_mul_16s_10ns_26_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => tmp_44_reg_3108,
        din1 => mul_ln76_5_fu_2209_p1,
        dout => mul_ln76_5_fu_2209_p2);

    sparsemux_9_2_16_1_1_U55 : component eclair_sparsemux_9_2_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 16,
        CASE1 => "10",
        din1_WIDTH => 16,
        CASE2 => "11",
        din2_WIDTH => 16,
        CASE3 => "00",
        din3_WIDTH => 16,
        def_WIDTH => 16,
        sel_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_q0,
        din1 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_q0,
        din2 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_q0,
        din3 => p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_q0,
        def => tmp_46_fu_2215_p9,
        sel => trunc_ln19_1_reg_2855,
        dout => tmp_46_fu_2215_p11);

    mac_muladd_16s_8ns_26s_26_4_1_U56 : component eclair_mac_muladd_16s_8ns_26s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_33_fu_1903_p11,
        din1 => grp_fu_2627_p1,
        din2 => mul_ln76_1_fu_2103_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2627_p3);

    mac_muladd_16s_10ns_26s_27_4_1_U57 : component eclair_mac_muladd_16s_10ns_26s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 26,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_35_fu_1984_p11,
        din1 => grp_fu_2636_p1,
        din2 => grp_fu_2627_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2636_p3);

    mac_muladd_16s_8ns_26s_26_4_1_U58 : component eclair_mac_muladd_16s_8ns_26s_26_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 26,
        dout_WIDTH => 26)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_43_fu_2070_p11,
        din1 => grp_fu_2644_p1,
        din2 => mul_ln76_5_fu_2209_p2,
        ce => ap_const_logic_1,
        dout => grp_fu_2644_p3);

    mac_muladd_16s_8ns_27s_27_4_1_U59 : component eclair_mac_muladd_16s_8ns_27s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 27,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_36_fu_2109_p11,
        din1 => grp_fu_2653_p1,
        din2 => grp_fu_2636_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2653_p3);

    mac_muladd_16s_10ns_26s_27_4_1_U60 : component eclair_mac_muladd_16s_10ns_26s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        din2_WIDTH => 26,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_45_fu_2173_p11,
        din1 => grp_fu_2667_p1,
        din2 => grp_fu_2644_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2667_p3);

    mac_muladd_16s_8ns_27s_27_4_1_U61 : component eclair_mac_muladd_16s_8ns_27s_27_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 8,
        din2_WIDTH => 27,
        dout_WIDTH => 27)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_46_fu_2215_p11,
        din1 => grp_fu_2675_p1,
        din2 => grp_fu_2667_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_2675_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                and_ln12_11_reg_2761 <= and_ln12_11_fu_1317_p2;
                and_ln12_8_reg_2751 <= and_ln12_8_fu_1219_p2;
                and_ln19_reg_2730 <= and_ln19_fu_1033_p2;
                icmp_ln12_6_reg_2756 <= icmp_ln12_6_fu_1259_p2;
                t_4_reg_2746 <= t_4_fu_1199_p2;
                tmp_10_reg_2720 <= t_2_fu_876_p3(15 downto 15);
                tmp_19_reg_2741 <= add_ln12_4_fu_1125_p2(28 downto 28);
                trunc_ln25_reg_2725 <= trunc_ln25_fu_939_p1;
                u_reg_2735 <= u_fu_1067_p11;
                xor_ln12_11_reg_2767 <= xor_ln12_11_fu_1329_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                and_ln12_1_reg_2699 <= and_ln12_1_fu_728_p2;
                and_ln12_4_reg_2709 <= and_ln12_4_fu_826_p2;
                icmp_ln12_2_reg_2704 <= icmp_ln12_2_fu_768_p2;
                t_1_reg_2694 <= t_1_fu_708_p2;
                tmp_2_reg_2689 <= add_ln12_1_fu_634_p2(28 downto 28);
                xor_ln12_5_reg_2715 <= xor_ln12_5_fu_838_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                and_ln19_1_reg_2797 <= and_ln19_1_fu_1645_p2;
                k_reg_2772 <= k_fu_1341_p9;
                tmp_27_reg_2787 <= t_5_fu_1488_p3(15 downto 15);
                trunc_ln19_reg_2779 <= trunc_ln19_fu_1360_p1;
                trunc_ln25_2_reg_2792 <= trunc_ln25_2_fu_1551_p1;
                u_1_reg_2802 <= u_1_fu_1679_p11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                b1_1_reg_3003 <= LUT_B1_q0;
                b3_1_reg_3008 <= LUT_B3_q0;
                tmp_34_reg_2993 <= tmp_34_fu_1961_p11;
                tmp_53_reg_3058 <= add_ln76_9_fu_2057_p2(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                b1_reg_2863 <= LUT_B1_q0;
                b3_reg_2868 <= LUT_B3_q0;
                k_1_reg_2848 <= k_1_fu_1729_p9;
                tmp_41_reg_2918 <= add_ln76_2_fu_1890_p2(2 downto 2);
                trunc_ln19_1_reg_2855 <= trunc_ln19_1_fu_1748_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                o_sum_1_reg_3159 <= o_sum_1_fu_2571_p2;
                tmp_59_reg_3164 <= add_ln82_1_fu_2576_p2(16 downto 16);
                tmp_60_reg_3170 <= o_sum_1_fu_2571_p2(15 downto 15);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                o_sum_reg_3148 <= o_sum_fu_2398_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then
                reg_596 <= LUT_B2_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                tmp_44_reg_3108 <= tmp_44_fu_2150_p11;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    LUT_B0_address0 <= LUT_B0_address0_local;

    LUT_B0_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, zext_ln70_fu_1715_p1, zext_ln70_1_fu_1942_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            LUT_B0_address0_local <= zext_ln70_1_fu_1942_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            LUT_B0_address0_local <= zext_ln70_fu_1715_p1(8 - 1 downto 0);
        else 
            LUT_B0_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    LUT_B0_ce0 <= LUT_B0_ce0_local;

    LUT_B0_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            LUT_B0_ce0_local <= ap_const_logic_1;
        else 
            LUT_B0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    LUT_B1_address0 <= LUT_B1_address0_local;

    LUT_B1_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, zext_ln70_fu_1715_p1, zext_ln70_1_fu_1942_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            LUT_B1_address0_local <= zext_ln70_1_fu_1942_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            LUT_B1_address0_local <= zext_ln70_fu_1715_p1(8 - 1 downto 0);
        else 
            LUT_B1_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    LUT_B1_ce0 <= LUT_B1_ce0_local;

    LUT_B1_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            LUT_B1_ce0_local <= ap_const_logic_1;
        else 
            LUT_B1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    LUT_B2_address0 <= LUT_B2_address0_local;

    LUT_B2_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, zext_ln70_fu_1715_p1, zext_ln70_1_fu_1942_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            LUT_B2_address0_local <= zext_ln70_1_fu_1942_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            LUT_B2_address0_local <= zext_ln70_fu_1715_p1(8 - 1 downto 0);
        else 
            LUT_B2_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    LUT_B2_ce0 <= LUT_B2_ce0_local;

    LUT_B2_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            LUT_B2_ce0_local <= ap_const_logic_1;
        else 
            LUT_B2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    LUT_B3_address0 <= LUT_B3_address0_local;

    LUT_B3_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3, zext_ln70_fu_1715_p1, zext_ln70_1_fu_1942_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            LUT_B3_address0_local <= zext_ln70_1_fu_1942_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            LUT_B3_address0_local <= zext_ln70_fu_1715_p1(8 - 1 downto 0);
        else 
            LUT_B3_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    LUT_B3_ce0 <= LUT_B3_ce0_local;

    LUT_B3_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            LUT_B3_ce0_local <= ap_const_logic_1;
        else 
            LUT_B3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln12_1_fu_634_p2 <= std_logic_vector(signed(sext_ln12_1_fu_618_p1) + signed(sext_ln12_3_fu_630_p1));
    add_ln12_2_fu_1095_p2 <= std_logic_vector(signed(sext_ln12_2_fu_1091_p1) + signed(ap_const_lv17_800));
    add_ln12_4_fu_1125_p2 <= std_logic_vector(signed(sext_ln12_4_fu_1109_p1) + signed(sext_ln12_5_fu_1121_p1));
    add_ln12_fu_604_p2 <= std_logic_vector(signed(sext_ln12_fu_600_p1) + signed(ap_const_lv17_800));
    add_ln24_1_fu_1529_p2 <= std_logic_vector(unsigned(tmp_28_fu_1509_p4) + unsigned(ap_const_lv6_1));
    add_ln24_fu_917_p2 <= std_logic_vector(unsigned(tmp_s_fu_897_p4) + unsigned(ap_const_lv6_1));
    add_ln49_1_fu_1434_p2 <= std_logic_vector(unsigned(tmp_14_cast1_fu_1406_p4) + unsigned(ap_const_lv8_1));
    add_ln49_2_fu_1788_p2 <= std_logic_vector(unsigned(sub_ln49_1_fu_1782_p2) + unsigned(ap_const_lv32_80000));
    add_ln49_3_fu_1822_p2 <= std_logic_vector(unsigned(tmp_32_cast1_fu_1794_p4) + unsigned(ap_const_lv8_1));
    add_ln49_fu_1400_p2 <= std_logic_vector(unsigned(sub_ln49_fu_1394_p2) + unsigned(ap_const_lv32_80000));
    add_ln76_13_fu_2468_p2 <= std_logic_vector(unsigned(trunc_ln76_1_fu_2413_p4) + unsigned(zext_ln76_7_fu_2464_p1));
    add_ln76_1_fu_1869_p2 <= std_logic_vector(unsigned(k_reg_2772) + unsigned(ap_const_lv3_2));
    add_ln76_2_fu_1890_p2 <= std_logic_vector(unsigned(k_reg_2772) + unsigned(ap_const_lv3_3));
    add_ln76_6_fu_2310_p2 <= std_logic_vector(unsigned(trunc_ln2_fu_2255_p4) + unsigned(zext_ln76_3_fu_2306_p1));
    add_ln76_7_fu_2015_p2 <= std_logic_vector(unsigned(k_1_reg_2848) + unsigned(ap_const_lv3_1));
    add_ln76_8_fu_2036_p2 <= std_logic_vector(unsigned(k_1_reg_2848) + unsigned(ap_const_lv3_2));
    add_ln76_9_fu_2057_p2 <= std_logic_vector(unsigned(k_1_reg_2848) + unsigned(ap_const_lv3_3));
    add_ln76_fu_1848_p2 <= std_logic_vector(unsigned(k_reg_2772) + unsigned(ap_const_lv3_1));
    add_ln82_1_fu_2576_p2 <= std_logic_vector(signed(sext_ln82_fu_2564_p1) + signed(sext_ln82_1_fu_2567_p1));
    and_ln12_10_fu_1456_p2 <= (icmp_ln12_6_reg_2756 and and_ln12_8_reg_2751);
    and_ln12_11_fu_1317_p2 <= (xor_ln12_10_fu_1311_p2 and or_ln12_4_fu_1305_p2);
    and_ln12_12_fu_1323_p2 <= (tmp_25_fu_1205_p3 and select_ln12_5_fu_1291_p3);
    and_ln12_13_fu_1471_p2 <= (xor_ln12_11_reg_2767 and empty_14_fu_1466_p2);
    and_ln12_1_fu_728_p2 <= (xor_ln12_fu_722_p2 and tmp_4_fu_676_p3);
    and_ln12_2_fu_794_p2 <= (xor_ln12_1_fu_788_p2 and icmp_ln12_1_fu_752_p2);
    and_ln12_3_fu_844_p2 <= (icmp_ln12_2_reg_2704 and and_ln12_1_reg_2699);
    and_ln12_4_fu_826_p2 <= (xor_ln12_4_fu_820_p2 and or_ln12_1_fu_814_p2);
    and_ln12_5_fu_832_p2 <= (tmp_6_fu_714_p3 and select_ln12_1_fu_800_p3);
    and_ln12_6_fu_859_p2 <= (xor_ln12_5_reg_2715 and empty_fu_854_p2);
    and_ln12_7_fu_1189_p2 <= (tmp_20_fu_1149_p3 and or_ln12_3_fu_1183_p2);
    and_ln12_8_fu_1219_p2 <= (xor_ln12_6_fu_1213_p2 and tmp_21_fu_1167_p3);
    and_ln12_9_fu_1285_p2 <= (xor_ln12_7_fu_1279_p2 and icmp_ln12_5_fu_1243_p2);
    and_ln12_fu_698_p2 <= (tmp_3_fu_658_p3 and or_ln12_fu_692_p2);
    and_ln19_1_fu_1645_p2 <= (xor_ln15_1_fu_1639_p2 and icmp_ln19_1_fu_1503_p2);
    and_ln19_fu_1033_p2 <= (xor_ln15_fu_1027_p2 and icmp_ln19_fu_891_p2);
    and_ln25_1_fu_1619_p2 <= (xor_ln25_2_fu_1613_p2 and tmp_31_fu_1605_p3);
    and_ln25_2_fu_1051_p2 <= (xor_ln25_1_fu_1013_p2 and xor_ln19_fu_1045_p2);
    and_ln25_3_fu_1663_p2 <= (xor_ln25_3_fu_1625_p2 and xor_ln19_1_fu_1657_p2);
    and_ln25_fu_1007_p2 <= (xor_ln25_fu_1001_p2 and tmp_13_fu_993_p3);
    and_ln76_1_fu_2360_p2 <= (xor_ln76_1_fu_2342_p2 and or_ln76_1_fu_2354_p2);
    and_ln76_2_fu_2378_p2 <= (xor_ln76_4_fu_2372_p2 and tmp_42_fu_2248_p3);
    and_ln76_3_fu_2458_p2 <= (tmp_55_fu_2422_p3 and or_ln76_3_fu_2452_p2);
    and_ln76_4_fu_2518_p2 <= (xor_ln76_7_fu_2500_p2 and or_ln76_4_fu_2512_p2);
    and_ln76_5_fu_2536_p2 <= (xor_ln76_9_fu_2530_p2 and tmp_54_fu_2406_p3);
    and_ln76_fu_2300_p2 <= (tmp_47_fu_2264_p3 and or_ln76_fu_2294_p2);
    and_ln82_fu_2603_p2 <= (xor_ln82_fu_2598_p2 and tmp_60_reg_3170);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= 
        select_ln82_fu_2612_p3 when (xor_ln82_1_fu_2608_p2(0) = '1') else 
        o_sum_1_reg_3159;
    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0 <= k_fu_1341_p9;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_ap_vld <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1 <= k_1_fu_1729_p9;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_ap_vld_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_ap_vld <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_16_6_4_0_0_const_C_k_61_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0 <= ui_fu_1448_p3;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_ap_vld_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_ap_vld <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1 <= ui_1_fu_1836_p3;

    eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_ap_vld_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_ap_vld <= ap_const_logic_1;
        else 
            eclair_ap_fixed_const_ap_fixed_ap_fixed_const_C_u_index_60_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    empty_14_fu_1466_p2 <= (xor_ln12_8_fu_1460_p2 and tmp_19_reg_2741);
    empty_fu_854_p2 <= (xor_ln12_2_fu_848_p2 and tmp_2_reg_2689);
    grp_fu_2627_p1 <= grp_fu_2627_p10(8 - 1 downto 0);
    grp_fu_2627_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_B0_q0),24));
    grp_fu_2636_p1 <= grp_fu_2636_p10(10 - 1 downto 0);
    grp_fu_2636_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_596),26));
    grp_fu_2644_p1 <= grp_fu_2644_p10(8 - 1 downto 0);
    grp_fu_2644_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(LUT_B0_q0),24));
    grp_fu_2653_p1 <= grp_fu_2653_p10(8 - 1 downto 0);
    grp_fu_2653_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b3_reg_2868),24));
    grp_fu_2667_p1 <= grp_fu_2667_p10(10 - 1 downto 0);
    grp_fu_2667_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_596),26));
    grp_fu_2675_p1 <= grp_fu_2675_p10(8 - 1 downto 0);
    grp_fu_2675_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b3_1_reg_3008),24));
    icmp_ln12_1_fu_752_p2 <= "1" when (tmp_7_fu_742_p4 = ap_const_lv2_3) else "0";
    icmp_ln12_2_fu_768_p2 <= "1" when (tmp_8_fu_758_p4 = ap_const_lv3_7) else "0";
    icmp_ln12_3_fu_774_p2 <= "1" when (tmp_8_fu_758_p4 = ap_const_lv3_0) else "0";
    icmp_ln12_4_fu_1161_p2 <= "0" when (trunc_ln12_1_fu_1157_p1 = ap_const_lv9_0) else "1";
    icmp_ln12_5_fu_1243_p2 <= "1" when (tmp_23_fu_1233_p4 = ap_const_lv2_3) else "0";
    icmp_ln12_6_fu_1259_p2 <= "1" when (tmp_24_fu_1249_p4 = ap_const_lv3_7) else "0";
    icmp_ln12_7_fu_1265_p2 <= "1" when (tmp_24_fu_1249_p4 = ap_const_lv3_0) else "0";
    icmp_ln12_fu_670_p2 <= "0" when (trunc_ln12_fu_666_p1 = ap_const_lv9_0) else "1";
    icmp_ln19_1_fu_1503_p2 <= "1" when (signed(t_5_fu_1488_p3) > signed(ap_const_lv16_13FF)) else "0";
    icmp_ln19_fu_891_p2 <= "1" when (signed(t_2_fu_876_p3) > signed(ap_const_lv16_13FF)) else "0";
    icmp_ln24_1_fu_1523_p2 <= "0" when (trunc_ln24_1_fu_1519_p1 = ap_const_lv10_0) else "1";
    icmp_ln24_fu_911_p2 <= "0" when (trunc_ln24_fu_907_p1 = ap_const_lv10_0) else "1";
    icmp_ln49_1_fu_1816_p2 <= "0" when (trunc_ln49_1_fu_1812_p1 = ap_const_lv20_0) else "1";
    icmp_ln49_fu_1428_p2 <= "0" when (trunc_ln49_fu_1424_p1 = ap_const_lv20_0) else "1";
    icmp_ln76_1_fu_2432_p2 <= "0" when (trunc_ln76_2_fu_2429_p1 = ap_const_lv9_0) else "1";
    icmp_ln76_fu_2274_p2 <= "0" when (trunc_ln76_fu_2271_p1 = ap_const_lv9_0) else "1";
    k_1_fu_1729_p7 <= "XXX";
    k_1_fu_1729_p8 <= (tmp_27_reg_2787 & and_ln19_1_reg_2797);
    k_fu_1341_p7 <= "XXX";
    k_fu_1341_p8 <= (tmp_10_reg_2720 & and_ln19_reg_2730);
    mul_ln76_1_fu_2103_p1 <= mul_ln76_1_fu_2103_p10(10 - 1 downto 0);
    mul_ln76_1_fu_2103_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b1_reg_2863),26));
    mul_ln76_5_fu_2209_p1 <= mul_ln76_5_fu_2209_p10(10 - 1 downto 0);
    mul_ln76_5_fu_2209_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(b1_1_reg_3003),26));
    o_sum_1_fu_2571_p2 <= std_logic_vector(signed(o_sum_reg_3148) + signed(select_ln76_3_fu_2556_p3));
    o_sum_fu_2398_p3 <= 
        select_ln76_fu_2384_p3 when (or_ln76_2_fu_2392_p2(0) = '1') else 
        add_ln76_6_fu_2310_p2;
    or_ln12_1_fu_814_p2 <= (xor_ln12_3_fu_808_p2 or tmp_6_fu_714_p3);
    or_ln12_2_fu_871_p2 <= (and_ln12_6_fu_859_p2 or and_ln12_4_reg_2709);
    or_ln12_3_fu_1183_p2 <= (tmp_22_fu_1175_p3 or icmp_ln12_4_fu_1161_p2);
    or_ln12_4_fu_1305_p2 <= (xor_ln12_9_fu_1299_p2 or tmp_25_fu_1205_p3);
    or_ln12_5_fu_1483_p2 <= (and_ln12_13_fu_1471_p2 or and_ln12_11_reg_2761);
    or_ln12_fu_692_p2 <= (tmp_5_fu_684_p3 or icmp_ln12_fu_670_p2);
    or_ln19_1_fu_1651_p2 <= (tmp_27_fu_1495_p3 or icmp_ln19_1_fu_1503_p2);
    or_ln19_fu_1039_p2 <= (tmp_10_fu_883_p3 or icmp_ln19_fu_891_p2);
    or_ln76_1_fu_2354_p2 <= (xor_ln76_3_fu_2348_p2 or tmp_50_fu_2316_p3);
    or_ln76_2_fu_2392_p2 <= (and_ln76_2_fu_2378_p2 or and_ln76_1_fu_2360_p2);
    or_ln76_3_fu_2452_p2 <= (tmp_57_fu_2445_p3 or icmp_ln76_1_fu_2432_p2);
    or_ln76_4_fu_2512_p2 <= (xor_ln76_8_fu_2506_p2 or tmp_58_fu_2474_p3);
    or_ln76_5_fu_2550_p2 <= (and_ln76_5_fu_2536_p2 or and_ln76_4_fu_2518_p2);
    or_ln76_6_fu_2330_p2 <= (xor_ln76_fu_2324_p2 or tmp_50_fu_2316_p3);
    or_ln76_7_fu_2488_p2 <= (xor_ln76_5_fu_2482_p2 or tmp_58_fu_2474_p3);
    or_ln76_8_fu_2366_p2 <= (tmp_50_fu_2316_p3 or tmp_48_fu_2280_p3);
    or_ln76_9_fu_2524_p2 <= (tmp_58_fu_2474_p3 or tmp_56_fu_2438_p3);
    or_ln76_fu_2294_p2 <= (tmp_49_fu_2287_p3 or icmp_ln76_fu_2274_p2);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state3, zext_ln47_fu_1372_p1, zext_ln76_1_fu_1882_p1, zext_ln76_2_fu_1954_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local <= zext_ln76_2_fu_1954_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local <= zext_ln76_1_fu_1882_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local <= zext_ln47_fu_1372_p1(1 - 1 downto 0);
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_address1 <= zext_ln76_fu_1861_p1(1 - 1 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state3, zext_ln47_fu_1372_p1, zext_ln76_1_fu_1882_p1, zext_ln76_2_fu_1954_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local <= zext_ln76_2_fu_1954_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local <= zext_ln76_1_fu_1882_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local <= zext_ln47_fu_1372_p1(1 - 1 downto 0);
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_address1 <= zext_ln76_fu_1861_p1(1 - 1 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state3, zext_ln47_fu_1372_p1, zext_ln76_1_fu_1882_p1, zext_ln76_2_fu_1954_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local <= zext_ln76_2_fu_1954_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local <= zext_ln76_1_fu_1882_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local <= zext_ln47_fu_1372_p1(1 - 1 downto 0);
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_address1 <= zext_ln76_fu_1861_p1(1 - 1 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state3, zext_ln47_fu_1372_p1, zext_ln76_1_fu_1882_p1, zext_ln76_2_fu_1954_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local <= zext_ln76_2_fu_1954_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local <= zext_ln76_1_fu_1882_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local <= zext_ln47_fu_1372_p1(1 - 1 downto 0);
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_address1 <= zext_ln76_fu_1861_p1(1 - 1 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, zext_ln47_1_fu_1760_p1, zext_ln76_5_fu_2049_p1, zext_ln76_6_fu_2143_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local <= zext_ln76_6_fu_2143_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local <= zext_ln76_5_fu_2049_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local <= zext_ln47_1_fu_1760_p1(1 - 1 downto 0);
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_address1 <= zext_ln76_4_fu_2028_p1(1 - 1 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, zext_ln47_1_fu_1760_p1, zext_ln76_5_fu_2049_p1, zext_ln76_6_fu_2143_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local <= zext_ln76_6_fu_2143_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local <= zext_ln76_5_fu_2049_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local <= zext_ln47_1_fu_1760_p1(1 - 1 downto 0);
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_address1 <= zext_ln76_4_fu_2028_p1(1 - 1 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, zext_ln47_1_fu_1760_p1, zext_ln76_5_fu_2049_p1, zext_ln76_6_fu_2143_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local <= zext_ln76_6_fu_2143_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local <= zext_ln76_5_fu_2049_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local <= zext_ln47_1_fu_1760_p1(1 - 1 downto 0);
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_address1 <= zext_ln76_4_fu_2028_p1(1 - 1 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, zext_ln47_1_fu_1760_p1, zext_ln76_5_fu_2049_p1, zext_ln76_6_fu_2143_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local <= zext_ln76_6_fu_2143_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local <= zext_ln76_5_fu_2049_p1(1 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local <= zext_ln47_1_fu_1760_p1(1 - 1 downto 0);
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address0_local <= "X";
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_address1 <= zext_ln76_4_fu_2028_p1(1 - 1 downto 0);
    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1 <= p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local;

    p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local <= ap_const_logic_1;
        else 
            p_ZZ6eclairPK8ap_fixedILi16ELi6EL9ap_q_mode4EL9ap_o_mode0ELi0EEPS2_S4_E1P_1_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    ref_tmp_i_i_i_0_1_fu_1543_p3 <= 
        select_ln24_1_fu_1535_p3 when (tmp_27_fu_1495_p3(0) = '1') else 
        tmp_28_fu_1509_p4;
    ref_tmp_i_i_i_0_fu_931_p3 <= 
        select_ln24_fu_923_p3 when (tmp_10_fu_883_p3(0) = '1') else 
        tmp_s_fu_897_p4;
    select_ln12_1_fu_800_p3 <= 
        and_ln12_2_fu_794_p2 when (and_ln12_1_fu_728_p2(0) = '1') else 
        icmp_ln12_2_fu_768_p2;
    select_ln12_2_fu_864_p3 <= 
        ap_const_lv16_7FFF when (and_ln12_4_reg_2709(0) = '1') else 
        ap_const_lv16_8000;
    select_ln12_4_fu_1271_p3 <= 
        icmp_ln12_6_fu_1259_p2 when (and_ln12_8_fu_1219_p2(0) = '1') else 
        icmp_ln12_7_fu_1265_p2;
    select_ln12_5_fu_1291_p3 <= 
        and_ln12_9_fu_1285_p2 when (and_ln12_8_fu_1219_p2(0) = '1') else 
        icmp_ln12_6_fu_1259_p2;
    select_ln12_6_fu_1476_p3 <= 
        ap_const_lv16_7FFF when (and_ln12_11_reg_2761(0) = '1') else 
        ap_const_lv16_8000;
    select_ln12_fu_780_p3 <= 
        icmp_ln12_2_fu_768_p2 when (and_ln12_1_fu_728_p2(0) = '1') else 
        icmp_ln12_3_fu_774_p2;
    select_ln24_1_fu_1535_p3 <= 
        add_ln24_1_fu_1529_p2 when (icmp_ln24_1_fu_1523_p2(0) = '1') else 
        tmp_28_fu_1509_p4;
    select_ln24_fu_923_p3 <= 
        add_ln24_fu_917_p2 when (icmp_ln24_fu_911_p2(0) = '1') else 
        tmp_s_fu_897_p4;
    select_ln25_2_fu_1571_p3 <= 
        ap_const_lv16_8000 when (tmp_29_fu_1555_p3(0) = '1') else 
        shl_ln25_1_fu_1563_p3;
    select_ln25_fu_959_p3 <= 
        ap_const_lv16_8000 when (tmp_11_fu_943_p3(0) = '1') else 
        shl_ln_fu_951_p3;
    select_ln49_1_fu_1828_p3 <= 
        add_ln49_3_fu_1822_p2 when (icmp_ln49_1_fu_1816_p2(0) = '1') else 
        tmp_32_cast1_fu_1794_p4;
    select_ln49_fu_1440_p3 <= 
        add_ln49_1_fu_1434_p2 when (icmp_ln49_fu_1428_p2(0) = '1') else 
        tmp_14_cast1_fu_1406_p4;
    select_ln76_2_fu_2542_p3 <= 
        ap_const_lv16_7FFF when (and_ln76_4_fu_2518_p2(0) = '1') else 
        ap_const_lv16_8000;
    select_ln76_3_fu_2556_p3 <= 
        select_ln76_2_fu_2542_p3 when (or_ln76_5_fu_2550_p2(0) = '1') else 
        add_ln76_13_fu_2468_p2;
    select_ln76_fu_2384_p3 <= 
        ap_const_lv16_7FFF when (and_ln76_1_fu_2360_p2(0) = '1') else 
        ap_const_lv16_8000;
    select_ln82_fu_2612_p3 <= 
        ap_const_lv16_7FFF when (and_ln82_fu_2603_p2(0) = '1') else 
        ap_const_lv16_8000;
        sext_ln12_1_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_fu_610_p3),29));

        sext_ln12_2_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_1_val),17));

        sext_ln12_3_fu_630_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_1_fu_622_p3),29));

        sext_ln12_4_fu_1109_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_17_fu_1101_p3),29));

        sext_ln12_5_fu_1121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_1113_p3),29));

        sext_ln12_fu_600_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_0_val),17));

        sext_ln49_1_fu_1768_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(u_1_reg_2802),32));

        sext_ln49_2_fu_1390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_fu_1383_p3),32));

        sext_ln49_3_fu_1778_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_37_fu_1771_p3),32));

        sext_ln49_fu_1380_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(u_reg_2735),32));

        sext_ln82_1_fu_2567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln76_3_fu_2556_p3),17));

        sext_ln82_fu_2564_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(o_sum_reg_3148),17));

    shl_ln25_1_fu_1563_p3 <= (ref_tmp_i_i_i_0_1_fu_1543_p3 & ap_const_lv10_0);
    shl_ln_fu_951_p3 <= (ref_tmp_i_i_i_0_fu_931_p3 & ap_const_lv10_0);
    sub_ln25_1_fu_1587_p2 <= std_logic_vector(unsigned(zext_ln25_2_fu_1579_p1) - unsigned(zext_ln25_3_fu_1583_p1));
    sub_ln25_fu_975_p2 <= std_logic_vector(unsigned(zext_ln25_fu_967_p1) - unsigned(zext_ln25_1_fu_971_p1));
    sub_ln49_1_fu_1782_p2 <= std_logic_vector(signed(sext_ln49_3_fu_1778_p1) - signed(sext_ln49_1_fu_1768_p1));
    sub_ln49_fu_1394_p2 <= std_logic_vector(signed(sext_ln49_2_fu_1390_p1) - signed(sext_ln49_fu_1380_p1));
    t_1_fu_708_p2 <= std_logic_vector(unsigned(t_fu_648_p4) + unsigned(zext_ln12_fu_704_p1));
    t_2_fu_876_p3 <= 
        select_ln12_2_fu_864_p3 when (or_ln12_2_fu_871_p2(0) = '1') else 
        t_1_reg_2694;
    t_3_fu_1139_p4 <= add_ln12_4_fu_1125_p2(25 downto 10);
    t_4_fu_1199_p2 <= std_logic_vector(unsigned(t_3_fu_1139_p4) + unsigned(zext_ln12_1_fu_1195_p1));
    t_5_fu_1488_p3 <= 
        select_ln12_6_fu_1476_p3 when (or_ln12_5_fu_1483_p2(0) = '1') else 
        t_4_reg_2746;
    t_fu_648_p4 <= add_ln12_1_fu_634_p2(25 downto 10);
    tmp_10_fu_883_p3 <= t_2_fu_876_p3(15 downto 15);
    tmp_11_fu_943_p3 <= ref_tmp_i_i_i_0_fu_931_p3(5 downto 5);
    tmp_12_fu_981_p3 <= sub_ln25_fu_975_p2(16 downto 16);
    tmp_13_fu_993_p3 <= sub_ln25_fu_975_p2(15 downto 15);
    tmp_14_cast1_fu_1406_p4 <= add_ln49_fu_1400_p2(27 downto 20);
    tmp_14_fu_1364_p3 <= k_fu_1341_p9(2 downto 2);
    tmp_15_fu_1383_p3 <= (u_reg_2735 & ap_const_lv15_0);
    tmp_16_fu_1416_p3 <= add_ln49_fu_1400_p2(31 downto 31);
    tmp_17_fu_1101_p3 <= (add_ln12_2_fu_1095_p2 & ap_const_lv10_0);
    tmp_18_fu_1113_p3 <= (add_ln12_2_fu_1095_p2 & ap_const_lv8_0);
    tmp_19_fu_1131_p3 <= add_ln12_4_fu_1125_p2(28 downto 28);
    tmp_1_fu_622_p3 <= (add_ln12_fu_604_p2 & ap_const_lv8_0);
    tmp_20_fu_1149_p3 <= add_ln12_4_fu_1125_p2(9 downto 9);
    tmp_21_fu_1167_p3 <= add_ln12_4_fu_1125_p2(25 downto 25);
    tmp_22_fu_1175_p3 <= add_ln12_4_fu_1125_p2(10 downto 10);
    tmp_23_fu_1233_p4 <= add_ln12_4_fu_1125_p2(28 downto 27);
    tmp_24_fu_1249_p4 <= add_ln12_4_fu_1125_p2(28 downto 26);
    tmp_25_fu_1205_p3 <= t_4_fu_1199_p2(15 downto 15);
    tmp_26_fu_1225_p3 <= add_ln12_4_fu_1125_p2(26 downto 26);
    tmp_27_fu_1495_p3 <= t_5_fu_1488_p3(15 downto 15);
    tmp_28_fu_1509_p4 <= t_5_fu_1488_p3(15 downto 10);
    tmp_29_fu_1555_p3 <= ref_tmp_i_i_i_0_1_fu_1543_p3(5 downto 5);
    tmp_2_fu_640_p3 <= add_ln12_1_fu_634_p2(28 downto 28);
    tmp_30_fu_1593_p3 <= sub_ln25_1_fu_1587_p2(16 downto 16);
    tmp_31_fu_1605_p3 <= sub_ln25_1_fu_1587_p2(15 downto 15);
    tmp_32_cast1_fu_1794_p4 <= add_ln49_2_fu_1788_p2(27 downto 20);
    tmp_32_fu_1752_p3 <= k_1_fu_1729_p9(2 downto 2);
    tmp_33_fu_1903_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_34_fu_1961_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_35_fu_1984_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_36_fu_2109_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_37_fu_1771_p3 <= (u_1_reg_2802 & ap_const_lv15_0);
    tmp_38_fu_1804_p3 <= add_ln49_2_fu_1788_p2(31 downto 31);
    tmp_39_fu_1853_p3 <= add_ln76_fu_1848_p2(2 downto 2);
    tmp_3_fu_658_p3 <= add_ln12_1_fu_634_p2(9 downto 9);
    tmp_40_fu_1874_p3 <= add_ln76_1_fu_1869_p2(2 downto 2);
    tmp_42_fu_2248_p3 <= grp_fu_2653_p3(26 downto 26);
    tmp_43_fu_2070_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_44_fu_2150_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_45_fu_2173_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_46_fu_2215_p9 <= "XXXXXXXXXXXXXXXX";
    tmp_47_fu_2264_p3 <= grp_fu_2653_p3(9 downto 9);
    tmp_48_fu_2280_p3 <= grp_fu_2653_p3(25 downto 25);
    tmp_49_fu_2287_p3 <= grp_fu_2653_p3(10 downto 10);
    tmp_4_fu_676_p3 <= add_ln12_1_fu_634_p2(25 downto 25);
    tmp_50_fu_2316_p3 <= add_ln76_6_fu_2310_p2(15 downto 15);
    tmp_51_fu_2020_p3 <= add_ln76_7_fu_2015_p2(2 downto 2);
    tmp_52_fu_2041_p3 <= add_ln76_8_fu_2036_p2(2 downto 2);
    tmp_54_fu_2406_p3 <= grp_fu_2675_p3(26 downto 26);
    tmp_55_fu_2422_p3 <= grp_fu_2675_p3(9 downto 9);
    tmp_56_fu_2438_p3 <= grp_fu_2675_p3(25 downto 25);
    tmp_57_fu_2445_p3 <= grp_fu_2675_p3(10 downto 10);
    tmp_58_fu_2474_p3 <= add_ln76_13_fu_2468_p2(15 downto 15);
    tmp_5_fu_684_p3 <= add_ln12_1_fu_634_p2(10 downto 10);
    tmp_6_fu_714_p3 <= t_1_fu_708_p2(15 downto 15);
    tmp_7_fu_742_p4 <= add_ln12_1_fu_634_p2(28 downto 27);
    tmp_8_fu_758_p4 <= add_ln12_1_fu_634_p2(28 downto 26);
    tmp_9_fu_734_p3 <= add_ln12_1_fu_634_p2(26 downto 26);
    tmp_fu_610_p3 <= (add_ln12_fu_604_p2 & ap_const_lv10_0);
    tmp_s_fu_897_p4 <= t_2_fu_876_p3(15 downto 10);
    trunc_ln12_1_fu_1157_p1 <= add_ln12_4_fu_1125_p2(9 - 1 downto 0);
    trunc_ln12_fu_666_p1 <= add_ln12_1_fu_634_p2(9 - 1 downto 0);
    trunc_ln19_1_fu_1748_p1 <= k_1_fu_1729_p9(2 - 1 downto 0);
    trunc_ln19_fu_1360_p1 <= k_fu_1341_p9(2 - 1 downto 0);
    trunc_ln24_1_fu_1519_p1 <= t_5_fu_1488_p3(10 - 1 downto 0);
    trunc_ln24_fu_907_p1 <= t_2_fu_876_p3(10 - 1 downto 0);
    trunc_ln25_2_fu_1551_p1 <= ref_tmp_i_i_i_0_1_fu_1543_p3(3 - 1 downto 0);
    trunc_ln25_fu_939_p1 <= ref_tmp_i_i_i_0_fu_931_p3(3 - 1 downto 0);
    trunc_ln2_fu_2255_p4 <= grp_fu_2653_p3(25 downto 10);
    trunc_ln49_1_fu_1812_p1 <= add_ln49_2_fu_1788_p2(20 - 1 downto 0);
    trunc_ln49_fu_1424_p1 <= add_ln49_fu_1400_p2(20 - 1 downto 0);
    trunc_ln76_1_fu_2413_p4 <= grp_fu_2675_p3(25 downto 10);
    trunc_ln76_2_fu_2429_p1 <= grp_fu_2675_p3(9 - 1 downto 0);
    trunc_ln76_fu_2271_p1 <= grp_fu_2653_p3(9 - 1 downto 0);
    u_1_fu_1679_p10 <= ((tmp_27_fu_1495_p3 & and_ln19_1_fu_1645_p2) & and_ln25_3_fu_1663_p2);
    u_1_fu_1679_p6 <= 
        ap_const_lv16_7FFF when (and_ln25_1_fu_1619_p2(0) = '1') else 
        ap_const_lv16_8000;
    u_1_fu_1679_p8 <= sub_ln25_1_fu_1587_p2(16 - 1 downto 0);
    u_1_fu_1679_p9 <= "XXXXXXXXXXXXXXXX";
    u_fu_1067_p10 <= ((tmp_10_fu_883_p3 & and_ln19_fu_1033_p2) & and_ln25_2_fu_1051_p2);
    u_fu_1067_p6 <= 
        ap_const_lv16_7FFF when (and_ln25_fu_1007_p2(0) = '1') else 
        ap_const_lv16_8000;
    u_fu_1067_p8 <= sub_ln25_fu_975_p2(16 - 1 downto 0);
    u_fu_1067_p9 <= "XXXXXXXXXXXXXXXX";
    ui_1_fu_1836_p3 <= 
        select_ln49_1_fu_1828_p3 when (tmp_38_fu_1804_p3(0) = '1') else 
        tmp_32_cast1_fu_1794_p4;
    ui_fu_1448_p3 <= 
        select_ln49_fu_1440_p3 when (tmp_16_fu_1416_p3(0) = '1') else 
        tmp_14_cast1_fu_1406_p4;
    xor_ln12_10_fu_1311_p2 <= (tmp_19_fu_1131_p3 xor ap_const_lv1_1);
    xor_ln12_11_fu_1329_p2 <= (ap_const_lv1_1 xor and_ln12_12_fu_1323_p2);
    xor_ln12_1_fu_788_p2 <= (tmp_9_fu_734_p3 xor ap_const_lv1_1);
    xor_ln12_2_fu_848_p2 <= (ap_const_lv1_1 xor and_ln12_3_fu_844_p2);
    xor_ln12_3_fu_808_p2 <= (select_ln12_fu_780_p3 xor ap_const_lv1_1);
    xor_ln12_4_fu_820_p2 <= (tmp_2_fu_640_p3 xor ap_const_lv1_1);
    xor_ln12_5_fu_838_p2 <= (ap_const_lv1_1 xor and_ln12_5_fu_832_p2);
    xor_ln12_6_fu_1213_p2 <= (tmp_25_fu_1205_p3 xor ap_const_lv1_1);
    xor_ln12_7_fu_1279_p2 <= (tmp_26_fu_1225_p3 xor ap_const_lv1_1);
    xor_ln12_8_fu_1460_p2 <= (ap_const_lv1_1 xor and_ln12_10_fu_1456_p2);
    xor_ln12_9_fu_1299_p2 <= (select_ln12_4_fu_1271_p3 xor ap_const_lv1_1);
    xor_ln12_fu_722_p2 <= (tmp_6_fu_714_p3 xor ap_const_lv1_1);
    xor_ln15_1_fu_1639_p2 <= (tmp_27_fu_1495_p3 xor ap_const_lv1_1);
    xor_ln15_fu_1027_p2 <= (tmp_10_fu_883_p3 xor ap_const_lv1_1);
    xor_ln19_1_fu_1657_p2 <= (or_ln19_1_fu_1651_p2 xor ap_const_lv1_1);
    xor_ln19_fu_1045_p2 <= (or_ln19_fu_1039_p2 xor ap_const_lv1_1);
    xor_ln25_1_fu_1013_p2 <= (tmp_13_fu_993_p3 xor tmp_12_fu_981_p3);
    xor_ln25_2_fu_1613_p2 <= (tmp_30_fu_1593_p3 xor ap_const_lv1_1);
    xor_ln25_3_fu_1625_p2 <= (tmp_31_fu_1605_p3 xor tmp_30_fu_1593_p3);
    xor_ln25_fu_1001_p2 <= (tmp_12_fu_981_p3 xor ap_const_lv1_1);
    xor_ln76_1_fu_2342_p2 <= (tmp_42_fu_2248_p3 xor ap_const_lv1_1);
    xor_ln76_2_fu_2336_p2 <= (tmp_42_fu_2248_p3 xor or_ln76_6_fu_2330_p2);
    xor_ln76_3_fu_2348_p2 <= (xor_ln76_2_fu_2336_p2 xor ap_const_lv1_1);
    xor_ln76_4_fu_2372_p2 <= (or_ln76_8_fu_2366_p2 xor ap_const_lv1_1);
    xor_ln76_5_fu_2482_p2 <= (tmp_56_fu_2438_p3 xor ap_const_lv1_1);
    xor_ln76_6_fu_2494_p2 <= (tmp_54_fu_2406_p3 xor or_ln76_7_fu_2488_p2);
    xor_ln76_7_fu_2500_p2 <= (tmp_54_fu_2406_p3 xor ap_const_lv1_1);
    xor_ln76_8_fu_2506_p2 <= (xor_ln76_6_fu_2494_p2 xor ap_const_lv1_1);
    xor_ln76_9_fu_2530_p2 <= (or_ln76_9_fu_2524_p2 xor ap_const_lv1_1);
    xor_ln76_fu_2324_p2 <= (tmp_48_fu_2280_p3 xor ap_const_lv1_1);
    xor_ln82_1_fu_2608_p2 <= (tmp_60_reg_3170 xor tmp_59_reg_3164);
    xor_ln82_fu_2598_p2 <= (tmp_59_reg_3164 xor ap_const_lv1_1);
    zext_ln12_1_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln12_7_fu_1189_p2),16));
    zext_ln12_fu_704_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln12_fu_698_p2),16));
    zext_ln25_1_fu_971_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln25_fu_959_p3),17));
    zext_ln25_2_fu_1579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_5_fu_1488_p3),17));
    zext_ln25_3_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln25_2_fu_1571_p3),17));
    zext_ln25_fu_967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_2_fu_876_p3),17));
    zext_ln47_1_fu_1760_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_1752_p3),64));
    zext_ln47_fu_1372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_fu_1364_p3),64));
    zext_ln70_1_fu_1942_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ui_1_fu_1836_p3),64));
    zext_ln70_fu_1715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ui_fu_1448_p3),64));
    zext_ln76_1_fu_1882_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_1874_p3),64));
    zext_ln76_2_fu_1954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_reg_2918),64));
    zext_ln76_3_fu_2306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln76_fu_2300_p2),16));
    zext_ln76_4_fu_2028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_fu_2020_p3),64));
    zext_ln76_5_fu_2049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_fu_2041_p3),64));
    zext_ln76_6_fu_2143_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_reg_3058),64));
    zext_ln76_7_fu_2464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln76_3_fu_2458_p2),16));
    zext_ln76_fu_1861_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_39_fu_1853_p3),64));
end behav;
