/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [15:0] celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire [13:0] celloutsig_1_15z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [11:0] celloutsig_1_2z;
  reg [5:0] celloutsig_1_3z;
  wire [18:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire [6:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_6z[7] ? in_data[86] : celloutsig_0_3z);
  assign celloutsig_0_2z = !(celloutsig_0_1z ? in_data[82] : celloutsig_0_0z[1]);
  assign celloutsig_1_14z = !(celloutsig_1_9z[0] ? celloutsig_1_12z : celloutsig_1_8z[7]);
  assign celloutsig_0_5z = in_data[32:22] / { 1'h1, celloutsig_0_4z[12:3] };
  assign celloutsig_1_1z = in_data[142:135] / { 1'h1, in_data[135:129] };
  assign celloutsig_1_4z = { celloutsig_1_3z[4:0], celloutsig_1_3z, celloutsig_1_1z } / { 1'h1, celloutsig_1_1z[5:0], celloutsig_1_2z };
  assign celloutsig_1_9z = celloutsig_1_7z[5:3] / { 1'h1, celloutsig_1_4z[11:10] };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_0z } / { 1'h1, celloutsig_1_0z, celloutsig_1_14z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_15z[4:0], celloutsig_1_10z } * celloutsig_1_15z[5:0];
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z } * { celloutsig_0_5z[9:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z } * { celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_1_0z = in_data[158:151] * in_data[106:99];
  assign celloutsig_1_2z = in_data[135:124] * in_data[171:160];
  assign celloutsig_1_19z = | celloutsig_1_8z[6:0];
  assign celloutsig_0_7z = | { in_data[39:32], celloutsig_0_0z };
  assign celloutsig_0_10z = | { in_data[68:62], celloutsig_0_9z };
  assign celloutsig_1_10z = | { celloutsig_1_1z[6:1], celloutsig_1_5z };
  assign celloutsig_0_3z = celloutsig_0_2z & in_data[57];
  assign celloutsig_0_8z = celloutsig_0_2z & celloutsig_0_7z;
  assign celloutsig_0_1z = celloutsig_0_0z[0] & in_data[48];
  assign celloutsig_0_16z = celloutsig_0_8z & celloutsig_0_4z[6];
  assign celloutsig_1_12z = celloutsig_1_6z[3] & celloutsig_1_10z;
  assign celloutsig_0_0z = in_data[81:79] - in_data[41:39];
  assign celloutsig_1_5z = celloutsig_1_2z[7:2] - celloutsig_1_2z[8:3];
  assign celloutsig_1_6z = { celloutsig_1_1z[2:1], celloutsig_1_3z } - celloutsig_1_2z[7:0];
  assign celloutsig_1_7z = celloutsig_1_2z[9:3] - celloutsig_1_1z[6:0];
  assign celloutsig_1_8z = { celloutsig_1_0z[0], celloutsig_1_7z } - { celloutsig_1_4z[3:2], celloutsig_1_5z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_4z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_4z = { in_data[92:78], celloutsig_0_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_3z = 6'h00;
    else if (!clkin_data[32]) celloutsig_1_3z = celloutsig_1_0z[7:2];
  assign { out_data[133:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
