0.7
2020.2
Oct 19 2021
02:56:52
/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_Final.sim/sim_1/synth/timing/xsim/QGT_tb_time_synth.v,1651589525,verilog,,,,design_1;design_1_QGT_state_fixpt_0_0;design_1_QGT_state_fixpt_0_0_QGT_state_fixpt;design_1_auto_pc_0;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_axi_protocol_converter;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_ar_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_aw_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_b_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_cmd_translator_1;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_incr_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_incr_cmd_2;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_r_channel;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wrap_cmd;design_1_auto_pc_0_axi_protocol_converter_v2_1_25_b2s_wrap_cmd_3;design_1_auto_pc_0_axi_register_slice_v2_1_25_axi_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice_0;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized1;design_1_auto_pc_0_axi_register_slice_v2_1_25_axic_register_slice__parameterized2;design_1_comblock_0_0;design_1_comblock_0_0_AXIL;design_1_comblock_0_0_ComBlock;design_1_comblock_0_0_axi_comblock;design_1_processing_system7_0_0;design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_100M_0;design_1_rst_ps7_0_100M_0_cdc_sync;design_1_rst_ps7_0_100M_0_cdc_sync_0;design_1_rst_ps7_0_100M_0_lpf;design_1_rst_ps7_0_100M_0_proc_sys_reset;design_1_rst_ps7_0_100M_0_sequence_psr;design_1_rst_ps7_0_100M_0_upcnt_n;design_1_wrapper;glbl;s00_couplers_imp_UYSKKA,,axi_vip_v1_1_11;processing_system7_vip_v1_0_13;xilinx_vip,../../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/3007/hdl;../../../../../QGT_Final.gen/sources_1/bd/design_1/ipshared/ec67/hdl;/home/agustin/Xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_Final.srcs/sim_1/new/QGT_tb.vhd,1651588729,vhdl,,,,qgt_tb,,,,,,,,
/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_Final.srcs/sources_1/new/VQC.vhd,1651585031,vhdl,/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_Final.srcs/sim_1/new/QGT_tb.vhd,,,qgt_state_fixpt,,,,,,,,
/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_Final.srcs/sources_1/new/fixed_pkg_2008.vhd,1634633847,vhdl,/home/agustin/Escritorio/Github/QMARL/fpga/QGT_Final/QGT_Final.srcs/sources_1/new/VQC.vhd,,,fixed_pkg,,,,,,,,
