

================================================================
== Vitis HLS Report for 'Bert_layer_Pipeline_l_j15'
================================================================
* Date:           Thu Sep  7 08:54:20 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      801|      801|  8.010 us|  8.010 us|  801|  801|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_j15   |      799|      799|        33|          1|          1|   768|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     65|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     373|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     373|    159|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+----------------+---------+----+---+----+-----+
    |       Instance       |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+----------------+---------+----+---+----+-----+
    |mux_124_32_1_1_U5628  |mux_124_32_1_1  |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+
    |Total                 |                |        0|   0|  0|  65|    0|
    +----------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln355_fu_506_p2   |         +|   0|  0|  13|          10|           1|
    |icmp_ln355_fu_500_p2  |      icmp|   0|  0|  11|          10|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|          21|          13|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j15_1   |   9|          2|   10|         20|
    |j15_fu_116               |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   22|         44|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter31_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |j15_fu_116                         |  10|   0|   10|          0|
    |v194_reg_674                       |  32|   0|   32|          0|
    |v196_reg_689                       |  32|   0|   32|          0|
    |v197_reg_699                       |  32|   0|   32|          0|
    |v201_reg_709                       |  32|   0|   32|          0|
    |v203_reg_724                       |  32|   0|   32|          0|
    |v336_load_reg_684                  |  32|   0|   32|          0|
    |v337_load_reg_714                  |  32|   0|   32|          0|
    |zext_ln355_reg_596                 |  10|   0|   64|         54|
    |zext_ln355_reg_596                 |  64|  32|   64|         54|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 373|  32|  427|        108|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2476_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2476_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2476_p_opcode  |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2476_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2476_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2497_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2497_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2497_p_opcode  |  out|    2|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2497_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2497_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2465_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2465_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2465_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2465_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2480_p_din0    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2480_p_din1    |  out|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2480_p_dout0   |   in|   32|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|grp_fu_2480_p_ce      |  out|    1|  ap_ctrl_hs|  Bert_layer_Pipeline_l_j15|  return value|
|v336_address0         |  out|   10|   ap_memory|                       v336|         array|
|v336_ce0              |  out|    1|   ap_memory|                       v336|         array|
|v336_q0               |   in|   32|   ap_memory|                       v336|         array|
|v359_address0         |  out|   10|   ap_memory|                       v359|         array|
|v359_ce0              |  out|    1|   ap_memory|                       v359|         array|
|v359_q0               |   in|   32|   ap_memory|                       v359|         array|
|v359_1_address0       |  out|   10|   ap_memory|                     v359_1|         array|
|v359_1_ce0            |  out|    1|   ap_memory|                     v359_1|         array|
|v359_1_q0             |   in|   32|   ap_memory|                     v359_1|         array|
|v359_2_address0       |  out|   10|   ap_memory|                     v359_2|         array|
|v359_2_ce0            |  out|    1|   ap_memory|                     v359_2|         array|
|v359_2_q0             |   in|   32|   ap_memory|                     v359_2|         array|
|v359_3_address0       |  out|   10|   ap_memory|                     v359_3|         array|
|v359_3_ce0            |  out|    1|   ap_memory|                     v359_3|         array|
|v359_3_q0             |   in|   32|   ap_memory|                     v359_3|         array|
|v359_4_address0       |  out|   10|   ap_memory|                     v359_4|         array|
|v359_4_ce0            |  out|    1|   ap_memory|                     v359_4|         array|
|v359_4_q0             |   in|   32|   ap_memory|                     v359_4|         array|
|v359_5_address0       |  out|   10|   ap_memory|                     v359_5|         array|
|v359_5_ce0            |  out|    1|   ap_memory|                     v359_5|         array|
|v359_5_q0             |   in|   32|   ap_memory|                     v359_5|         array|
|v359_6_address0       |  out|   10|   ap_memory|                     v359_6|         array|
|v359_6_ce0            |  out|    1|   ap_memory|                     v359_6|         array|
|v359_6_q0             |   in|   32|   ap_memory|                     v359_6|         array|
|v359_7_address0       |  out|   10|   ap_memory|                     v359_7|         array|
|v359_7_ce0            |  out|    1|   ap_memory|                     v359_7|         array|
|v359_7_q0             |   in|   32|   ap_memory|                     v359_7|         array|
|v359_8_address0       |  out|   10|   ap_memory|                     v359_8|         array|
|v359_8_ce0            |  out|    1|   ap_memory|                     v359_8|         array|
|v359_8_q0             |   in|   32|   ap_memory|                     v359_8|         array|
|v359_9_address0       |  out|   10|   ap_memory|                     v359_9|         array|
|v359_9_ce0            |  out|    1|   ap_memory|                     v359_9|         array|
|v359_9_q0             |   in|   32|   ap_memory|                     v359_9|         array|
|v359_10_address0      |  out|   10|   ap_memory|                    v359_10|         array|
|v359_10_ce0           |  out|    1|   ap_memory|                    v359_10|         array|
|v359_10_q0            |   in|   32|   ap_memory|                    v359_10|         array|
|v359_11_address0      |  out|   10|   ap_memory|                    v359_11|         array|
|v359_11_ce0           |  out|    1|   ap_memory|                    v359_11|         array|
|v359_11_q0            |   in|   32|   ap_memory|                    v359_11|         array|
|i16                   |   in|    4|     ap_none|                        i16|        scalar|
|v195                  |   in|   32|     ap_none|                       v195|        scalar|
|v200                  |   in|   32|     ap_none|                       v200|        scalar|
|v337_address0         |  out|   10|   ap_memory|                       v337|         array|
|v337_ce0              |  out|    1|   ap_memory|                       v337|         array|
|v337_q0               |   in|   32|   ap_memory|                       v337|         array|
|v360_address0         |  out|   10|   ap_memory|                       v360|         array|
|v360_ce0              |  out|    1|   ap_memory|                       v360|         array|
|v360_we0              |  out|    1|   ap_memory|                       v360|         array|
|v360_d0               |  out|   32|   ap_memory|                       v360|         array|
|v360_1_address0       |  out|   10|   ap_memory|                     v360_1|         array|
|v360_1_ce0            |  out|    1|   ap_memory|                     v360_1|         array|
|v360_1_we0            |  out|    1|   ap_memory|                     v360_1|         array|
|v360_1_d0             |  out|   32|   ap_memory|                     v360_1|         array|
|v360_2_address0       |  out|   10|   ap_memory|                     v360_2|         array|
|v360_2_ce0            |  out|    1|   ap_memory|                     v360_2|         array|
|v360_2_we0            |  out|    1|   ap_memory|                     v360_2|         array|
|v360_2_d0             |  out|   32|   ap_memory|                     v360_2|         array|
|v360_3_address0       |  out|   10|   ap_memory|                     v360_3|         array|
|v360_3_ce0            |  out|    1|   ap_memory|                     v360_3|         array|
|v360_3_we0            |  out|    1|   ap_memory|                     v360_3|         array|
|v360_3_d0             |  out|   32|   ap_memory|                     v360_3|         array|
|v360_4_address0       |  out|   10|   ap_memory|                     v360_4|         array|
|v360_4_ce0            |  out|    1|   ap_memory|                     v360_4|         array|
|v360_4_we0            |  out|    1|   ap_memory|                     v360_4|         array|
|v360_4_d0             |  out|   32|   ap_memory|                     v360_4|         array|
|v360_5_address0       |  out|   10|   ap_memory|                     v360_5|         array|
|v360_5_ce0            |  out|    1|   ap_memory|                     v360_5|         array|
|v360_5_we0            |  out|    1|   ap_memory|                     v360_5|         array|
|v360_5_d0             |  out|   32|   ap_memory|                     v360_5|         array|
|v360_6_address0       |  out|   10|   ap_memory|                     v360_6|         array|
|v360_6_ce0            |  out|    1|   ap_memory|                     v360_6|         array|
|v360_6_we0            |  out|    1|   ap_memory|                     v360_6|         array|
|v360_6_d0             |  out|   32|   ap_memory|                     v360_6|         array|
|v360_7_address0       |  out|   10|   ap_memory|                     v360_7|         array|
|v360_7_ce0            |  out|    1|   ap_memory|                     v360_7|         array|
|v360_7_we0            |  out|    1|   ap_memory|                     v360_7|         array|
|v360_7_d0             |  out|   32|   ap_memory|                     v360_7|         array|
|v360_8_address0       |  out|   10|   ap_memory|                     v360_8|         array|
|v360_8_ce0            |  out|    1|   ap_memory|                     v360_8|         array|
|v360_8_we0            |  out|    1|   ap_memory|                     v360_8|         array|
|v360_8_d0             |  out|   32|   ap_memory|                     v360_8|         array|
|v360_9_address0       |  out|   10|   ap_memory|                     v360_9|         array|
|v360_9_ce0            |  out|    1|   ap_memory|                     v360_9|         array|
|v360_9_we0            |  out|    1|   ap_memory|                     v360_9|         array|
|v360_9_d0             |  out|   32|   ap_memory|                     v360_9|         array|
|v360_10_address0      |  out|   10|   ap_memory|                    v360_10|         array|
|v360_10_ce0           |  out|    1|   ap_memory|                    v360_10|         array|
|v360_10_we0           |  out|    1|   ap_memory|                    v360_10|         array|
|v360_10_d0            |  out|   32|   ap_memory|                    v360_10|         array|
|v360_11_address0      |  out|   10|   ap_memory|                    v360_11|         array|
|v360_11_ce0           |  out|    1|   ap_memory|                    v360_11|         array|
|v360_11_we0           |  out|    1|   ap_memory|                    v360_11|         array|
|v360_11_d0            |  out|   32|   ap_memory|                    v360_11|         array|
+----------------------+-----+-----+------------+---------------------------+--------------+

