/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [13:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [9:0] celloutsig_0_11z;
  wire [18:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [15:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [5:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_30z;
  wire [9:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_36z;
  wire [20:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [11:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [26:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [9:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [23:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_40z = celloutsig_0_38z[19] | celloutsig_0_9z[1];
  assign celloutsig_0_47z = celloutsig_0_45z[2] | celloutsig_0_4z;
  assign celloutsig_1_3z = celloutsig_1_2z[17] | celloutsig_1_1z;
  assign celloutsig_1_5z = celloutsig_1_4z[5] | celloutsig_1_0z;
  assign celloutsig_1_8z = celloutsig_1_2z[21] | celloutsig_1_0z;
  assign celloutsig_1_10z = celloutsig_1_2z[0] | celloutsig_1_4z[9];
  assign celloutsig_1_12z = in_data[153] | celloutsig_1_9z[11];
  assign celloutsig_1_14z = celloutsig_1_10z | celloutsig_1_3z;
  assign celloutsig_0_6z = _00_ | _01_;
  assign celloutsig_0_7z = celloutsig_0_6z | celloutsig_0_0z[1];
  assign celloutsig_0_16z = celloutsig_0_4z | celloutsig_0_0z[2];
  assign celloutsig_0_17z = celloutsig_0_16z | celloutsig_0_10z;
  assign celloutsig_0_20z = celloutsig_0_13z[3] | celloutsig_0_4z;
  assign celloutsig_0_22z = celloutsig_0_10z | celloutsig_0_1z;
  assign celloutsig_0_25z = celloutsig_0_15z[2] | celloutsig_0_20z;
  assign celloutsig_0_26z = celloutsig_0_14z[5] | celloutsig_0_20z;
  reg [13:0] _19_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _19_ <= 14'h0000;
    else _19_ <= { in_data[52:49], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _02_[13], _00_, _02_[11:10], _01_, _02_[8:0] } = _19_;
  assign celloutsig_0_36z = { celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_25z } / { 1'h1, celloutsig_0_14z[8:7] };
  assign celloutsig_0_38z = { celloutsig_0_26z, celloutsig_0_36z, celloutsig_0_36z, celloutsig_0_36z, celloutsig_0_14z[9:1], 1'h1, celloutsig_0_3z } / { 1'h1, celloutsig_0_27z[13:6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_11z };
  assign celloutsig_0_45z = celloutsig_0_29z[5:3] / { 1'h1, in_data[36], celloutsig_0_40z };
  assign celloutsig_1_7z = in_data[191:168] / { 1'h1, celloutsig_1_2z[25:6], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_15z = celloutsig_1_2z[20:9] / { 1'h1, celloutsig_1_7z[16:10], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_11z[9:5], celloutsig_1_14z, celloutsig_1_12z } / { 1'h1, celloutsig_1_11z[8:4], celloutsig_1_13z };
  assign celloutsig_0_9z = in_data[80:78] / { 1'h1, celloutsig_0_0z[1], celloutsig_0_8z };
  assign celloutsig_0_13z = in_data[35:32] / { 1'h1, celloutsig_0_11z[3:2], celloutsig_0_3z };
  assign celloutsig_0_15z = { _00_, _02_[11:10], _01_, celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, celloutsig_0_11z[5:1] };
  assign celloutsig_0_18z = { celloutsig_0_11z[5:4], celloutsig_0_1z } / { 1'h1, celloutsig_0_14z[6:5] };
  assign celloutsig_0_27z = { _02_[13], _00_, _02_[11:10], _01_, _02_[8:2], celloutsig_0_18z, celloutsig_0_25z } / { 1'h1, celloutsig_0_14z[5:1], 1'h1, celloutsig_0_10z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_14z[5:4], celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_17z } / { 1'h1, celloutsig_0_11z[1], celloutsig_0_20z, celloutsig_0_18z };
  assign celloutsig_0_30z = { in_data[20], celloutsig_0_24z, celloutsig_0_18z, celloutsig_0_1z } / { 1'h1, celloutsig_0_27z[11:9], celloutsig_0_26z, celloutsig_0_28z };
  assign celloutsig_0_3z = { _01_, _02_[8:5] } >= in_data[80:76];
  assign celloutsig_0_4z = { _02_[13], _00_, _02_[11:10], _01_, _02_[8:0], celloutsig_0_0z } >= { _02_[8:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_0z = in_data[191:182] >= in_data[133:124];
  assign celloutsig_1_1z = { in_data[168:162], celloutsig_1_0z } >= { in_data[142:139], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_5z = { _02_[11:10], _01_, _02_[8:2], celloutsig_0_0z } >= { _02_[11:10], _01_, _02_[8:2], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_13z = celloutsig_1_9z[5:1] >= { in_data[123:120], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_7z } >= { _02_[7:1], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_10z = in_data[90:57] >= { _02_[11:10], celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_6z, _02_[13], _00_, _02_[11:10], _01_, _02_[8:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_1z = in_data[52:36] >= { in_data[69:62], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_12z[17:1], celloutsig_0_7z, celloutsig_0_17z, celloutsig_0_3z } >= { in_data[91:89], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_28z = { _01_, _02_[8:4], celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_17z } >= { in_data[38:18], celloutsig_0_26z, celloutsig_0_25z };
  assign celloutsig_0_0z = in_data[94:92] ~^ in_data[81:79];
  assign celloutsig_0_33z = in_data[85:76] ~^ { celloutsig_0_30z[5:3], celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_48z = { celloutsig_0_33z[8:4], celloutsig_0_24z } ~^ celloutsig_0_27z[14:9];
  assign celloutsig_1_2z = in_data[150:124] ~^ { in_data[139:116], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_2z[24:12] ~^ in_data[175:163];
  assign celloutsig_1_11z = celloutsig_1_2z[13:2] ~^ { celloutsig_1_7z[11:2], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_11z = { in_data[21:13], celloutsig_0_4z } ~^ { in_data[25:17], celloutsig_0_3z };
  assign celloutsig_0_12z = { in_data[43:30], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z } ~^ { in_data[26:9], celloutsig_0_8z };
  assign celloutsig_0_14z[9:1] = in_data[89:81] ~^ { _01_, _02_[8:3], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_4z[9:1] = celloutsig_1_2z[8:0] ~^ { in_data[145:138], celloutsig_1_3z };
  assign out_data[110:103] = celloutsig_1_9z[9:2] ~^ celloutsig_1_15z[11:4];
  assign { _02_[12], _02_[9] } = { _00_, _01_ };
  assign celloutsig_0_14z[0] = 1'h1;
  assign celloutsig_1_4z[0] = 1'h1;
  assign { out_data[134:128], out_data[102:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, 7'h7f, celloutsig_0_47z, celloutsig_0_48z };
endmodule
