<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='48' type='llvm::Register llvm::constrainRegToClass(llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo &amp; TII, const llvm::RegisterBankInfo &amp; RBI, llvm::Register Reg, const llvm::TargetRegisterClass &amp; RegClass)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/Utils.h' l='44'>/// Try to constrain Reg to the specified register class. If this fails,
/// create a new virtual register in the correct class.
///
/// \return The virtual register constrained to the right register class.</doc>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='37' ll='45' type='llvm::Register llvm::constrainRegToClass(llvm::MachineRegisterInfo &amp; MRI, const llvm::TargetInstrInfo &amp; TII, const llvm::RegisterBankInfo &amp; RBI, llvm::Register Reg, const llvm::TargetRegisterClass &amp; RegClass)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='56' u='c' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa14116325'/>
