<stg><name>dut</name>


<trans_list>

<trans id="206" from="1" to="2">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="4">
<condition id="103">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="2" to="3">
<condition id="105">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="3" to="2">
<condition id="107">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="3" to="3">
<condition id="109">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="4" to="5">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="5" to="6">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="6" to="7">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="7" to="8">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="8" to="9">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="9" to="10">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="10" to="11">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="11" to="12">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="12" to="13">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="13" to="14">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="14" to="15">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="15" to="16">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="16" to="17">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="17" to="18">
<condition id="126">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="17" to="53">
<condition id="125">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="18" to="19">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="19" to="52">
<condition id="193">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="19" to="20">
<condition id="226">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="20" to="21">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="21" to="22">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="22" to="23">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="23" to="24">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="24" to="25">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="25" to="26">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="26" to="27">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="27" to="28">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="28" to="29">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="29" to="30">
<condition id="203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="30" to="31">
<condition id="204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="31" to="32">
<condition id="205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="32" to="33">
<condition id="206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="33" to="34">
<condition id="207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="34" to="35">
<condition id="208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="35" to="36">
<condition id="209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="36" to="37">
<condition id="210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="37" to="38">
<condition id="211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="38" to="39">
<condition id="212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="39" to="40">
<condition id="213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="40" to="41">
<condition id="214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="41" to="42">
<condition id="215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="42" to="43">
<condition id="216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="43" to="44">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="44" to="45">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="45" to="46">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="46" to="47">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="47" to="48">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="48" to="49">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="49" to="50">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="50" to="51">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="51" to="19">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="52" to="17">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="53" to="54">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="54" to="55">
<condition id="189">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="55" to="54">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %strm_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="64">
<![CDATA[
:2  %mem_conv1_0 = alloca [2592 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="1" op_0_bw="64">
<![CDATA[
:3  %mem_conv1_1 = alloca [2592 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv1_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="64">
<![CDATA[
:4  %mem_conv2_0 = alloca [2592 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="64">
<![CDATA[
:5  %mem_conv2_1 = alloca [2592 x i1], align 1

]]></node>
<StgValue><ssdm name="mem_conv2_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_in_V_V), !map !75

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32* %strm_out_V_V), !map !81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="64">
<![CDATA[
:9  %input_0 = alloca [2592 x i1], align 1

]]></node>
<StgValue><ssdm name="input_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="1" op_0_bw="64">
<![CDATA[
:10  %input_1 = alloca [2592 x i1], align 1

]]></node>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.loopexit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i4 [ 0, %0 ], [ %i_2, %2 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i4 %i, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %i_2 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %3, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_V_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %strm_in_V_V)

]]></node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="3" op_0_bw="4">
<![CDATA[
:1  %tmp_13 = trunc i4 %i to i3

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
:2  %tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_13, i5 0)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="7" op_6_bw="6">
<![CDATA[
:0  call fastcc void @dut_pad([2592 x i1]* %input_0, [2592 x i1]* %input_1, [2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, i7 1, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
:0  %Hi_assign = phi i6 [ 0, %1 ], [ %j, %branch0 ]

]]></node>
<StgValue><ssdm name="Hi_assign"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="6">
<![CDATA[
:1  %Hi_assign_cast = zext i6 %Hi_assign to i8

]]></node>
<StgValue><ssdm name="Hi_assign_cast"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="32" op_0_bw="6">
<![CDATA[
:2  %Hi_assign_cast1 = zext i6 %Hi_assign to i32

]]></node>
<StgValue><ssdm name="Hi_assign_cast1"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %exitcond = icmp eq i6 %Hi_assign, -32

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %j = add i6 %Hi_assign, 1

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %.loopexit, label %branch0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
branch0:0  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_V_1, i32 %Hi_assign_cast1)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
branch0:1  %tmp_7 = add i8 %tmp_s, %Hi_assign_cast

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="8">
<![CDATA[
branch0:2  %newIndex1 = zext i8 %tmp_7 to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:3  %input_0_addr = getelementptr [2592 x i1]* %input_0, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="input_0_addr"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
branch0:4  store i1 %tmp_14, i1* %input_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="0">
<![CDATA[
branch0:5  br label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="7" op_6_bw="6">
<![CDATA[
:0  call fastcc void @dut_pad([2592 x i1]* %input_0, [2592 x i1]* %input_1, [2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, i7 1, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="8" op_7_bw="7" op_8_bw="7" op_9_bw="6" op_10_bw="1">
<![CDATA[
:1  call fastcc void @dut_conv([2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, [2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv2_1, [2592 x i8]* @threshold1_V_0, [2592 x i8]* @threshold1_V_1, i7 1, i7 16, i6 18, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="8" op_7_bw="7" op_8_bw="7" op_9_bw="6" op_10_bw="1">
<![CDATA[
:1  call fastcc void @dut_conv([2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, [2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv2_1, [2592 x i8]* @threshold1_V_0, [2592 x i8]* @threshold1_V_1, i7 1, i7 16, i6 18, i1 false)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="94" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="7" op_6_bw="6">
<![CDATA[
:2  call fastcc void @dut_max_pool([2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv2_1, [2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, i7 16, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="95" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="7" op_6_bw="6">
<![CDATA[
:2  call fastcc void @dut_max_pool([2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv2_1, [2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, i7 16, i6 16)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="96" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="7" op_6_bw="6">
<![CDATA[
:3  call fastcc void @dut_pad([2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, [2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv2_1, i7 16, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="7" op_6_bw="6">
<![CDATA[
:3  call fastcc void @dut_pad([2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, [2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv2_1, i7 16, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="98" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="8" op_7_bw="7" op_8_bw="7" op_9_bw="6" op_10_bw="1">
<![CDATA[
:4  call fastcc void @dut_conv([2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv2_1, [2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, [2592 x i8]* @threshold2_V_0, [2592 x i8]* @threshold2_V_1, i7 16, i7 32, i6 10, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="99" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="8" op_6_bw="8" op_7_bw="7" op_8_bw="7" op_9_bw="6" op_10_bw="1">
<![CDATA[
:4  call fastcc void @dut_conv([2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv2_1, [2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, [2592 x i8]* @threshold2_V_0, [2592 x i8]* @threshold2_V_1, i7 16, i7 32, i6 10, i1 true)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="100" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="7" op_6_bw="6">
<![CDATA[
:5  call fastcc void @dut_max_pool([2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, [2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv2_1, i7 32, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="101" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="7" op_6_bw="6">
<![CDATA[
:5  call fastcc void @dut_max_pool([2592 x i1]* %mem_conv1_0, [2592 x i1]* %mem_conv1_1, [2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv2_1, i7 32, i6 8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="102" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  call fastcc void @dut_reshape([2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="103" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:6  call fastcc void @dut_reshape([2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %n_i = phi i9 [ 0, %3 ], [ %n, %branch6.i ]

]]></node>
<StgValue><ssdm name="n_i"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond1_i = icmp eq i9 %n_i, -256

]]></node>
<StgValue><ssdm name="exitcond1_i"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %n = add i9 %n_i, 1

]]></node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1_i, label %dense.1.exit, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="9">
<![CDATA[
:5  %tmp_12_i = zext i9 %n_i to i64

]]></node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %b_fc1_addr = getelementptr [256 x float]* @b_fc1, i64 0, i64 %tmp_12_i

]]></node>
<StgValue><ssdm name="b_fc1_addr"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="8">
<![CDATA[
:7  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="exitcond1_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %mem_conv2_0_addr = getelementptr [2592 x i1]* %mem_conv2_0, i64 0, i64 %tmp_12_i

]]></node>
<StgValue><ssdm name="mem_conv2_0_addr"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="exitcond1_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
dense.1.exit:0  call fastcc void @dut_dense([2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="17" op_0_bw="9">
<![CDATA[
:0  %n_i_cast9 = zext i9 %n_i to i17

]]></node>
<StgValue><ssdm name="n_i_cast9"/></StgValue>
</operation>

<operation id="115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:1  %empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str23) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str23)

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="8">
<![CDATA[
:7  %b_fc1_load = load float* %b_fc1_addr, align 4

]]></node>
<StgValue><ssdm name="b_fc1_load"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="121" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %one_out_i = phi float [ 0.000000e+00, %5 ], [ %one_out_1, %ifFalse ]

]]></node>
<StgValue><ssdm name="one_out_i"/></StgValue>
</operation>

<operation id="122" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %m_i = phi i10 [ 0, %5 ], [ %m, %ifFalse ]

]]></node>
<StgValue><ssdm name="m_i"/></StgValue>
</operation>

<operation id="123" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %exitcond_i1 = icmp eq i10 %m_i, -512

]]></node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="124" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %m = add i10 %m_i, 1

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i1, label %branch6.i, label %branch0.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="9" op_0_bw="10">
<![CDATA[
branch0.i:4  %tmp_15 = trunc i10 %m_i to i9

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
branch0.i:5  %tmp_9_i = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %tmp_15, i8 0)

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="128" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
branch0.i:6  %w_index = add i17 %n_i_cast9, %tmp_9_i

]]></node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="64" op_0_bw="10">
<![CDATA[
branch0.i:7  %newIndex3_i = zext i10 %m_i to i64

]]></node>
<StgValue><ssdm name="newIndex3_i"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0.i:8  %mem_conv1_0_addr_1 = getelementptr [2592 x i1]* %mem_conv1_0, i64 0, i64 %newIndex3_i

]]></node>
<StgValue><ssdm name="mem_conv1_0_addr_1"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="12">
<![CDATA[
branch0.i:9  %mem_conv1_0_load_1 = load i1* %mem_conv1_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0_load_1"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="64" op_0_bw="17">
<![CDATA[
branch0.i:10  %tmp_14_i = zext i17 %w_index to i64

]]></node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="17" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0.i:11  %w_fc1_addr = getelementptr [131072 x i1]* @w_fc1, i64 0, i64 %tmp_14_i

]]></node>
<StgValue><ssdm name="w_fc1_addr"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="17">
<![CDATA[
branch0.i:12  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
branch0.i:19  %ifzero = icmp eq i10 %m, -512

]]></node>
<StgValue><ssdm name="ifzero"/></StgValue>
</operation>

<operation id="136" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0.i:20  br i1 %ifzero, label %ifTrue, label %ifFalse

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="137" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="12">
<![CDATA[
branch0.i:9  %mem_conv1_0_load_1 = load i1* %mem_conv1_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0_load_1"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="1" op_0_bw="17">
<![CDATA[
branch0.i:12  %w_fc1_load = load i1* %w_fc1_addr, align 1

]]></node>
<StgValue><ssdm name="w_fc1_load"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0.i:13  %tmp = xor i1 %w_fc1_load, true

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
branch0.i:14  %tmp_15_i = xor i1 %mem_conv1_0_load_1, %tmp

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="141" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="1">
<![CDATA[
branch0.i:15  %tmp_16_i = zext i1 %tmp_15_i to i32

]]></node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="142" st_id="21" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
branch0.i:16  %tmp_17_i = sitofp i32 %tmp_16_i to float

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="143" st_id="22" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
branch0.i:16  %tmp_17_i = sitofp i32 %tmp_16_i to float

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="144" st_id="23" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
branch0.i:16  %tmp_17_i = sitofp i32 %tmp_16_i to float

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="145" st_id="24" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
branch0.i:16  %tmp_17_i = sitofp i32 %tmp_16_i to float

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="146" st_id="25" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
branch0.i:16  %tmp_17_i = sitofp i32 %tmp_16_i to float

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="147" st_id="26" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
branch0.i:16  %tmp_17_i = sitofp i32 %tmp_16_i to float

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="148" st_id="27" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0.i:17  %one_out_1 = fadd float %one_out_i, %tmp_17_i

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="149" st_id="28" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0.i:17  %one_out_1 = fadd float %one_out_i, %tmp_17_i

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="150" st_id="29" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0.i:17  %one_out_1 = fadd float %one_out_i, %tmp_17_i

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="151" st_id="30" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0.i:17  %one_out_1 = fadd float %one_out_i, %tmp_17_i

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="152" st_id="31" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch0.i:17  %one_out_1 = fadd float %one_out_i, %tmp_17_i

]]></node>
<StgValue><ssdm name="one_out_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="153" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %tmp_10_i = fmul float %one_out_1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="154" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %tmp_10_i = fmul float %one_out_1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="155" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %tmp_10_i = fmul float %one_out_1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="156" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:0  %tmp_10_i = fmul float %one_out_1, 2.000000e+00

]]></node>
<StgValue><ssdm name="tmp_10_i"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="157" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_11_i = fadd float %tmp_10_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="158" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_11_i = fadd float %tmp_10_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="159" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_11_i = fadd float %tmp_10_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="160" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_11_i = fadd float %tmp_10_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="161" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:1  %tmp_11_i = fadd float %tmp_10_i, -5.120000e+02

]]></node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="162" st_id="41" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %one_out = fmul float %tmp_11_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="163" st_id="42" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %one_out = fmul float %tmp_11_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="164" st_id="43" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %one_out = fmul float %tmp_11_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="165" st_id="44" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:2  %one_out = fmul float %tmp_11_i, 6.250000e-02

]]></node>
<StgValue><ssdm name="one_out"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="166" st_id="45" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="167" st_id="46" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="168" st_id="47" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="169" st_id="48" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="170" st_id="49" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:3  %biased = fadd float %one_out, %b_fc1_load

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="171" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="32" op_0_bw="32">
<![CDATA[
ifTrue:4  %biased_i_to_int = bitcast float %biased to i32

]]></node>
<StgValue><ssdm name="biased_i_to_int"/></StgValue>
</operation>

<operation id="172" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
ifTrue:5  %tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_i_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="173" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="23" op_0_bw="32">
<![CDATA[
ifTrue:6  %tmp_16 = trunc i32 %biased_i_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="174" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
ifTrue:7  %notlhs = icmp ne i8 %tmp_1, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="175" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
ifTrue:8  %notrhs = icmp eq i23 %tmp_16, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="176" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:9  %tmp_3 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="177" st_id="50" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
ifTrue:10  %tmp_4 = fcmp ogt float %biased, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="178" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
ifTrue:11  %tmp_5 = and i1 %tmp_3, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="179" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0.i:0  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="180" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
branch0.i:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str24) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
branch0.i:2  %tmp_19_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str24)

]]></node>
<StgValue><ssdm name="tmp_19_i"/></StgValue>
</operation>

<operation id="182" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch0.i:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch0.i:18  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str24, i32 %tmp_19_i)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="184" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
ifTrue:12  store i1 %tmp_5, i1* %mem_conv2_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="ifzero" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:13  br label %ifFalse

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:0  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="187" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
branch6.i:0  %empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str23, i32 %tmp_i)

]]></node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="188" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
branch6.i:1  br label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="189" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
dense.1.exit:0  call fastcc void @dut_dense([2592 x i1]* %mem_conv2_0, [2592 x i1]* %mem_conv1_0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
dense.1.exit:1  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="191" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %output_V = phi i32 [ 0, %dense.1.exit ], [ %phitmp_i, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="output_V"/></StgValue>
</operation>

<operation id="192" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %max_id_V = phi i4 [ 1, %dense.1.exit ], [ %i_3, %._crit_edge.i ]

]]></node>
<StgValue><ssdm name="max_id_V"/></StgValue>
</operation>

<operation id="193" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="4">
<![CDATA[
:2  %max_id_V_cast4 = zext i4 %max_id_V to i32

]]></node>
<StgValue><ssdm name="max_id_V_cast4"/></StgValue>
</operation>

<operation id="194" st_id="54" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond_i = icmp eq i4 %max_id_V, -6

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="195" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_25 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="196" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i, label %bnn_xcel.exit, label %._crit_edge.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i:0  %newIndex18_i = zext i4 %max_id_V to i64

]]></node>
<StgValue><ssdm name="newIndex18_i"/></StgValue>
</operation>

<operation id="198" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i:1  %mem_conv1_0_addr = getelementptr [2592 x i1]* %mem_conv1_0, i64 0, i64 %newIndex18_i

]]></node>
<StgValue><ssdm name="mem_conv1_0_addr"/></StgValue>
</operation>

<operation id="199" st_id="54" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="12">
<![CDATA[
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0_load"/></StgValue>
</operation>

<operation id="200" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i:4  %i_3 = add i4 %max_id_V, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="201" st_id="54" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
bnn_xcel.exit:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %strm_out_V_V, i32 %output_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="0">
<![CDATA[
bnn_xcel.exit:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="203" st_id="55" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="1" op_0_bw="12">
<![CDATA[
._crit_edge.i:2  %mem_conv1_0_load = load i1* %mem_conv1_0_addr, align 1

]]></node>
<StgValue><ssdm name="mem_conv1_0_load"/></StgValue>
</operation>

<operation id="204" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i:3  %phitmp_i = select i1 %mem_conv1_0_load, i32 %max_id_V_cast4, i32 %output_V

]]></node>
<StgValue><ssdm name="phitmp_i"/></StgValue>
</operation>

<operation id="205" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:5  br label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="324" name="strm_in_V_V" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_in_V_V"/></StgValue>
</port>
<port id="325" name="strm_out_V_V" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="strm_out_V_V"/></StgValue>
</port>
<port id="326" name="w_conv1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="327" name="w_conv2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_conv2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="328" name="threshold1_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="329" name="threshold1_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold1_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="330" name="threshold2_V_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="331" name="threshold2_V_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="threshold2_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="332" name="b_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="333" name="w_fc1" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="334" name="w_fc2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="335" name="b_fc2" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="b_fc2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="337" from="_ssdm_op_SpecInterface" to="empty" fromId="336" toId="56">
</dataflow>
<dataflow id="338" from="strm_out_V_V" to="empty" fromId="325" toId="56">
</dataflow>
<dataflow id="340" from="ap_fifo_str" to="empty" fromId="339" toId="56">
</dataflow>
<dataflow id="342" from="stg_341" to="empty" fromId="341" toId="56">
</dataflow>
<dataflow id="343" from="stg_341" to="empty" fromId="341" toId="56">
</dataflow>
<dataflow id="344" from="stg_341" to="empty" fromId="341" toId="56">
</dataflow>
<dataflow id="345" from="stg_341" to="empty" fromId="341" toId="56">
</dataflow>
<dataflow id="347" from="p_str" to="empty" fromId="346" toId="56">
</dataflow>
<dataflow id="348" from="p_str" to="empty" fromId="346" toId="56">
</dataflow>
<dataflow id="349" from="p_str" to="empty" fromId="346" toId="56">
</dataflow>
<dataflow id="351" from="stg_350" to="empty" fromId="350" toId="56">
</dataflow>
<dataflow id="352" from="stg_350" to="empty" fromId="350" toId="56">
</dataflow>
<dataflow id="354" from="stg_353" to="empty" fromId="353" toId="56">
</dataflow>
<dataflow id="355" from="stg_353" to="empty" fromId="353" toId="56">
</dataflow>
<dataflow id="356" from="p_str" to="empty" fromId="346" toId="56">
</dataflow>
<dataflow id="357" from="_ssdm_op_SpecInterface" to="empty_18" fromId="336" toId="57">
</dataflow>
<dataflow id="358" from="strm_in_V_V" to="empty_18" fromId="324" toId="57">
</dataflow>
<dataflow id="359" from="ap_fifo_str" to="empty_18" fromId="339" toId="57">
</dataflow>
<dataflow id="360" from="stg_341" to="empty_18" fromId="341" toId="57">
</dataflow>
<dataflow id="361" from="stg_341" to="empty_18" fromId="341" toId="57">
</dataflow>
<dataflow id="362" from="stg_341" to="empty_18" fromId="341" toId="57">
</dataflow>
<dataflow id="363" from="stg_341" to="empty_18" fromId="341" toId="57">
</dataflow>
<dataflow id="364" from="p_str" to="empty_18" fromId="346" toId="57">
</dataflow>
<dataflow id="365" from="p_str" to="empty_18" fromId="346" toId="57">
</dataflow>
<dataflow id="366" from="p_str" to="empty_18" fromId="346" toId="57">
</dataflow>
<dataflow id="367" from="stg_350" to="empty_18" fromId="350" toId="57">
</dataflow>
<dataflow id="368" from="stg_350" to="empty_18" fromId="350" toId="57">
</dataflow>
<dataflow id="369" from="stg_353" to="empty_18" fromId="353" toId="57">
</dataflow>
<dataflow id="370" from="stg_353" to="empty_18" fromId="353" toId="57">
</dataflow>
<dataflow id="371" from="p_str" to="empty_18" fromId="346" toId="57">
</dataflow>
<dataflow id="373" from="stg_372" to="mem_conv1_0" fromId="372" toId="58">
</dataflow>
<dataflow id="374" from="stg_372" to="mem_conv1_1" fromId="372" toId="59">
</dataflow>
<dataflow id="375" from="stg_372" to="mem_conv2_0" fromId="372" toId="60">
</dataflow>
<dataflow id="376" from="stg_372" to="mem_conv2_1" fromId="372" toId="61">
</dataflow>
<dataflow id="378" from="_ssdm_op_SpecBitsMap" to="stg_62" fromId="377" toId="62">
</dataflow>
<dataflow id="379" from="strm_in_V_V" to="stg_62" fromId="324" toId="62">
</dataflow>
<dataflow id="380" from="_ssdm_op_SpecBitsMap" to="stg_63" fromId="377" toId="63">
</dataflow>
<dataflow id="381" from="strm_out_V_V" to="stg_63" fromId="325" toId="63">
</dataflow>
<dataflow id="383" from="_ssdm_op_SpecTopModule" to="stg_64" fromId="382" toId="64">
</dataflow>
<dataflow id="385" from="dut_str" to="stg_64" fromId="384" toId="64">
</dataflow>
<dataflow id="386" from="stg_372" to="input_0" fromId="372" toId="65">
</dataflow>
<dataflow id="387" from="stg_372" to="input_1" fromId="372" toId="66">
</dataflow>
<dataflow id="389" from="stg_388" to="i" fromId="388" toId="68">
<condition id="292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="390" from="stg_67" to="i" fromId="67" toId="68">
</dataflow>
<dataflow id="391" from="i_2" to="i" fromId="71" toId="68">
<BackEdge/>
<condition id="293">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="392" from="stg_84" to="i" fromId="84" toId="68">
<BackEdge/>
</dataflow>
<dataflow id="393" from="i" to="exitcond1" fromId="68" toId="69">
</dataflow>
<dataflow id="395" from="stg_394" to="exitcond1" fromId="394" toId="69">
</dataflow>
<dataflow id="397" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="396" toId="70">
</dataflow>
<dataflow id="399" from="stg_398" to="empty_19" fromId="398" toId="70">
</dataflow>
<dataflow id="400" from="stg_398" to="empty_19" fromId="398" toId="70">
</dataflow>
<dataflow id="401" from="stg_398" to="empty_19" fromId="398" toId="70">
</dataflow>
<dataflow id="402" from="i" to="i_2" fromId="68" toId="71">
</dataflow>
<dataflow id="404" from="stg_403" to="i_2" fromId="403" toId="71">
</dataflow>
<dataflow id="405" from="exitcond1" to="stg_72" fromId="69" toId="72">
</dataflow>
<dataflow id="407" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="tmp_V_1" fromId="406" toId="73">
</dataflow>
<dataflow id="408" from="strm_in_V_V" to="tmp_V_1" fromId="324" toId="73">
</dataflow>
<dataflow id="409" from="i" to="tmp_13" fromId="68" toId="74">
</dataflow>
<dataflow id="411" from="_ssdm_op_BitConcatenate.i8.i3.i5" to="tmp_s" fromId="410" toId="75">
</dataflow>
<dataflow id="412" from="tmp_13" to="tmp_s" fromId="74" toId="75">
</dataflow>
<dataflow id="414" from="stg_413" to="tmp_s" fromId="413" toId="75">
</dataflow>
<dataflow id="416" from="dut_pad" to="stg_77" fromId="415" toId="77">
</dataflow>
<dataflow id="417" from="input_0" to="stg_77" fromId="65" toId="77">
</dataflow>
<dataflow id="418" from="input_1" to="stg_77" fromId="66" toId="77">
</dataflow>
<dataflow id="419" from="mem_conv1_0" to="stg_77" fromId="58" toId="77">
</dataflow>
<dataflow id="420" from="mem_conv1_1" to="stg_77" fromId="59" toId="77">
</dataflow>
<dataflow id="422" from="stg_421" to="stg_77" fromId="421" toId="77">
</dataflow>
<dataflow id="424" from="stg_423" to="stg_77" fromId="423" toId="77">
</dataflow>
<dataflow id="426" from="stg_425" to="Hi_assign" fromId="425" toId="78">
<condition id="294">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="427" from="stg_76" to="Hi_assign" fromId="76" toId="78">
</dataflow>
<dataflow id="428" from="j" to="Hi_assign" fromId="83" toId="78">
<BackEdge/>
<condition id="295">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="429" from="stg_90" to="Hi_assign" fromId="90" toId="78">
<BackEdge/>
</dataflow>
<dataflow id="430" from="Hi_assign" to="Hi_assign_cast" fromId="78" toId="79">
</dataflow>
<dataflow id="431" from="Hi_assign" to="Hi_assign_cast1" fromId="78" toId="80">
</dataflow>
<dataflow id="432" from="Hi_assign" to="exitcond" fromId="78" toId="81">
</dataflow>
<dataflow id="434" from="stg_433" to="exitcond" fromId="433" toId="81">
</dataflow>
<dataflow id="435" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="396" toId="82">
</dataflow>
<dataflow id="437" from="stg_436" to="empty_20" fromId="436" toId="82">
</dataflow>
<dataflow id="438" from="stg_436" to="empty_20" fromId="436" toId="82">
</dataflow>
<dataflow id="439" from="stg_436" to="empty_20" fromId="436" toId="82">
</dataflow>
<dataflow id="440" from="Hi_assign" to="j" fromId="78" toId="83">
</dataflow>
<dataflow id="442" from="stg_441" to="j" fromId="441" toId="83">
</dataflow>
<dataflow id="443" from="exitcond" to="stg_84" fromId="81" toId="84">
</dataflow>
<dataflow id="445" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_14" fromId="444" toId="85">
</dataflow>
<dataflow id="446" from="tmp_V_1" to="tmp_14" fromId="73" toId="85">
</dataflow>
<dataflow id="447" from="Hi_assign_cast1" to="tmp_14" fromId="80" toId="85">
</dataflow>
<dataflow id="448" from="tmp_s" to="tmp_7" fromId="75" toId="86">
</dataflow>
<dataflow id="449" from="Hi_assign_cast" to="tmp_7" fromId="79" toId="86">
</dataflow>
<dataflow id="450" from="tmp_7" to="newIndex1" fromId="86" toId="87">
</dataflow>
<dataflow id="451" from="input_0" to="input_0_addr" fromId="65" toId="88">
</dataflow>
<dataflow id="453" from="stg_452" to="input_0_addr" fromId="452" toId="88">
</dataflow>
<dataflow id="454" from="newIndex1" to="input_0_addr" fromId="87" toId="88">
</dataflow>
<dataflow id="455" from="tmp_14" to="stg_89" fromId="85" toId="89">
</dataflow>
<dataflow id="456" from="input_0_addr" to="stg_89" fromId="88" toId="89">
</dataflow>
<dataflow id="457" from="dut_pad" to="stg_91" fromId="415" toId="91">
</dataflow>
<dataflow id="458" from="input_0" to="stg_91" fromId="65" toId="91">
</dataflow>
<dataflow id="459" from="input_1" to="stg_91" fromId="66" toId="91">
</dataflow>
<dataflow id="460" from="mem_conv1_0" to="stg_91" fromId="58" toId="91">
</dataflow>
<dataflow id="461" from="mem_conv1_1" to="stg_91" fromId="59" toId="91">
</dataflow>
<dataflow id="462" from="stg_421" to="stg_91" fromId="421" toId="91">
</dataflow>
<dataflow id="463" from="stg_423" to="stg_91" fromId="423" toId="91">
</dataflow>
<dataflow id="465" from="dut_conv" to="stg_92" fromId="464" toId="92">
</dataflow>
<dataflow id="466" from="mem_conv1_0" to="stg_92" fromId="58" toId="92">
</dataflow>
<dataflow id="467" from="mem_conv1_1" to="stg_92" fromId="59" toId="92">
</dataflow>
<dataflow id="468" from="mem_conv2_0" to="stg_92" fromId="60" toId="92">
</dataflow>
<dataflow id="469" from="mem_conv2_1" to="stg_92" fromId="61" toId="92">
</dataflow>
<dataflow id="470" from="threshold1_V_0" to="stg_92" fromId="328" toId="92">
</dataflow>
<dataflow id="471" from="threshold1_V_1" to="stg_92" fromId="329" toId="92">
</dataflow>
<dataflow id="472" from="stg_421" to="stg_92" fromId="421" toId="92">
</dataflow>
<dataflow id="474" from="stg_473" to="stg_92" fromId="473" toId="92">
</dataflow>
<dataflow id="476" from="stg_475" to="stg_92" fromId="475" toId="92">
</dataflow>
<dataflow id="478" from="stg_477" to="stg_92" fromId="477" toId="92">
</dataflow>
<dataflow id="479" from="w_conv1" to="stg_92" fromId="326" toId="92">
</dataflow>
<dataflow id="480" from="w_conv2" to="stg_92" fromId="327" toId="92">
</dataflow>
<dataflow id="481" from="dut_conv" to="stg_93" fromId="464" toId="93">
</dataflow>
<dataflow id="482" from="mem_conv1_0" to="stg_93" fromId="58" toId="93">
</dataflow>
<dataflow id="483" from="mem_conv1_1" to="stg_93" fromId="59" toId="93">
</dataflow>
<dataflow id="484" from="mem_conv2_0" to="stg_93" fromId="60" toId="93">
</dataflow>
<dataflow id="485" from="mem_conv2_1" to="stg_93" fromId="61" toId="93">
</dataflow>
<dataflow id="486" from="threshold1_V_0" to="stg_93" fromId="328" toId="93">
</dataflow>
<dataflow id="487" from="threshold1_V_1" to="stg_93" fromId="329" toId="93">
</dataflow>
<dataflow id="488" from="stg_421" to="stg_93" fromId="421" toId="93">
</dataflow>
<dataflow id="489" from="stg_473" to="stg_93" fromId="473" toId="93">
</dataflow>
<dataflow id="490" from="stg_475" to="stg_93" fromId="475" toId="93">
</dataflow>
<dataflow id="491" from="stg_477" to="stg_93" fromId="477" toId="93">
</dataflow>
<dataflow id="492" from="w_conv1" to="stg_93" fromId="326" toId="93">
</dataflow>
<dataflow id="493" from="w_conv2" to="stg_93" fromId="327" toId="93">
</dataflow>
<dataflow id="495" from="dut_max_pool" to="stg_94" fromId="494" toId="94">
</dataflow>
<dataflow id="496" from="mem_conv2_0" to="stg_94" fromId="60" toId="94">
</dataflow>
<dataflow id="497" from="mem_conv2_1" to="stg_94" fromId="61" toId="94">
</dataflow>
<dataflow id="498" from="mem_conv1_0" to="stg_94" fromId="58" toId="94">
</dataflow>
<dataflow id="499" from="mem_conv1_1" to="stg_94" fromId="59" toId="94">
</dataflow>
<dataflow id="500" from="stg_473" to="stg_94" fromId="473" toId="94">
</dataflow>
<dataflow id="501" from="stg_423" to="stg_94" fromId="423" toId="94">
</dataflow>
<dataflow id="502" from="dut_max_pool" to="stg_95" fromId="494" toId="95">
</dataflow>
<dataflow id="503" from="mem_conv2_0" to="stg_95" fromId="60" toId="95">
</dataflow>
<dataflow id="504" from="mem_conv2_1" to="stg_95" fromId="61" toId="95">
</dataflow>
<dataflow id="505" from="mem_conv1_0" to="stg_95" fromId="58" toId="95">
</dataflow>
<dataflow id="506" from="mem_conv1_1" to="stg_95" fromId="59" toId="95">
</dataflow>
<dataflow id="507" from="stg_473" to="stg_95" fromId="473" toId="95">
</dataflow>
<dataflow id="508" from="stg_423" to="stg_95" fromId="423" toId="95">
</dataflow>
<dataflow id="509" from="dut_pad" to="stg_96" fromId="415" toId="96">
</dataflow>
<dataflow id="510" from="mem_conv1_0" to="stg_96" fromId="58" toId="96">
</dataflow>
<dataflow id="511" from="mem_conv1_1" to="stg_96" fromId="59" toId="96">
</dataflow>
<dataflow id="512" from="mem_conv2_0" to="stg_96" fromId="60" toId="96">
</dataflow>
<dataflow id="513" from="mem_conv2_1" to="stg_96" fromId="61" toId="96">
</dataflow>
<dataflow id="514" from="stg_473" to="stg_96" fromId="473" toId="96">
</dataflow>
<dataflow id="516" from="stg_515" to="stg_96" fromId="515" toId="96">
</dataflow>
<dataflow id="517" from="dut_pad" to="stg_97" fromId="415" toId="97">
</dataflow>
<dataflow id="518" from="mem_conv1_0" to="stg_97" fromId="58" toId="97">
</dataflow>
<dataflow id="519" from="mem_conv1_1" to="stg_97" fromId="59" toId="97">
</dataflow>
<dataflow id="520" from="mem_conv2_0" to="stg_97" fromId="60" toId="97">
</dataflow>
<dataflow id="521" from="mem_conv2_1" to="stg_97" fromId="61" toId="97">
</dataflow>
<dataflow id="522" from="stg_473" to="stg_97" fromId="473" toId="97">
</dataflow>
<dataflow id="523" from="stg_515" to="stg_97" fromId="515" toId="97">
</dataflow>
<dataflow id="524" from="dut_conv" to="stg_98" fromId="464" toId="98">
</dataflow>
<dataflow id="525" from="mem_conv2_0" to="stg_98" fromId="60" toId="98">
</dataflow>
<dataflow id="526" from="mem_conv2_1" to="stg_98" fromId="61" toId="98">
</dataflow>
<dataflow id="527" from="mem_conv1_0" to="stg_98" fromId="58" toId="98">
</dataflow>
<dataflow id="528" from="mem_conv1_1" to="stg_98" fromId="59" toId="98">
</dataflow>
<dataflow id="529" from="threshold2_V_0" to="stg_98" fromId="330" toId="98">
</dataflow>
<dataflow id="530" from="threshold2_V_1" to="stg_98" fromId="331" toId="98">
</dataflow>
<dataflow id="531" from="stg_473" to="stg_98" fromId="473" toId="98">
</dataflow>
<dataflow id="533" from="stg_532" to="stg_98" fromId="532" toId="98">
</dataflow>
<dataflow id="535" from="stg_534" to="stg_98" fromId="534" toId="98">
</dataflow>
<dataflow id="537" from="stg_536" to="stg_98" fromId="536" toId="98">
</dataflow>
<dataflow id="538" from="w_conv1" to="stg_98" fromId="326" toId="98">
</dataflow>
<dataflow id="539" from="w_conv2" to="stg_98" fromId="327" toId="98">
</dataflow>
<dataflow id="540" from="dut_conv" to="stg_99" fromId="464" toId="99">
</dataflow>
<dataflow id="541" from="mem_conv2_0" to="stg_99" fromId="60" toId="99">
</dataflow>
<dataflow id="542" from="mem_conv2_1" to="stg_99" fromId="61" toId="99">
</dataflow>
<dataflow id="543" from="mem_conv1_0" to="stg_99" fromId="58" toId="99">
</dataflow>
<dataflow id="544" from="mem_conv1_1" to="stg_99" fromId="59" toId="99">
</dataflow>
<dataflow id="545" from="threshold2_V_0" to="stg_99" fromId="330" toId="99">
</dataflow>
<dataflow id="546" from="threshold2_V_1" to="stg_99" fromId="331" toId="99">
</dataflow>
<dataflow id="547" from="stg_473" to="stg_99" fromId="473" toId="99">
</dataflow>
<dataflow id="548" from="stg_532" to="stg_99" fromId="532" toId="99">
</dataflow>
<dataflow id="549" from="stg_534" to="stg_99" fromId="534" toId="99">
</dataflow>
<dataflow id="550" from="stg_536" to="stg_99" fromId="536" toId="99">
</dataflow>
<dataflow id="551" from="w_conv1" to="stg_99" fromId="326" toId="99">
</dataflow>
<dataflow id="552" from="w_conv2" to="stg_99" fromId="327" toId="99">
</dataflow>
<dataflow id="553" from="dut_max_pool" to="stg_100" fromId="494" toId="100">
</dataflow>
<dataflow id="554" from="mem_conv1_0" to="stg_100" fromId="58" toId="100">
</dataflow>
<dataflow id="555" from="mem_conv1_1" to="stg_100" fromId="59" toId="100">
</dataflow>
<dataflow id="556" from="mem_conv2_0" to="stg_100" fromId="60" toId="100">
</dataflow>
<dataflow id="557" from="mem_conv2_1" to="stg_100" fromId="61" toId="100">
</dataflow>
<dataflow id="558" from="stg_532" to="stg_100" fromId="532" toId="100">
</dataflow>
<dataflow id="559" from="stg_515" to="stg_100" fromId="515" toId="100">
</dataflow>
<dataflow id="560" from="dut_max_pool" to="stg_101" fromId="494" toId="101">
</dataflow>
<dataflow id="561" from="mem_conv1_0" to="stg_101" fromId="58" toId="101">
</dataflow>
<dataflow id="562" from="mem_conv1_1" to="stg_101" fromId="59" toId="101">
</dataflow>
<dataflow id="563" from="mem_conv2_0" to="stg_101" fromId="60" toId="101">
</dataflow>
<dataflow id="564" from="mem_conv2_1" to="stg_101" fromId="61" toId="101">
</dataflow>
<dataflow id="565" from="stg_532" to="stg_101" fromId="532" toId="101">
</dataflow>
<dataflow id="566" from="stg_515" to="stg_101" fromId="515" toId="101">
</dataflow>
<dataflow id="568" from="dut_reshape" to="stg_102" fromId="567" toId="102">
</dataflow>
<dataflow id="569" from="mem_conv2_0" to="stg_102" fromId="60" toId="102">
</dataflow>
<dataflow id="570" from="mem_conv1_0" to="stg_102" fromId="58" toId="102">
</dataflow>
<dataflow id="571" from="dut_reshape" to="stg_103" fromId="567" toId="103">
</dataflow>
<dataflow id="572" from="mem_conv2_0" to="stg_103" fromId="60" toId="103">
</dataflow>
<dataflow id="573" from="mem_conv1_0" to="stg_103" fromId="58" toId="103">
</dataflow>
<dataflow id="575" from="stg_574" to="n_i" fromId="574" toId="105">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="576" from="stg_104" to="n_i" fromId="104" toId="105">
</dataflow>
<dataflow id="577" from="n" to="n_i" fromId="107" toId="105">
<BackEdge/>
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="578" from="stg_188" to="n_i" fromId="188" toId="105">
<BackEdge/>
</dataflow>
<dataflow id="579" from="n_i" to="exitcond1_i" fromId="105" toId="106">
</dataflow>
<dataflow id="581" from="stg_580" to="exitcond1_i" fromId="580" toId="106">
</dataflow>
<dataflow id="582" from="n_i" to="n" fromId="105" toId="107">
</dataflow>
<dataflow id="584" from="stg_583" to="n" fromId="583" toId="107">
</dataflow>
<dataflow id="585" from="exitcond1_i" to="stg_108" fromId="106" toId="108">
</dataflow>
<dataflow id="586" from="n_i" to="tmp_12_i" fromId="105" toId="109">
</dataflow>
<dataflow id="587" from="b_fc1" to="b_fc1_addr" fromId="332" toId="110">
</dataflow>
<dataflow id="588" from="stg_452" to="b_fc1_addr" fromId="452" toId="110">
</dataflow>
<dataflow id="589" from="tmp_12_i" to="b_fc1_addr" fromId="109" toId="110">
</dataflow>
<dataflow id="590" from="b_fc1_addr" to="b_fc1_load" fromId="110" toId="111">
</dataflow>
<dataflow id="591" from="mem_conv2_0" to="mem_conv2_0_addr" fromId="60" toId="112">
</dataflow>
<dataflow id="592" from="stg_452" to="mem_conv2_0_addr" fromId="452" toId="112">
</dataflow>
<dataflow id="593" from="tmp_12_i" to="mem_conv2_0_addr" fromId="109" toId="112">
</dataflow>
<dataflow id="595" from="dut_dense" to="stg_113" fromId="594" toId="113">
</dataflow>
<dataflow id="596" from="mem_conv2_0" to="stg_113" fromId="60" toId="113">
</dataflow>
<dataflow id="597" from="mem_conv1_0" to="stg_113" fromId="58" toId="113">
</dataflow>
<dataflow id="598" from="w_fc2" to="stg_113" fromId="334" toId="113">
</dataflow>
<dataflow id="599" from="b_fc2" to="stg_113" fromId="335" toId="113">
</dataflow>
<dataflow id="600" from="n_i" to="n_i_cast9" fromId="105" toId="114">
</dataflow>
<dataflow id="601" from="_ssdm_op_SpecLoopTripCount" to="empty_21" fromId="396" toId="115">
</dataflow>
<dataflow id="603" from="stg_602" to="empty_21" fromId="602" toId="115">
</dataflow>
<dataflow id="604" from="stg_602" to="empty_21" fromId="602" toId="115">
</dataflow>
<dataflow id="605" from="stg_602" to="empty_21" fromId="602" toId="115">
</dataflow>
<dataflow id="607" from="_ssdm_op_SpecLoopName" to="stg_116" fromId="606" toId="116">
</dataflow>
<dataflow id="609" from="p_str23" to="stg_116" fromId="608" toId="116">
</dataflow>
<dataflow id="611" from="_ssdm_op_SpecRegionBegin" to="tmp_i" fromId="610" toId="117">
</dataflow>
<dataflow id="612" from="p_str23" to="tmp_i" fromId="608" toId="117">
</dataflow>
<dataflow id="614" from="_ssdm_op_SpecPipeline" to="stg_118" fromId="613" toId="118">
</dataflow>
<dataflow id="616" from="stg_615" to="stg_118" fromId="615" toId="118">
</dataflow>
<dataflow id="618" from="stg_617" to="stg_118" fromId="617" toId="118">
</dataflow>
<dataflow id="619" from="stg_617" to="stg_118" fromId="617" toId="118">
</dataflow>
<dataflow id="620" from="stg_341" to="stg_118" fromId="341" toId="118">
</dataflow>
<dataflow id="622" from="p_str3" to="stg_118" fromId="621" toId="118">
</dataflow>
<dataflow id="623" from="b_fc1_addr" to="b_fc1_load" fromId="110" toId="119">
</dataflow>
<dataflow id="625" from="stg_624" to="one_out_i" fromId="624" toId="121">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="626" from="stg_120" to="one_out_i" fromId="120" toId="121">
</dataflow>
<dataflow id="627" from="one_out_1" to="one_out_i" fromId="152" toId="121">
<BackEdge/>
<condition id="299">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="628" from="stg_186" to="one_out_i" fromId="186" toId="121">
<BackEdge/>
</dataflow>
<dataflow id="630" from="stg_629" to="m_i" fromId="629" toId="122">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="631" from="stg_120" to="m_i" fromId="120" toId="122">
</dataflow>
<dataflow id="632" from="m" to="m_i" fromId="124" toId="122">
<BackEdge/>
<condition id="301">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="633" from="stg_186" to="m_i" fromId="186" toId="122">
<BackEdge/>
</dataflow>
<dataflow id="634" from="m_i" to="exitcond_i1" fromId="122" toId="123">
</dataflow>
<dataflow id="636" from="stg_635" to="exitcond_i1" fromId="635" toId="123">
</dataflow>
<dataflow id="637" from="m_i" to="m" fromId="122" toId="124">
</dataflow>
<dataflow id="639" from="stg_638" to="m" fromId="638" toId="124">
</dataflow>
<dataflow id="640" from="exitcond_i1" to="stg_125" fromId="123" toId="125">
</dataflow>
<dataflow id="641" from="m_i" to="tmp_15" fromId="122" toId="126">
</dataflow>
<dataflow id="643" from="_ssdm_op_BitConcatenate.i17.i9.i8" to="tmp_9_i" fromId="642" toId="127">
</dataflow>
<dataflow id="644" from="tmp_15" to="tmp_9_i" fromId="126" toId="127">
</dataflow>
<dataflow id="646" from="stg_645" to="tmp_9_i" fromId="645" toId="127">
</dataflow>
<dataflow id="647" from="n_i_cast9" to="w_index" fromId="114" toId="128">
</dataflow>
<dataflow id="648" from="tmp_9_i" to="w_index" fromId="127" toId="128">
</dataflow>
<dataflow id="649" from="m_i" to="newIndex3_i" fromId="122" toId="129">
</dataflow>
<dataflow id="650" from="mem_conv1_0" to="mem_conv1_0_addr_1" fromId="58" toId="130">
</dataflow>
<dataflow id="651" from="stg_452" to="mem_conv1_0_addr_1" fromId="452" toId="130">
</dataflow>
<dataflow id="652" from="newIndex3_i" to="mem_conv1_0_addr_1" fromId="129" toId="130">
</dataflow>
<dataflow id="653" from="mem_conv1_0_addr_1" to="mem_conv1_0_load_1" fromId="130" toId="131">
</dataflow>
<dataflow id="654" from="w_index" to="tmp_14_i" fromId="128" toId="132">
</dataflow>
<dataflow id="655" from="w_fc1" to="w_fc1_addr" fromId="333" toId="133">
</dataflow>
<dataflow id="656" from="stg_452" to="w_fc1_addr" fromId="452" toId="133">
</dataflow>
<dataflow id="657" from="tmp_14_i" to="w_fc1_addr" fromId="132" toId="133">
</dataflow>
<dataflow id="658" from="w_fc1_addr" to="w_fc1_load" fromId="133" toId="134">
</dataflow>
<dataflow id="659" from="m" to="ifzero" fromId="124" toId="135">
</dataflow>
<dataflow id="660" from="stg_635" to="ifzero" fromId="635" toId="135">
</dataflow>
<dataflow id="661" from="ifzero" to="stg_136" fromId="135" toId="136">
</dataflow>
<dataflow id="662" from="mem_conv1_0_addr_1" to="mem_conv1_0_load_1" fromId="130" toId="137">
</dataflow>
<dataflow id="663" from="w_fc1_addr" to="w_fc1_load" fromId="133" toId="138">
</dataflow>
<dataflow id="664" from="w_fc1_load" to="tmp" fromId="138" toId="139">
</dataflow>
<dataflow id="665" from="stg_536" to="tmp" fromId="536" toId="139">
</dataflow>
<dataflow id="666" from="mem_conv1_0_load_1" to="tmp_15_i" fromId="137" toId="140">
</dataflow>
<dataflow id="667" from="tmp" to="tmp_15_i" fromId="139" toId="140">
</dataflow>
<dataflow id="668" from="tmp_15_i" to="tmp_16_i" fromId="140" toId="141">
</dataflow>
<dataflow id="669" from="tmp_16_i" to="tmp_17_i" fromId="141" toId="142">
</dataflow>
<dataflow id="670" from="tmp_16_i" to="tmp_17_i" fromId="141" toId="143">
</dataflow>
<dataflow id="671" from="tmp_16_i" to="tmp_17_i" fromId="141" toId="144">
</dataflow>
<dataflow id="672" from="tmp_16_i" to="tmp_17_i" fromId="141" toId="145">
</dataflow>
<dataflow id="673" from="tmp_16_i" to="tmp_17_i" fromId="141" toId="146">
</dataflow>
<dataflow id="674" from="tmp_16_i" to="tmp_17_i" fromId="141" toId="147">
</dataflow>
<dataflow id="675" from="one_out_i" to="one_out_1" fromId="121" toId="148">
</dataflow>
<dataflow id="676" from="tmp_17_i" to="one_out_1" fromId="147" toId="148">
</dataflow>
<dataflow id="677" from="one_out_i" to="one_out_1" fromId="121" toId="149">
</dataflow>
<dataflow id="678" from="tmp_17_i" to="one_out_1" fromId="147" toId="149">
</dataflow>
<dataflow id="679" from="one_out_i" to="one_out_1" fromId="121" toId="150">
</dataflow>
<dataflow id="680" from="tmp_17_i" to="one_out_1" fromId="147" toId="150">
</dataflow>
<dataflow id="681" from="one_out_i" to="one_out_1" fromId="121" toId="151">
</dataflow>
<dataflow id="682" from="tmp_17_i" to="one_out_1" fromId="147" toId="151">
</dataflow>
<dataflow id="683" from="one_out_i" to="one_out_1" fromId="121" toId="152">
</dataflow>
<dataflow id="684" from="tmp_17_i" to="one_out_1" fromId="147" toId="152">
</dataflow>
<dataflow id="685" from="one_out_1" to="tmp_10_i" fromId="152" toId="153">
</dataflow>
<dataflow id="687" from="stg_686" to="tmp_10_i" fromId="686" toId="153">
</dataflow>
<dataflow id="688" from="one_out_1" to="tmp_10_i" fromId="152" toId="154">
</dataflow>
<dataflow id="689" from="stg_686" to="tmp_10_i" fromId="686" toId="154">
</dataflow>
<dataflow id="690" from="one_out_1" to="tmp_10_i" fromId="152" toId="155">
</dataflow>
<dataflow id="691" from="stg_686" to="tmp_10_i" fromId="686" toId="155">
</dataflow>
<dataflow id="692" from="one_out_1" to="tmp_10_i" fromId="152" toId="156">
</dataflow>
<dataflow id="693" from="stg_686" to="tmp_10_i" fromId="686" toId="156">
</dataflow>
<dataflow id="694" from="tmp_10_i" to="tmp_11_i" fromId="156" toId="157">
</dataflow>
<dataflow id="696" from="stg_695" to="tmp_11_i" fromId="695" toId="157">
</dataflow>
<dataflow id="697" from="tmp_10_i" to="tmp_11_i" fromId="156" toId="158">
</dataflow>
<dataflow id="698" from="stg_695" to="tmp_11_i" fromId="695" toId="158">
</dataflow>
<dataflow id="699" from="tmp_10_i" to="tmp_11_i" fromId="156" toId="159">
</dataflow>
<dataflow id="700" from="stg_695" to="tmp_11_i" fromId="695" toId="159">
</dataflow>
<dataflow id="701" from="tmp_10_i" to="tmp_11_i" fromId="156" toId="160">
</dataflow>
<dataflow id="702" from="stg_695" to="tmp_11_i" fromId="695" toId="160">
</dataflow>
<dataflow id="703" from="tmp_10_i" to="tmp_11_i" fromId="156" toId="161">
</dataflow>
<dataflow id="704" from="stg_695" to="tmp_11_i" fromId="695" toId="161">
</dataflow>
<dataflow id="705" from="tmp_11_i" to="one_out" fromId="161" toId="162">
</dataflow>
<dataflow id="707" from="stg_706" to="one_out" fromId="706" toId="162">
</dataflow>
<dataflow id="708" from="tmp_11_i" to="one_out" fromId="161" toId="163">
</dataflow>
<dataflow id="709" from="stg_706" to="one_out" fromId="706" toId="163">
</dataflow>
<dataflow id="710" from="tmp_11_i" to="one_out" fromId="161" toId="164">
</dataflow>
<dataflow id="711" from="stg_706" to="one_out" fromId="706" toId="164">
</dataflow>
<dataflow id="712" from="tmp_11_i" to="one_out" fromId="161" toId="165">
</dataflow>
<dataflow id="713" from="stg_706" to="one_out" fromId="706" toId="165">
</dataflow>
<dataflow id="714" from="one_out" to="biased" fromId="165" toId="166">
</dataflow>
<dataflow id="715" from="b_fc1_load" to="biased" fromId="119" toId="166">
</dataflow>
<dataflow id="716" from="one_out" to="biased" fromId="165" toId="167">
</dataflow>
<dataflow id="717" from="b_fc1_load" to="biased" fromId="119" toId="167">
</dataflow>
<dataflow id="718" from="one_out" to="biased" fromId="165" toId="168">
</dataflow>
<dataflow id="719" from="b_fc1_load" to="biased" fromId="119" toId="168">
</dataflow>
<dataflow id="720" from="one_out" to="biased" fromId="165" toId="169">
</dataflow>
<dataflow id="721" from="b_fc1_load" to="biased" fromId="119" toId="169">
</dataflow>
<dataflow id="722" from="one_out" to="biased" fromId="165" toId="170">
</dataflow>
<dataflow id="723" from="b_fc1_load" to="biased" fromId="119" toId="170">
</dataflow>
<dataflow id="724" from="biased" to="biased_i_to_int" fromId="170" toId="171">
</dataflow>
<dataflow id="726" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_1" fromId="725" toId="172">
</dataflow>
<dataflow id="727" from="biased_i_to_int" to="tmp_1" fromId="171" toId="172">
</dataflow>
<dataflow id="729" from="stg_728" to="tmp_1" fromId="728" toId="172">
</dataflow>
<dataflow id="731" from="stg_730" to="tmp_1" fromId="730" toId="172">
</dataflow>
<dataflow id="732" from="biased_i_to_int" to="tmp_16" fromId="171" toId="173">
</dataflow>
<dataflow id="733" from="tmp_1" to="notlhs" fromId="172" toId="174">
</dataflow>
<dataflow id="735" from="stg_734" to="notlhs" fromId="734" toId="174">
</dataflow>
<dataflow id="736" from="tmp_16" to="notrhs" fromId="173" toId="175">
</dataflow>
<dataflow id="738" from="stg_737" to="notrhs" fromId="737" toId="175">
</dataflow>
<dataflow id="739" from="notrhs" to="tmp_3" fromId="175" toId="176">
</dataflow>
<dataflow id="740" from="notlhs" to="tmp_3" fromId="174" toId="176">
</dataflow>
<dataflow id="741" from="biased" to="tmp_4" fromId="170" toId="177">
</dataflow>
<dataflow id="742" from="stg_624" to="tmp_4" fromId="624" toId="177">
</dataflow>
<dataflow id="743" from="tmp_3" to="tmp_5" fromId="176" toId="178">
</dataflow>
<dataflow id="744" from="tmp_4" to="tmp_5" fromId="177" toId="178">
</dataflow>
<dataflow id="745" from="_ssdm_op_SpecLoopTripCount" to="empty_22" fromId="396" toId="179">
</dataflow>
<dataflow id="747" from="stg_746" to="empty_22" fromId="746" toId="179">
</dataflow>
<dataflow id="748" from="stg_746" to="empty_22" fromId="746" toId="179">
</dataflow>
<dataflow id="749" from="stg_746" to="empty_22" fromId="746" toId="179">
</dataflow>
<dataflow id="750" from="_ssdm_op_SpecLoopName" to="stg_180" fromId="606" toId="180">
</dataflow>
<dataflow id="752" from="p_str24" to="stg_180" fromId="751" toId="180">
</dataflow>
<dataflow id="753" from="_ssdm_op_SpecRegionBegin" to="tmp_19_i" fromId="610" toId="181">
</dataflow>
<dataflow id="754" from="p_str24" to="tmp_19_i" fromId="751" toId="181">
</dataflow>
<dataflow id="755" from="_ssdm_op_SpecPipeline" to="stg_182" fromId="613" toId="182">
</dataflow>
<dataflow id="756" from="stg_615" to="stg_182" fromId="615" toId="182">
</dataflow>
<dataflow id="757" from="stg_617" to="stg_182" fromId="617" toId="182">
</dataflow>
<dataflow id="758" from="stg_617" to="stg_182" fromId="617" toId="182">
</dataflow>
<dataflow id="759" from="stg_341" to="stg_182" fromId="341" toId="182">
</dataflow>
<dataflow id="760" from="p_str3" to="stg_182" fromId="621" toId="182">
</dataflow>
<dataflow id="762" from="_ssdm_op_SpecRegionEnd" to="empty_23" fromId="761" toId="183">
</dataflow>
<dataflow id="763" from="p_str24" to="empty_23" fromId="751" toId="183">
</dataflow>
<dataflow id="764" from="tmp_19_i" to="empty_23" fromId="181" toId="183">
</dataflow>
<dataflow id="765" from="tmp_5" to="stg_184" fromId="178" toId="184">
</dataflow>
<dataflow id="766" from="mem_conv2_0_addr" to="stg_184" fromId="112" toId="184">
</dataflow>
<dataflow id="767" from="_ssdm_op_SpecRegionEnd" to="empty_24" fromId="761" toId="187">
</dataflow>
<dataflow id="768" from="p_str23" to="empty_24" fromId="608" toId="187">
</dataflow>
<dataflow id="769" from="tmp_i" to="empty_24" fromId="117" toId="187">
</dataflow>
<dataflow id="770" from="dut_dense" to="stg_189" fromId="594" toId="189">
</dataflow>
<dataflow id="771" from="mem_conv2_0" to="stg_189" fromId="60" toId="189">
</dataflow>
<dataflow id="772" from="mem_conv1_0" to="stg_189" fromId="58" toId="189">
</dataflow>
<dataflow id="773" from="w_fc2" to="stg_189" fromId="334" toId="189">
</dataflow>
<dataflow id="774" from="b_fc2" to="stg_189" fromId="335" toId="189">
</dataflow>
<dataflow id="775" from="stg_341" to="output_V" fromId="341" toId="191">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="776" from="stg_190" to="output_V" fromId="190" toId="191">
</dataflow>
<dataflow id="777" from="phitmp_i" to="output_V" fromId="204" toId="191">
<BackEdge/>
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="778" from="stg_205" to="output_V" fromId="205" toId="191">
<BackEdge/>
</dataflow>
<dataflow id="779" from="stg_403" to="max_id_V" fromId="403" toId="192">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="780" from="stg_190" to="max_id_V" fromId="190" toId="192">
</dataflow>
<dataflow id="781" from="i_3" to="max_id_V" fromId="200" toId="192">
<BackEdge/>
<condition id="305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="782" from="stg_205" to="max_id_V" fromId="205" toId="192">
<BackEdge/>
</dataflow>
<dataflow id="783" from="max_id_V" to="max_id_V_cast4" fromId="192" toId="193">
</dataflow>
<dataflow id="784" from="max_id_V" to="exitcond_i" fromId="192" toId="194">
</dataflow>
<dataflow id="786" from="stg_785" to="exitcond_i" fromId="785" toId="194">
</dataflow>
<dataflow id="787" from="_ssdm_op_SpecLoopTripCount" to="empty_25" fromId="396" toId="195">
</dataflow>
<dataflow id="789" from="stg_788" to="empty_25" fromId="788" toId="195">
</dataflow>
<dataflow id="790" from="stg_788" to="empty_25" fromId="788" toId="195">
</dataflow>
<dataflow id="791" from="stg_788" to="empty_25" fromId="788" toId="195">
</dataflow>
<dataflow id="792" from="exitcond_i" to="stg_196" fromId="194" toId="196">
</dataflow>
<dataflow id="793" from="max_id_V" to="newIndex18_i" fromId="192" toId="197">
</dataflow>
<dataflow id="794" from="mem_conv1_0" to="mem_conv1_0_addr" fromId="58" toId="198">
</dataflow>
<dataflow id="795" from="stg_452" to="mem_conv1_0_addr" fromId="452" toId="198">
</dataflow>
<dataflow id="796" from="newIndex18_i" to="mem_conv1_0_addr" fromId="197" toId="198">
</dataflow>
<dataflow id="797" from="mem_conv1_0_addr" to="mem_conv1_0_load" fromId="198" toId="199">
</dataflow>
<dataflow id="798" from="max_id_V" to="i_3" fromId="192" toId="200">
</dataflow>
<dataflow id="799" from="stg_403" to="i_3" fromId="403" toId="200">
</dataflow>
<dataflow id="801" from="_ssdm_op_Write.ap_fifo.volatile.i32P" to="stg_201" fromId="800" toId="201">
</dataflow>
<dataflow id="802" from="strm_out_V_V" to="stg_201" fromId="325" toId="201">
</dataflow>
<dataflow id="803" from="output_V" to="stg_201" fromId="191" toId="201">
</dataflow>
<dataflow id="804" from="mem_conv1_0_addr" to="mem_conv1_0_load" fromId="198" toId="203">
</dataflow>
<dataflow id="805" from="mem_conv1_0_load" to="phitmp_i" fromId="203" toId="204">
</dataflow>
<dataflow id="806" from="max_id_V_cast4" to="phitmp_i" fromId="193" toId="204">
</dataflow>
<dataflow id="807" from="output_V" to="phitmp_i" fromId="191" toId="204">
</dataflow>
<dataflow id="808" from="exitcond1" to="stg_2" fromId="69" toId="2">
</dataflow>
<dataflow id="809" from="exitcond" to="stg_3" fromId="81" toId="3">
</dataflow>
<dataflow id="810" from="exitcond1_i" to="stg_17" fromId="106" toId="17">
</dataflow>
<dataflow id="811" from="exitcond_i1" to="stg_19" fromId="123" toId="19">
</dataflow>
<dataflow id="812" from="exitcond_i1" to="stg_20" fromId="123" toId="20">
</dataflow>
<dataflow id="813" from="exitcond_i1" to="stg_21" fromId="123" toId="21">
</dataflow>
<dataflow id="814" from="exitcond_i1" to="stg_22" fromId="123" toId="22">
</dataflow>
<dataflow id="815" from="exitcond_i1" to="stg_23" fromId="123" toId="23">
</dataflow>
<dataflow id="816" from="exitcond_i1" to="stg_24" fromId="123" toId="24">
</dataflow>
<dataflow id="817" from="exitcond_i1" to="stg_25" fromId="123" toId="25">
</dataflow>
<dataflow id="818" from="exitcond_i1" to="stg_26" fromId="123" toId="26">
</dataflow>
<dataflow id="819" from="exitcond_i1" to="stg_27" fromId="123" toId="27">
</dataflow>
<dataflow id="820" from="exitcond_i1" to="stg_28" fromId="123" toId="28">
</dataflow>
<dataflow id="821" from="exitcond_i1" to="stg_29" fromId="123" toId="29">
</dataflow>
<dataflow id="822" from="exitcond_i1" to="stg_30" fromId="123" toId="30">
</dataflow>
<dataflow id="823" from="exitcond_i1" to="stg_31" fromId="123" toId="31">
</dataflow>
<dataflow id="824" from="ifzero" to="stg_32" fromId="135" toId="32">
</dataflow>
<dataflow id="825" from="ifzero" to="stg_33" fromId="135" toId="33">
</dataflow>
<dataflow id="826" from="ifzero" to="stg_34" fromId="135" toId="34">
</dataflow>
<dataflow id="827" from="ifzero" to="stg_35" fromId="135" toId="35">
</dataflow>
<dataflow id="828" from="ifzero" to="stg_36" fromId="135" toId="36">
</dataflow>
<dataflow id="829" from="ifzero" to="stg_37" fromId="135" toId="37">
</dataflow>
<dataflow id="830" from="ifzero" to="stg_38" fromId="135" toId="38">
</dataflow>
<dataflow id="831" from="ifzero" to="stg_39" fromId="135" toId="39">
</dataflow>
<dataflow id="832" from="ifzero" to="stg_40" fromId="135" toId="40">
</dataflow>
<dataflow id="833" from="ifzero" to="stg_41" fromId="135" toId="41">
</dataflow>
<dataflow id="834" from="ifzero" to="stg_42" fromId="135" toId="42">
</dataflow>
<dataflow id="835" from="ifzero" to="stg_43" fromId="135" toId="43">
</dataflow>
<dataflow id="836" from="ifzero" to="stg_44" fromId="135" toId="44">
</dataflow>
<dataflow id="837" from="ifzero" to="stg_45" fromId="135" toId="45">
</dataflow>
<dataflow id="838" from="ifzero" to="stg_46" fromId="135" toId="46">
</dataflow>
<dataflow id="839" from="ifzero" to="stg_47" fromId="135" toId="47">
</dataflow>
<dataflow id="840" from="ifzero" to="stg_48" fromId="135" toId="48">
</dataflow>
<dataflow id="841" from="ifzero" to="stg_49" fromId="135" toId="49">
</dataflow>
<dataflow id="842" from="ifzero" to="stg_50" fromId="135" toId="50">
</dataflow>
<dataflow id="843" from="exitcond_i1" to="stg_51" fromId="123" toId="51">
</dataflow>
<dataflow id="844" from="ifzero" to="stg_51" fromId="135" toId="51">
</dataflow>
<dataflow id="845" from="exitcond_i" to="stg_54" fromId="194" toId="54">
</dataflow>
</dataflows>


</stg>
