Analysis & Elaboration report for C5G_Tempsens
Fri Dec 07 06:35:11 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: lcdctrl_init:lcdctrl_init
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "slowClock:clock_generate"
  7. Port Connectivity Checks: "lcdctrl_init:lcdctrl_init"
  8. Analysis & Elaboration Messages
  9. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Dec 07 06:35:11 2018       ;
; Quartus Prime Version         ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                 ; C5G_Tempsens                                ;
; Top-level Entity Name         ; C5G_Tempsens                                ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcdctrl_init:lcdctrl_init ;
+----------------+-------------------------+-----------------------------+
; Parameter Name ; Value                   ; Type                        ;
+----------------+-------------------------+-----------------------------+
; t_40ns         ; 00000000000000000000010 ; Unsigned Binary             ;
; t_250ns        ; 00000000000000000001100 ; Unsigned Binary             ;
; t_42us         ; 00000000000011111100000 ; Unsigned Binary             ;
; t_100us        ; 00000000001001011000000 ; Unsigned Binary             ;
; t_1640us       ; 00000010011001110000000 ; Unsigned Binary             ;
; t_4100us       ; 00001100000000110000000 ; Unsigned Binary             ;
; t_15000us      ; 00010101111110010000000 ; Unsigned Binary             ;
; t_50000us      ; 01001100010010110100000 ; Unsigned Binary             ;
; SETUP          ; 00111100                ; Unsigned Binary             ;
; DISP_ON        ; 00001100                ; Unsigned Binary             ;
; ALL_ON         ; 00001111                ; Unsigned Binary             ;
; ALL_OFF        ; 00001000                ; Unsigned Binary             ;
; CLEAR          ; 00000001                ; Unsigned Binary             ;
; ENTRY_N        ; 00000110                ; Unsigned Binary             ;
; HOME           ; 00000010                ; Unsigned Binary             ;
; C_SHIFT_L      ; 00010000                ; Unsigned Binary             ;
; C_SHIFT_R      ; 00010100                ; Unsigned Binary             ;
; D_SHIFT_L      ; 00011000                ; Unsigned Binary             ;
; D_SHIFT_R      ; 00011100                ; Unsigned Binary             ;
+----------------+-------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC5C6F27C7     ;                    ;
; Top-level entity name                                                           ; C5G_Tempsens       ; C5G_Tempsens       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "slowClock:clock_generate"                                                                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; clk_270kHz ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcdctrl_init:lcdctrl_init"                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                      ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA    ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "DATA[7..2]" will be connected to GND. ;
; DATA[7] ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; DATA[6] ; Input ; Info     ; Stuck at VCC                                                                                                                                 ;
; OPER    ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "OPER[1..1]" will be connected to GND. ;
; OPER    ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Dec 07 06:35:02 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C5G_Tempsens -c C5G_Tempsens --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lcdmodule.v
    Info (12023): Found entity 1: lcdctrl File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: slowClock File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/clock_generator.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file lcdmodule_init.v
    Info (12023): Found entity 1: lcdctrl_init File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 6
Warning (10227): Verilog HDL Port Declaration warning at LCDModule_init.v(34): data type declaration for "DATA" declares packed dimensions but the port declaration declaration does not File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 34
Info (10499): HDL info at LCDModule_init.v(20): see declaration for object "DATA" File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 20
Warning (10227): Verilog HDL Port Declaration warning at LCDModule_init.v(35): data type declaration for "OPER" declares packed dimensions but the port declaration declaration does not File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 35
Info (10499): HDL info at LCDModule_init.v(21): see declaration for object "OPER" File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 21
Warning (10229): Verilog HDL Expression warning at c5g_tempsens.v(119): truncated literal to match 2 bits File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 119
Warning (12125): Using design file c5g_tempsens.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: C5G_Tempsens File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at c5g_tempsens.v(139): created implicit net for "clk_270Hz" File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 139
Info (12127): Elaborating entity "C5G_Tempsens" for the top level hierarchy
Warning (10858): Verilog HDL warning at c5g_tempsens.v(88): object clk_270kHz used but never assigned File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 88
Warning (10230): Verilog HDL assignment warning at c5g_tempsens.v(149): truncated value with size 32 to match size of target (4) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 149
Warning (10030): Net "clk_270kHz" at c5g_tempsens.v(88) has no driver or initial value, using a default initial value '0' File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 88
Warning (10034): Output port "LEDG[7..3]" at c5g_tempsens.v(16) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 16
Warning (10034): Output port "LEDR[9..1]" at c5g_tempsens.v(17) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 17
Warning (10034): Output port "HDMI_TX_D" at c5g_tempsens.v(32) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 32
Warning (10034): Output port "SRAM_A" at c5g_tempsens.v(58) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 58
Warning (10034): Output port "HDMI_TX_CLK" at c5g_tempsens.v(31) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 31
Warning (10034): Output port "HDMI_TX_DE" at c5g_tempsens.v(33) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 33
Warning (10034): Output port "HDMI_TX_HS" at c5g_tempsens.v(34) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 34
Warning (10034): Output port "HDMI_TX_VS" at c5g_tempsens.v(36) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 36
Warning (10034): Output port "ADC_CONVST" at c5g_tempsens.v(39) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 39
Warning (10034): Output port "ADC_SCK" at c5g_tempsens.v(40) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 40
Warning (10034): Output port "ADC_SDI" at c5g_tempsens.v(41) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 41
Warning (10034): Output port "I2C_SCL" at c5g_tempsens.v(45) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 45
Warning (10034): Output port "SD_CLK" at c5g_tempsens.v(49) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 49
Warning (10034): Output port "UART_TX" at c5g_tempsens.v(55) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 55
Warning (10034): Output port "SRAM_CE_n" at c5g_tempsens.v(59) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 59
Warning (10034): Output port "SRAM_LB_n" at c5g_tempsens.v(61) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 61
Warning (10034): Output port "SRAM_OE_n" at c5g_tempsens.v(62) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 62
Warning (10034): Output port "SRAM_UB_n" at c5g_tempsens.v(63) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 63
Warning (10034): Output port "SRAM_WE_n" at c5g_tempsens.v(64) has no driver File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 64
Info (12128): Elaborating entity "lcdctrl_init" for hierarchy "lcdctrl_init:lcdctrl_init" File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 124
Warning (10036): Verilog HDL or VHDL warning at LCDModule_init.v(76): object "flag_250ns" assigned a value but never read File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at LCDModule_init.v(76): object "flag_15000us" assigned a value but never read File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 76
Warning (10242): Verilog HDL Function Declaration warning at LCDModule_init.v(108): variable "cnt_latch" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 108
Warning (10776): Verilog HDL warning at LCDModule_init.v(103): variable cnt_latch in static task or function cnt_latch may have unintended latch behavior File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 103
Warning (10241): Verilog HDL Function Declaration warning at LCDModule_init.v(103): function "cnt_latch" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 103
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(99): truncated value with size 32 to match size of target (23) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 99
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(132): truncated value with size 32 to match size of target (4) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 132
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(149): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 149
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(161): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 161
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(171): truncated value with size 32 to match size of target (4) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 171
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(184): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 184
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(195): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 195
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(205): truncated value with size 32 to match size of target (4) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 205
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(219): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 219
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(230): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 230
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(241): truncated value with size 32 to match size of target (4) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 241
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(254): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 254
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(264): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 264
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(275): truncated value with size 32 to match size of target (4) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 275
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(288): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 288
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(298): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 298
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(309): truncated value with size 32 to match size of target (4) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 309
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(322): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 322
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(332): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 332
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(343): truncated value with size 32 to match size of target (4) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 343
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(357): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 357
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(367): truncated value with size 32 to match size of target (2) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 367
Warning (10230): Verilog HDL assignment warning at LCDModule_init.v(378): truncated value with size 32 to match size of target (4) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 378
Warning (10030): Net "cnt_latch" at LCDModule_init.v(103) has no driver or initial value, using a default initial value '0' File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/LCDModule_init.v Line: 103
Warning (12125): Using design file hexto7segment.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: hexto7segment File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/hexto7segment.v Line: 5
Info (12128): Elaborating entity "hexto7segment" for hierarchy "hexto7segment:hto7seg" File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 129
Info (12128): Elaborating entity "slowClock" for hierarchy "slowClock:clock_generate" File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/c5g_tempsens.v Line: 140
Warning (10230): Verilog HDL assignment warning at clock_generator.v(23): truncated value with size 32 to match size of target (28) File: C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/clock_generator.v Line: 23
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4792 megabytes
    Info: Processing ended: Fri Dec 07 06:35:11 2018
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:21


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/sonic/Newfolder/C5G_Tempsens/C5G_Tempsens/C5G_Tempsens.map.smsg.


