#Start recording tcl command: 2/8/2019 11:11:18
#Project Location: C:/Users/Valery Garibay/Documents/6_semestre/arqui/mul4bit00; Project name: mult4bit00
prj_project new -name "mult4bit00" -impl "mult4bit00" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_src add "C:/Users/Valery Garibay/Documents/6_semestre/arqui/fa00vhdl/and00.vhdl" "C:/Users/Valery Garibay/Documents/6_semestre/arqui/fa00vhdl/fa00.vhdl" "C:/Users/Valery Garibay/Documents/6_semestre/arqui/fa00vhdl/ha00.vhdl" "C:/Users/Valery Garibay/Documents/6_semestre/arqui/fa00vhdl/or00.vhdl" "C:/Users/Valery Garibay/Documents/6_semestre/arqui/fa00vhdl/packagefa00.vhdl" "C:/Users/Valery Garibay/Documents/6_semestre/arqui/fa00vhdl/packageha00.vhdl" "C:/Users/Valery Garibay/Documents/6_semestre/arqui/fa00vhdl/xor00.vhdl"
prj_project save
pgr_project close
prj_src add "C:/Users/Valery Garibay/Documents/6_semestre/arqui/mul4bit00/packagemult4bit00.vhdl"
prj_run Synthesis -impl mult4bit00
prj_src add "C:/Users/Valery Garibay/Documents/6_semestre/arqui/mul4bit00/mult4bit00.vhdl"
prj_project save
prj_project close
#Stop recording: 2/12/2019 10:39:02
