#--  Synopsys, Inc.
#--  Version S-2021.09M
#--  Project file C:\VHDL_temp\Digitizer\Digitizer_ver2\Digitizer\synthesis\Top_syn.prj
#--  Written on Fri Mar  3 22:57:18 2023


#project files
add_file -verilog "../component/polarfire_syn_comps.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0_0/core/corereset_pf.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/CORERESET_PF_C0/CORERESET_PF_C0.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0_0/PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_CCC_C0/PF_CCC_C0.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0_0/PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_INIT_MONITOR_C0/PF_INIT_MONITOR_C0.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0_0/PF_OSC_C0_PF_OSC_C0_0_PF_OSC.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/PF_OSC_C0/PF_OSC_C0.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Synchronizer.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Clock_Reset/Clock_Reset.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/ADI_SPI.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/cmd_table.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Answer_Encoder.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/COREFIFO_C1_COREFIFO_C1_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/COREFIFO_C1_COREFIFO_C1_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C1/COREFIFO_C1.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/COREFIFO_C3_COREFIFO_C3_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/COREFIFO_C3_COREFIFO_C3_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C3/COREFIFO_C3.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Command_Decoder.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Communication_ANW_MUX.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/Communication_CMD_MUX.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/REGISTERS.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Controler/Controler.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/FIFO_Test_FSM.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/multi_fifo_20to1.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Data_Fifo/Data_Fifo.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync_scntr.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_sync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_NstagesSync.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_grayToBinConv.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/corefifo_fwft.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0_0/rtl/vlog/core/COREFIFO.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREFIFO_C0/COREFIFO_C0.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Clock_gen.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Rx_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/Tx_async.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/fifo_256x8_54sxa.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREUART_C0/COREUART_C0_0/rtl/vlog/core/CoreUART.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/COREUART_C0/COREUART_C0.v"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/UART_RX_Protocol.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/UART_TX_Protocol.vhd"
add_file -vhdl -lib work "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/hdl/mko.vhd"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/UART_Protocol/UART_Protocol.v"
add_file -verilog "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/component/work/Top/Top.v"
add_file -fpga_constraint "C:/VHDL_temp/Digitizer/Digitizer_ver2/Digitizer/designer/Top/synthesis.fdc"


#implementation: "synthesis"
impl -add synthesis -type fpga

#
#implementation attributes

set_option -vlog_std sysv

#device options
set_option -technology PolarFire
set_option -part MPF300T
set_option -package FCG1152
set_option -speed_grade -1
set_option -part_companion ""

#compilation/mapping options
set_option -use_fsm_explorer 0
set_option -top_module "Top"

# hdl_compiler_options
set_option -distributed_compile 0
set_option -hdl_strict_syntax 0

# mapper_without_write_options
set_option -frequency 100.000
set_option -resolve_multiple_driver 1
set_option -srs_instrumentation 1

# mapper_options
set_option -write_verilog 0
set_option -write_structural_verilog 0
set_option -write_vhdl 0

# actel_options
set_option -rw_check_on_ram 0

# Microchip G4
set_option -run_prop_extract 1
set_option -maxfan 10000
set_option -clock_globalthreshold 2
set_option -async_globalthreshold 800
set_option -globalthreshold 5000
set_option -low_power_ram_decomp 0
set_option -seqshift_to_uram 1
set_option -disable_io_insertion 0
set_option -opcond COMTC
set_option -retiming 0
set_option -report_path 4000
set_option -update_models_cp 0
set_option -preserve_registers 0
set_option -disable_ramindex 0
set_option -rep_clkint_driver 1
set_option -microsemi_enhanced_flow 1
set_option -ternary_adder_decomp 66

# Microchip PolarFire
set_option -automatic_compile_point 1
set_option -rom_map_logic 1
set_option -polarfire_ram_init 1
set_option -gclkint_threshold 1000
set_option -rgclkint_threshold 100
set_option -clkint_rgclkint_limit 1
set_option -low_power_gated_clock 0
set_option -gclk_resource_count 24
set_option -report_preserve_cdc 1
set_option -min_cdc_sync_flops 2
set_option -unsafe_cdc_netlist_property 0
set_option -pack_uram_addr_reg 1

# NFilter
set_option -no_sequential_opt 0

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1

# Compiler Options
set_option -auto_infer_blackbox 0

# Compiler Options
set_option -vhdl2008 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./Top.vm"
impl -active "synthesis"
