# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
# File: F:/encoder_measurement/encoder_meas.csv
# Generated on: Thu May 19 15:48:36 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,I/O Standard,Reserved,Current Strength
ch_sgn_in[12],Input,PIN_4,1,,,
ch_sgn_in[11],Input,PIN_3,1,,,
ch_sgn_in[10],Input,PIN_2,1,,,
ch_sgn_in[9],Input,PIN_90,2,,,
ch_sgn_in[8],Input,PIN_89,2,,,
ch_sgn_in[7],Input,PIN_88,2,,,
ch_sgn_in[6],Input,PIN_87,2,,,
ch_sgn_in[5],Input,PIN_86,2,,,
ch_sgn_in[4],Input,PIN_85,2,,,
ch_sgn_in[3],Input,PIN_84,2,,,
ch_sgn_in[2],Input,PIN_83,2,,,
ch_sgn_in[1],Input,PIN_82,2,,,
ch_sgn_in[0],Input,PIN_1,2,,,
ch_sync,Input,PIN_98,2,,,
clk,Input,PIN_12,1,,,
mcu_data[7],Output,PIN_29,1,,,
mcu_data[6],Output,PIN_36,1,,,
mcu_data[5],Output,PIN_37,1,,,
mcu_data[4],Output,PIN_38,1,,,
mcu_data[3],Output,PIN_39,1,,,
mcu_data[2],Output,PIN_40,1,,,
mcu_data[1],Output,PIN_41,1,,,
mcu_data[0],Output,PIN_42,1,,,
mcu_end,Output,PIN_17,1,,,
mcu_n_rst,Input,PIN_18,1,,,
mcu_rd_clk,Input,PIN_20,1,,,
mcu_start,Input,PIN_26,1,,,
mcu_sync,Output,PIN_19,1,,,
ram_addr[19],Output,PIN_43,1,,,
ram_addr[18],Output,PIN_44,1,,,
ram_addr[17],Output,PIN_57,2,,,
ram_addr[16],Output,PIN_56,2,,,
ram_addr[15],Output,PIN_55,2,,,
ram_addr[14],Output,PIN_54,2,,,
ram_addr[13],Output,PIN_53,2,,,
ram_addr[12],Output,PIN_47,1,,,
ram_addr[11],Output,PIN_48,1,,,
ram_addr[10],Output,PIN_49,1,,,
ram_addr[9],Output,PIN_50,1,,,
ram_addr[8],Output,PIN_76,2,,,
ram_addr[7],Output,PIN_77,2,,,
ram_addr[6],Output,PIN_78,2,,,
ram_addr[5],Output,PIN_81,2,,,
ram_addr[4],Output,PIN_72,2,,,
ram_addr[3],Output,PIN_71,2,,,
ram_addr[2],Output,PIN_70,2,,,
ram_addr[1],Output,PIN_69,2,,,
ram_addr[0],Output,PIN_68,2,,,
ram_data[7],Bidir,PIN_74,2,,,
ram_data[6],Bidir,PIN_73,2,,,
ram_data[5],Bidir,PIN_52,2,,,
ram_data[4],Bidir,PIN_51,1,,,
ram_data[3],Bidir,PIN_61,2,,,
ram_data[2],Bidir,PIN_62,2,,,
ram_data[1],Bidir,PIN_64,2,,,
ram_data[0],Bidir,PIN_66,2,,,
ram_ncs,Output,PIN_67,2,,,
ram_nrd,Output,PIN_75,2,,,
ram_nwr,Output,PIN_58,2,,,
