/* SPDX-License-Identifier: GPL-2.0
 *
 * Copyright 2020-2024 HabanaLabs, Ltd.
 * Copyright (C) 2023-2024, Intel Corporation.
 * All Rights Reserved.
 *
 */

/************************************
 ** This is an auto-generated file **
 **       DO NOT EDIT BELOW        **
 ************************************/

#ifndef ASIC_REG_NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_REGS_H_
#define ASIC_REG_NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_REGS_H_

/*****************************************
 *   NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR
 *   (Prototype: AXUSER)
 *****************************************
 */

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_ASID 0x541FD00

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_MMU_BP 0x541FD04

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_STRONG_ORDER 0x541FD08

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_NO_SNOOP 0x541FD0C

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_WR_REDUCTION 0x541FD10

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_RD_ATOMIC 0x541FD14

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_QOS 0x541FD18

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_RSVD 0x541FD1C

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_EMEM_CPAGE 0x541FD20

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_CORE 0x541FD24

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_E2E_COORD 0x541FD28

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_WR_OVRD_LO 0x541FD30

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_WR_OVRD_HI 0x541FD34

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_RD_OVRD_LO 0x541FD38

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_HB_RD_OVRD_HI 0x541FD3C

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_LB_COORD 0x541FD40

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_LB_LOCK 0x541FD44

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_LB_RSVD 0x541FD48

#define NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_LB_OVRD 0x541FD4C

#endif /* ASIC_REG_NIC0_QPC0_AXUSER_EV_QUE_LBW_INTR_REGS_H_ */
