<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/R600InstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">R600InstrInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="R600InstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===-- R600InstrInfo.h - R600 Instruction Info Interface -------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/// \file</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/// Interface definition for R600InstrInfo</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span> </div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_R600INSTRINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_R600INSTRINFO_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span> </div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span> </div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="R600InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   20</a></span><span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;R600GenInstrInfo.inc&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span> </div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span> </div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="namespacellvm_1_1R600InstrFlags.html">   25</a></span><span class="keyword">namespace </span>R600InstrFlags {</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>enum : uint64_t {</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1R600InstrFlags.html#a39e0c8743250883085e4829df1d2552ca17ad87595503db232246a276d4a03ca7">   27</a></span> <a class="code hl_enumvalue" href="namespacellvm_1_1R600InstrFlags.html#a39e0c8743250883085e4829df1d2552ca17ad87595503db232246a276d4a03ca7">REGISTER_STORE</a> = UINT64_C(1) &lt;&lt; 62,</div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> <a class="code hl_enumvalue" href="namespacellvm_1_1R600InstrFlags.html#a39e0c8743250883085e4829df1d2552ca3b26f46bad7c43d4dd56e55b5089033c">REGISTER_LOAD</a> = UINT64_C(1) &lt;&lt; 63</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1R600InstrFlags.html#a39e0c8743250883085e4829df1d2552ca3b26f46bad7c43d4dd56e55b5089033c">   29</a></span>};</div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>}</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="keyword">class </span>AMDGPUTargetMachine;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="keyword">class </span>DFAPacketizer;</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="keyword">class </span>MachineInstrBuilder;</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="keyword">class </span>R600Subtarget;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html">   39</a></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a> final : <span class="keyword">public</span> <a class="code hl_class" href="classR600GenInstrInfo.html">R600GenInstrInfo</a> {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> RI;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;ST;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>  std::vector&lt;std::pair&lt;int, unsigned&gt;&gt;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>  ExtractSrcs(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV,</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>              <span class="keywordtype">unsigned</span> &amp;ConstCount) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIndirectRead(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>                                        <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span>                                        <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>                                        <span class="keywordtype">unsigned</span> OffsetReg,</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>                                        <span class="keywordtype">unsigned</span> AddrChan) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span> </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIndirectWrite(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span>                                         <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>                                         <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>                                         <span class="keywordtype">unsigned</span> OffsetReg,</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>                                         <span class="keywordtype">unsigned</span> AddrChan) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">   60</a></span>  <span class="keyword">enum</span> <a class="code hl_enumeration" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> {</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">   61</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a> = 0,</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">   62</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>,</div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">   63</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>,</div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">   64</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a>,</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">   65</a></span>    <a class="code hl_enumvalue" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">ALU_VEC_201</a>,</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <a class="code hl_enumvalue" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">ALU_VEC_210</a></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">   67</a></span>  };</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span>  <span class="keyword">explicit</span> <a class="code hl_class" href="classllvm_1_1R600InstrInfo.html">R600InstrInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1R600Subtarget.html">R600Subtarget</a> &amp;);</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a161e7f13bb4970a80ac16e93a7ebee73">   71</a></span>  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a161e7f13bb4970a80ac16e93a7ebee73">getRegisterInfo</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="keywordflow">return</span> RI;</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>  }</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span> </div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a22d3826d3700cf8973f81dc06ea7573e">copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">isLegalToSplitMBBAt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">isReductionOp</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">isCubeOp</a>(<span class="keywordtype">unsigned</span> opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"></span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">  /// \returns true if this \p Opcode represents an ALU instruction.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">isALUInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a1215beb8e209f4246f9809770be405d9">hasInstrModifiers</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">isLDSInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#ab64e90b1e671bf82b2dbcc831d63ddbf">isLDSRetInstr</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment"></span> </div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">  /// \returns true if this \p Opcode represents an ALU instruction or an</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">  /// instruction that will be lowered in ExpandSpecialInstrs Pass.</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a507703ee09a583ff911a8d09cd409b68">canBeConsideredALU</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span> </div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">isTransOnly</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">isTransOnly</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">isVectorOnly</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">isVectorOnly</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#add24e1463a36a613e008ed84227b4785">isExport</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span> </div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">usesVertexCache</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">usesVertexCache</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">usesTextureCache</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">usesTextureCache</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a6051ea915d00d989d449bb69ab996d4b">mustBeLastInClause</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a0aa3d48f55eef628d97bb21156177f19">usesAddressRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a3f981149d5958196da00178c5640d576">definesAddressRegister</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">readsLDSSrcReg</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"></span> </div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">  /// \returns The operand Index for the Sel operand given an index to one</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">  /// of the instruction&#39;s src operands.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#ab858beae728e107227a9e07759588087">getSelIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> SrcIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"></span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">  /// \returns a pair for each src of an ALU instructions.</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">  /// The first member of a pair is the register id.</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">  /// If register is ALU_CONST, second member is SEL.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">  /// If register is ALU_LITERAL, second member is IMM.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">  /// Otherwise, second member value is undefined.</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>  <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">getSrcs</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span> </div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>  <span class="keywordtype">unsigned</span>  <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a2fce8516b6f35622360433c3bae2b70c">isLegalUpTo</a>(</div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; &amp;IGSrcs,</div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span>    <span class="keyword">const</span> std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;Swz,</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span>    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransSrcs,</div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <a class="code hl_enumeration" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">FindSwizzleForVectorSlot</a>(</div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; &amp;IGSrcs,</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;SwzCandidate,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransSrcs,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>    <a class="code hl_enumeration" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"></span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">  /// Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">  /// returns true and the first (in lexical order) BankSwizzle affectation</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">  /// starting from the one already provided in the Instruction Group MIs that</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">  /// fits Read Port limitations in BS if available. Otherwise returns false</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">  /// and undefined content in BS.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">  /// isLastAluTrans should be set if the last Alu of MIs will be executed on</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">  /// Trans ALU. In this case, ValidTSwizzle returns the BankSwizzle value to</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">  /// apply to the last instruction.</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">  /// PV holds GPR to PV registers in the Instruction Group MIs.</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#ad4bc494da88251a58ca644dec0d15a2e">fitsReadPortLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;MIs,</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                               std::vector&lt;BankSwizzle&gt; &amp;BS,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                               <span class="keywordtype">bool</span> isLastAluTrans) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"></span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">  /// An instruction group can only access 2 channel pair (either [XY] or [ZW])</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">  /// from KCache bank on R700+. This function check if MI set in input meet</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">  /// this limitations</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a537788ca2a4d7bbdbfad2ac8e5dfabca">fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;) <span class="keyword">const</span>;<span class="comment"></span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">  /// Same but using const index set instead of MI set.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a537788ca2a4d7bbdbfad2ac8e5dfabca">fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;unsigned&gt;&amp;) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment"></span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">  /// Vector instructions are instructions that must fill all</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">  /// instruction slots within an instruction group.</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">isVector</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a1fddf85baa47d23103126f2a45ea3a4e">isMov</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span> </div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <a class="code hl_class" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a03c6876ed7ada0d971240509db503dc0">reverseBranchCondition</a>(</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a086f43049b2d52208b7727be22f5e604">analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>                     <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a648e69f41d62376b996b0b5209022fbd">insertBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a80b011db3b1da37d9792a8f95fd3069e">removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>                        <span class="keywordtype">int</span> *BytesRemvoed = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span> </div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#ab39a8eb989f01d8ed539a6fe6a210ba6">isPredicated</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#ab334b6a433595c3b14311e50ed433119">isPredicable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a2700054a144dc843858ac4954f53e2b4">isProfitableToDupForIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>                                 <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>                           <span class="keywordtype">unsigned</span> ExtraPredCycles,</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>                           <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span> ;</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                           <span class="keywordtype">unsigned</span> NumTCycles, <span class="keywordtype">unsigned</span> ExtraTCycles,</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span>                           <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>                           <span class="keywordtype">unsigned</span> NumFCycles, <span class="keywordtype">unsigned</span> ExtraFCycles,</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>                           <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a55ba3430477fde4a6a57537f5d7ea405">DefinesPredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                        std::vector&lt;MachineOperand&gt; &amp;Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span> </div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">isProfitableToUnpredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                                 <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a4501178e61d2f154d7b9bc4fc519fe68">PredicateInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                            <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#ac39a8558f3e2c9d7806eab38a2bc3fa6">getPredicationCost</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span> </div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span>  <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">getInstrLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span>                               <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span> </div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#ab4c95ecc60411327fd2f6c5d0664224c">expandPostRAPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"></span> </div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">  /// Reserve the registers that may be accesed using indirect addressing.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#aa21fe05557eb564cf547a20ccf43d9f5">reserveIndirectRegisters</a>(<a class="code hl_class" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                                <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"></span> </div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">  /// Calculate the &quot;Indirect Address&quot; for the given \p RegIndex and</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">  /// \p Channel</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">  /// We model indirect addressing using a virtual address space that can be</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">  /// accesed with loads and stores.  The &quot;Indirect Address&quot; is the memory</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">  /// address in this virtual address space that maps to the given \p RegIndex</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">  /// and \p Channel.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">calculateIndirectAddress</a>(<span class="keywordtype">unsigned</span> RegIndex, <span class="keywordtype">unsigned</span> Channel) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span> </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"></span> </div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">  /// \returns The register class to be used for loading and storing values</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">  /// from an &quot;Indirect Address&quot; .</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"></span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">getIndirectAddrRegClass</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"></span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">  /// \returns the smallest register index that will be accessed by an indirect</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">  /// read or write or -1 if indirect addressing is not used by this program.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64">getIndirectIndexBegin</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"></span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">  /// \returns the largest register index that will be accessed by an indirect</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">  /// read or write or -1 if indirect addressing is not used by this program.</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a6963ee4846a440960af3393b33d4e8b0">getIndirectIndexEnd</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"></span> </div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">  /// Build instruction(s) for an indirect register write.</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">  /// \returns The instruction that performs the indirect register write</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIndirectWrite(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>                                         <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>                                         <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>                                         <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"></span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">  /// Build instruction(s) for an indirect register read.</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">  /// \returns The instruction that performs the indirect register read</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> buildIndirectRead(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                                        <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>                                        <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> <a class="code hl_enumvalue" href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">Address</a>,</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>                                        <span class="keywordtype">unsigned</span> OffsetReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span> </div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a426079288663f8c9a5cad471d1f08f7c">getMaxAlusPerClause</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"></span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">  /// buildDefaultInstruction - This function returns a MachineInstr with all</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">  /// the instruction modifiers initialized to their default values.  You can</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">  /// use this function to avoid manually specifying each instruction modifier</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">  /// operand when building a new instruction.</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment">  /// \returns a MachineInstr with all the instruction modifiers initialized</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">  /// to their default values.</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">buildDefaultInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>                                              <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span>                                              <span class="keywordtype">unsigned</span> Opcode,</div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span>                                              <span class="keywordtype">unsigned</span> DstReg,</div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span>                                              <span class="keywordtype">unsigned</span> Src0Reg,</div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span>                                              <span class="keywordtype">unsigned</span> Src1Reg = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span> </div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#aca2b6568c134ce283d74d23db8d6b665">buildSlotOfVectorInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>                                             <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>                                             <span class="keywordtype">unsigned</span> Slot,</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>                                             <span class="keywordtype">unsigned</span> DstReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span> </div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a3b92da744ddde099abc9476ceca6a26a">buildMovImm</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;BB,</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>                            <span class="keywordtype">unsigned</span> DstReg,</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>                            uint64_t Imm) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498">buildMovInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>                              <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>                              <span class="keywordtype">unsigned</span> DstReg, <span class="keywordtype">unsigned</span> SrcReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"></span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">  /// Get the index of Op in the MachineInstr.</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">  /// \returns -1 if the Instruction does not contain the specified \p Op.</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"></span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">  /// Get the index of \p Op for the given Opcode.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">  /// \returns -1 if the Instruction does not contain the specified \p Op.</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"></span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">getOperandIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> Op) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"></span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">  /// Helper function for setting instruction flag values.</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">setImmOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Op, int64_t Imm) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment"></span> </div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">  ///Add one of the MO_FLAG* flags to the specified \p Operand.</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31">addFlag</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"></span> </div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">  ///Determine if the specified \p Flag is set on this \p Operand.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a55db1c9534c0011ebc83c1c5776bed98">  304</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a55db1c9534c0011ebc83c1c5776bed98">isFlagSet</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"></span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">  /// \param SrcIdx The register source to set the flag on (e.g src0, src1, src2)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  /// \param Flag The flag being set.</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">  /// \returns the operand containing the flags for this instruction.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">getFlagOp</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> SrcIdx = 0,</div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>                            <span class="keywordtype">unsigned</span> Flag = 0) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"></span> </div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">  /// Clear the specified flag on the instruction.</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">clearFlag</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Operand, <span class="keywordtype">unsigned</span> Flag) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span> </div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="comment">// Helper functions that check the opcode for status information</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a8666942835ab1d1420a6cf1d83ff5262">  317</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a8666942835ab1d1420a6cf1d83ff5262">isRegisterStore</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <span class="keywordflow">return</span> get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1R600InstrFlags.html#a39e0c8743250883085e4829df1d2552ca17ad87595503db232246a276d4a03ca7">R600InstrFlags::REGISTER_STORE</a>;</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>  }</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span> </div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a203427996c21180b34137c06cad60897">  321</a></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a203427996c21180b34137c06cad60897">isRegisterLoad</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>    <span class="keywordflow">return</span> get(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode()).TSFlags &amp; <a class="code hl_enumvalue" href="namespacellvm_1_1R600InstrFlags.html#a39e0c8743250883085e4829df1d2552ca3b26f46bad7c43d4dd56e55b5089033c">R600InstrFlags::REGISTER_LOAD</a>;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span>  }</div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span> </div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1R600InstrInfo.html#a11cffe1c421ec06252714db83ea2bf5b">getAddressSpaceForPseudoSourceKind</a>(</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>      <span class="keywordtype">unsigned</span> Kind) <span class="keyword">const override</span>;</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span>};</div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span> </div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="namespacellvm_1_1R600.html">  329</a></span><span class="keyword">namespace </span>R600 {</div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span> </div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="namespacellvm_1_1R600.html#a96e7635f204fb0493141024b88f19937">  331</a></span><span class="keywordtype">int</span> <a class="code hl_function" href="namespacellvm_1_1R600.html#a96e7635f204fb0493141024b88f19937">getLDSNoRetOp</a>(uint16_t Opcode);</div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>} <span class="comment">//End namespace AMDGPU</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span>} <span class="comment">// End llvm namespace</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aR600RegisterInfo_8h_html"><div class="ttname"><a href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a></div><div class="ttdoc">Interface definition for R600RegisterInfo.</div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassR600GenInstrInfo_html"><div class="ttname"><a href="classR600GenInstrInfo.html">R600GenInstrInfo</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00077">DFAPacketizer.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00710">DenseMap.h:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00060">MachineInstrBuilder.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html">llvm::R600InstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00039">R600InstrInfo.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a0220f9eee026db654316584948dede8d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0220f9eee026db654316584948dede8d">llvm::R600InstrInfo::usesVertexCache</a></div><div class="ttdeci">bool usesVertexCache(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00199">R600InstrInfo.cpp:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a030150151483c64bff02ae4f89a50c96"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a030150151483c64bff02ae4f89a50c96">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const</div><div class="ttdoc">buildDefaultInstruction - This function returns a MachineInstr with all the instruction modifiers ini...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01239">R600InstrInfo.cpp:1239</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a03c6876ed7ada0d971240509db503dc0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a03c6876ed7ada0d971240509db503dc0">llvm::R600InstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00934">R600InstrInfo.cpp:934</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a086f43049b2d52208b7727be22f5e604"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a086f43049b2d52208b7727be22f5e604">llvm::R600InstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00675">R600InstrInfo.cpp:675</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a0aa3d48f55eef628d97bb21156177f19"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0aa3d48f55eef628d97bb21156177f19">llvm::R600InstrInfo::usesAddressRegister</a></div><div class="ttdeci">bool usesAddressRegister(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00230">R600InstrInfo.cpp:230</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a0bd21a3c7db6ec5b26c776c6b5fe4b13"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0bd21a3c7db6ec5b26c776c6b5fe4b13">llvm::R600InstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const</div><div class="ttdoc">Calculate the &quot;Indirect Address&quot; for the given RegIndex and Channel.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01018">R600InstrInfo.cpp:1018</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a11cffe1c421ec06252714db83ea2bf5b"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a11cffe1c421ec06252714db83ea2bf5b">llvm::R600InstrInfo::getAddressSpaceForPseudoSourceKind</a></div><div class="ttdeci">unsigned getAddressSpaceForPseudoSourceKind(unsigned Kind) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01502">R600InstrInfo.cpp:1502</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a1215beb8e209f4246f9809770be405d9"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1215beb8e209f4246f9809770be405d9">llvm::R600InstrInfo::hasInstrModifiers</a></div><div class="ttdeci">bool hasInstrModifiers(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00139">R600InstrInfo.cpp:139</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a161e7f13bb4970a80ac16e93a7ebee73"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a161e7f13bb4970a80ac16e93a7ebee73">llvm::R600InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const R600RegisterInfo &amp; getRegisterInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00071">R600InstrInfo.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a1fddf85baa47d23103126f2a45ea3a4e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1fddf85baa47d23103126f2a45ea3a4e">llvm::R600InstrInfo::isMov</a></div><div class="ttdeci">bool isMov(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00107">R600InstrInfo.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a203427996c21180b34137c06cad60897"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a203427996c21180b34137c06cad60897">llvm::R600InstrInfo::isRegisterLoad</a></div><div class="ttdeci">bool isRegisterLoad(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00321">R600InstrInfo.h:321</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a22d3826d3700cf8973f81dc06ea7573e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a22d3826d3700cf8973f81dc06ea7573e">llvm::R600InstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00061">R600InstrInfo.cpp:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a2666dab43798128db9f7c436090e2d64"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2666dab43798128db9f7c436090e2d64">llvm::R600InstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">int getIndirectIndexBegin(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01180">R600InstrInfo.cpp:1180</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a2700054a144dc843858ac4954f53e2b4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2700054a144dc843858ac4954f53e2b4">llvm::R600InstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00920">R600InstrInfo.cpp:920</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a2a26ade8a5837be3ac8373a6edc81350"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2a26ade8a5837be3ac8373a6edc81350">llvm::R600InstrInfo::usesTextureCache</a></div><div class="ttdeci">bool usesTextureCache(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00209">R600InstrInfo.cpp:209</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a2fce8516b6f35622360433c3bae2b70c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2fce8516b6f35622360433c3bae2b70c">llvm::R600InstrInfo::isLegalUpTo</a></div><div class="ttdeci">unsigned isLegalUpTo(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const</div><div class="ttdoc">returns how many MIs (whose inputs are represented by IGSrcs) can be packed in the same Instruction G...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00430">R600InstrInfo.cpp:430</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a3317ad36612bd0a93dad2af012182dc7"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3317ad36612bd0a93dad2af012182dc7">llvm::R600InstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned int getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01010">R600InstrInfo.cpp:1010</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a3a65fc2e57549e3d7a37ad516d6523f0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3a65fc2e57549e3d7a37ad516d6523f0">llvm::R600InstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getIndirectAddrRegClass() const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01110">R600InstrInfo.cpp:1110</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a3b92da744ddde099abc9476ceca6a26a"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3b92da744ddde099abc9476ceca6a26a">llvm::R600InstrInfo::buildMovImm</a></div><div class="ttdeci">MachineInstr * buildMovImm(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01366">R600InstrInfo.cpp:1366</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a3f981149d5958196da00178c5640d576"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3f981149d5958196da00178c5640d576">llvm::R600InstrInfo::definesAddressRegister</a></div><div class="ttdeci">bool definesAddressRegister(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00234">R600InstrInfo.cpp:234</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a426079288663f8c9a5cad471d1f08f7c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a426079288663f8c9a5cad471d1f08f7c">llvm::R600InstrInfo::getMaxAlusPerClause</a></div><div class="ttdeci">unsigned getMaxAlusPerClause() const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01235">R600InstrInfo.cpp:1235</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a4501178e61d2f154d7b9bc4fc519fe68"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a4501178e61d2f154d7b9bc4fc519fe68">llvm::R600InstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00972">R600InstrInfo.cpp:972</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a50503e8c79cfae86f42c25b30c4dee2d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a50503e8c79cfae86f42c25b30c4dee2d">llvm::R600InstrInfo::isLegalToSplitMBBAt</a></div><div class="ttdeci">bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00096">R600InstrInfo.cpp:96</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a507703ee09a583ff911a8d09cd409b68"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a507703ee09a583ff911a8d09cd409b68">llvm::R600InstrInfo::canBeConsideredALU</a></div><div class="ttdeci">bool canBeConsideredALU(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00159">R600InstrInfo.cpp:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a508277c4ff138f71ec87b10f00063586"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a508277c4ff138f71ec87b10f00063586">llvm::R600InstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00928">R600InstrInfo.cpp:928</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a537788ca2a4d7bbdbfad2ac8e5dfabca"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a537788ca2a4d7bbdbfad2ac8e5dfabca">llvm::R600InstrInfo::fitsConstReadLimitations</a></div><div class="ttdeci">bool fitsConstReadLimitations(const std::vector&lt; MachineInstr * &gt; &amp;) const</div><div class="ttdoc">An instruction group can only access 2 channel pair (either [XY] or [ZW]) from KCache bank on R700+.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00609">R600InstrInfo.cpp:609</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a54891e94b588b8ba0ba2586547e17e31"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a54891e94b588b8ba0ba2586547e17e31">llvm::R600InstrInfo::addFlag</a></div><div class="ttdeci">void addFlag(MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</div><div class="ttdoc">Add one of the MO_FLAG* flags to the specified Operand.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01467">R600InstrInfo.cpp:1467</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a55ba3430477fde4a6a57537f5d7ea405"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a55ba3430477fde4a6a57537f5d7ea405">llvm::R600InstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00967">R600InstrInfo.cpp:967</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a55db1c9534c0011ebc83c1c5776bed98"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a55db1c9534c0011ebc83c1c5776bed98">llvm::R600InstrInfo::isFlagSet</a></div><div class="ttdeci">bool isFlagSet(const MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</div><div class="ttdoc">Determine if the specified Flag is set on this Operand.</div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a5bad3393698345347bc9ef02419fd8cd"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a5bad3393698345347bc9ef02419fd8cd">llvm::R600InstrInfo::isVector</a></div><div class="ttdeci">bool isVector(const MachineInstr &amp;MI) const</div><div class="ttdoc">Vector instructions are instructions that must fill all instruction slots within an instruction group...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00057">R600InstrInfo.cpp:57</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a6051ea915d00d989d449bb69ab996d4b"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6051ea915d00d989d449bb69ab996d4b">llvm::R600InstrInfo::mustBeLastInClause</a></div><div class="ttdeci">bool mustBeLastInClause(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00220">R600InstrInfo.cpp:220</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a648e69f41d62376b996b0b5209022fbd"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a648e69f41d62376b996b0b5209022fbd">llvm::R600InstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00757">R600InstrInfo.cpp:757</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></div><div class="ttdeci">BankSwizzle</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00060">R600InstrInfo.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">llvm::R600InstrInfo::ALU_VEC_012_SCL_210</a></div><div class="ttdeci">@ ALU_VEC_012_SCL_210</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00061">R600InstrInfo.h:61</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">llvm::R600InstrInfo::ALU_VEC_021_SCL_122</a></div><div class="ttdeci">@ ALU_VEC_021_SCL_122</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00062">R600InstrInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">llvm::R600InstrInfo::ALU_VEC_102_SCL_221</a></div><div class="ttdeci">@ ALU_VEC_102_SCL_221</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00064">R600InstrInfo.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">llvm::R600InstrInfo::ALU_VEC_210</a></div><div class="ttdeci">@ ALU_VEC_210</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00067">R600InstrInfo.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">llvm::R600InstrInfo::ALU_VEC_120_SCL_212</a></div><div class="ttdeci">@ ALU_VEC_120_SCL_212</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00063">R600InstrInfo.h:63</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">llvm::R600InstrInfo::ALU_VEC_201</a></div><div class="ttdeci">@ ALU_VEC_201</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00065">R600InstrInfo.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a6963ee4846a440960af3393b33d4e8b0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6963ee4846a440960af3393b33d4e8b0">llvm::R600InstrInfo::getIndirectIndexEnd</a></div><div class="ttdeci">int getIndirectIndexEnd(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01213">R600InstrInfo.cpp:1213</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a6b3de1aca767b960a302308f3c463317"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6b3de1aca767b960a302308f3c463317">llvm::R600InstrInfo::isTransOnly</a></div><div class="ttdeci">bool isTransOnly(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00177">R600InstrInfo.cpp:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a74e6aef88dec63b3e87ab2a3fc6f9c78"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a74e6aef88dec63b3e87ab2a3fc6f9c78">llvm::R600InstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">DFAPacketizer * CreateTargetScheduleState(const TargetSubtargetInfo &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00637">R600InstrInfo.cpp:637</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a7f44398d0ba1f70349d99b68940febde"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a7f44398d0ba1f70349d99b68940febde">llvm::R600InstrInfo::isReductionOp</a></div><div class="ttdeci">bool isReductionOp(unsigned opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00118">R600InstrInfo.cpp:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a80b011db3b1da37d9792a8f95fd3069e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a80b011db3b1da37d9792a8f95fd3069e">llvm::R600InstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemvoed=nullptr) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00804">R600InstrInfo.cpp:804</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a8666942835ab1d1420a6cf1d83ff5262"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a8666942835ab1d1420a6cf1d83ff5262">llvm::R600InstrInfo::isRegisterStore</a></div><div class="ttdeci">bool isRegisterStore(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00317">R600InstrInfo.h:317</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a891797e1ad8f29e9ed5d3443f10dc82e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a891797e1ad8f29e9ed5d3443f10dc82e">llvm::R600InstrInfo::isCubeOp</a></div><div class="ttdeci">bool isCubeOp(unsigned opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00122">R600InstrInfo.cpp:122</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_a89de148c8666da38bdf2b414f9e254ec"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a89de148c8666da38bdf2b414f9e254ec">llvm::R600InstrInfo::isLDSInstr</a></div><div class="ttdeci">bool isLDSInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00147">R600InstrInfo.cpp:147</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_aa21fe05557eb564cf547a20ccf43d9f5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa21fe05557eb564cf547a20ccf43d9f5">llvm::R600InstrInfo::reserveIndirectRegisters</a></div><div class="ttdeci">void reserveIndirectRegisters(BitVector &amp;Reserved, const MachineFunction &amp;MF, const R600RegisterInfo &amp;TRI) const</div><div class="ttdoc">Reserve the registers that may be accesed using indirect addressing.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01090">R600InstrInfo.cpp:1090</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_aa83513847e40eb20946e50e05d50fc3b"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa83513847e40eb20946e50e05d50fc3b">llvm::R600InstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00901">R600InstrInfo.cpp:901</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ab334b6a433595c3b14311e50ed433119"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab334b6a433595c3b14311e50ed433119">llvm::R600InstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00878">R600InstrInfo.cpp:878</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ab39a8eb989f01d8ed539a6fe6a210ba6"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab39a8eb989f01d8ed539a6fe6a210ba6">llvm::R600InstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00863">R600InstrInfo.cpp:863</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ab4c95ecc60411327fd2f6c5d0664224c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab4c95ecc60411327fd2f6c5d0664224c">llvm::R600InstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01024">R600InstrInfo.cpp:1024</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ab64e90b1e671bf82b2dbcc831d63ddbf"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab64e90b1e671bf82b2dbcc831d63ddbf">llvm::R600InstrInfo::isLDSRetInstr</a></div><div class="ttdeci">bool isLDSRetInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00155">R600InstrInfo.cpp:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ab858beae728e107227a9e07759588087"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab858beae728e107227a9e07759588087">llvm::R600InstrInfo::getSelIdx</a></div><div class="ttdeci">int getSelIdx(unsigned Opcode, unsigned SrcIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00255">R600InstrInfo.cpp:255</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_abe6350749fb33b3fb889a5cb8b5d4ba4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#abe6350749fb33b3fb889a5cb8b5d4ba4">llvm::R600InstrInfo::getFlagOp</a></div><div class="ttdeci">MachineOperand &amp; getFlagOp(MachineInstr &amp;MI, unsigned SrcIdx=0, unsigned Flag=0) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01402">R600InstrInfo.cpp:1402</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ac39a8558f3e2c9d7806eab38a2bc3fa6"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ac39a8558f3e2c9d7806eab38a2bc3fa6">llvm::R600InstrInfo::getPredicationCost</a></div><div class="ttdeci">unsigned int getPredicationCost(const MachineInstr &amp;) const override</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01006">R600InstrInfo.cpp:1006</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_aca2b6568c134ce283d74d23db8d6b665"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aca2b6568c134ce283d74d23db8d6b665">llvm::R600InstrInfo::buildSlotOfVectorInstruction</a></div><div class="ttdeci">MachineInstr * buildSlotOfVectorInstruction(MachineBasicBlock &amp;MBB, MachineInstr *MI, unsigned Slot, unsigned DstReg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01318">R600InstrInfo.cpp:1318</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_acbfbaa0e925b1f975b016053d752e899"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#acbfbaa0e925b1f975b016053d752e899">llvm::R600InstrInfo::readsLDSSrcReg</a></div><div class="ttdeci">bool readsLDSSrcReg(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00238">R600InstrInfo.cpp:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_accae71a18e9054f96a7919785976ee15"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#accae71a18e9054f96a7919785976ee15">llvm::R600InstrInfo::FindSwizzleForVectorSlot</a></div><div class="ttdeci">bool FindSwizzleForVectorSlot(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const</div><div class="ttdoc">Enumerate all possible Swizzle sequence to find one that can meet all read port requirements.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00499">R600InstrInfo.cpp:499</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ad4bc494da88251a58ca644dec0d15a2e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad4bc494da88251a58ca644dec0d15a2e">llvm::R600InstrInfo::fitsReadPortLimitations</a></div><div class="ttdeci">bool fitsReadPortLimitations(const std::vector&lt; MachineInstr * &gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const</div><div class="ttdoc">Given the order VEC_012 &lt; VEC_021 &lt; VEC_120 &lt; VEC_102 &lt; VEC_201 &lt; VEC_210 returns true and the first ...</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00536">R600InstrInfo.cpp:536</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ad80e1e5645d57c506cb63732f576ce81"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad80e1e5645d57c506cb63732f576ce81">llvm::R600InstrInfo::isALUInstr</a></div><div class="ttdeci">bool isALUInstr(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00133">R600InstrInfo.cpp:133</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_adbb5663da5534317c035227ab390bf36"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adbb5663da5534317c035227ab390bf36">llvm::R600InstrInfo::isVectorOnly</a></div><div class="ttdeci">bool isVectorOnly(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00187">R600InstrInfo.cpp:187</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_add24e1463a36a613e008ed84227b4785"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#add24e1463a36a613e008ed84227b4785">llvm::R600InstrInfo::isExport</a></div><div class="ttdeci">bool isExport(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00195">R600InstrInfo.cpp:195</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_addaf6e56f2c83eb6d2300026c5430c6d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#addaf6e56f2c83eb6d2300026c5430c6d">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const</div><div class="ttdoc">Get the index of Op in the MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01382">R600InstrInfo.cpp:1382</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_ae6f1cb7931164d888acd081fa41e6246"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae6f1cb7931164d888acd081fa41e6246">llvm::R600InstrInfo::getSrcs</a></div><div class="ttdeci">SmallVector&lt; std::pair&lt; MachineOperand *, int64_t &gt;, 3 &gt; getSrcs(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00279">R600InstrInfo.cpp:279</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_af66f57da18755676bae1d0f1d47b7da1"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af66f57da18755676bae1d0f1d47b7da1">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr &amp;MI, unsigned Op, int64_t Imm) const</div><div class="ttdoc">Helper function for setting instruction flag values.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01390">R600InstrInfo.cpp:1390</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_afa59b61d712578092c3cb3cc7f960498"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#afa59b61d712578092c3cb3cc7f960498">llvm::R600InstrInfo::buildMovInstr</a></div><div class="ttdeci">MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01376">R600InstrInfo.cpp:1376</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600InstrInfo_html_afb8b734da10672ff4ffc3ec7bf04ec1d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#afb8b734da10672ff4ffc3ec7bf04ec1d">llvm::R600InstrInfo::clearFlag</a></div><div class="ttdeci">void clearFlag(MachineInstr &amp;MI, unsigned Operand, unsigned Flag) const</div><div class="ttdoc">Clear the specified flag on the instruction.</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01488">R600InstrInfo.cpp:1488</a></div></div>
<div class="ttc" id="aclassllvm_1_1R600Subtarget_html"><div class="ttname"><a href="classllvm_1_1R600Subtarget.html">llvm::R600Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01179">AMDGPUSubtarget.h:1180</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00837">SmallVector.h:837</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="anamespacellvm_1_1R600InstrFlags_html_a39e0c8743250883085e4829df1d2552ca17ad87595503db232246a276d4a03ca7"><div class="ttname"><a href="namespacellvm_1_1R600InstrFlags.html#a39e0c8743250883085e4829df1d2552ca17ad87595503db232246a276d4a03ca7">llvm::R600InstrFlags::REGISTER_STORE</a></div><div class="ttdeci">@ REGISTER_STORE</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00027">R600InstrInfo.h:27</a></div></div>
<div class="ttc" id="anamespacellvm_1_1R600InstrFlags_html_a39e0c8743250883085e4829df1d2552ca3b26f46bad7c43d4dd56e55b5089033c"><div class="ttname"><a href="namespacellvm_1_1R600InstrFlags.html#a39e0c8743250883085e4829df1d2552ca3b26f46bad7c43d4dd56e55b5089033c">llvm::R600InstrFlags::REGISTER_LOAD</a></div><div class="ttdeci">@ REGISTER_LOAD</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00029">R600InstrInfo.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1R600_html_a96e7635f204fb0493141024b88f19937"><div class="ttname"><a href="namespacellvm_1_1R600.html#a96e7635f204fb0493141024b88f19937">llvm::R600::getLDSNoRetOp</a></div><div class="ttdeci">int getLDSNoRetOp(uint16_t Opcode)</div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27"><div class="ttname"><a href="namespacellvm.html#ac226f3d2b9ca090171a8e0a8cb92c343add7bf230fde8d4836917806aff6a6b27">llvm::HighlightColor::Address</a></div><div class="ttdeci">@ Address</div></div>
<div class="ttc" id="astructllvm_1_1R600RegisterInfo_html"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html">llvm::R600RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00022">R600RegisterInfo.h:22</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:23:41 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
