verilog work "../SourceFiles/UniversalCounter10bitsV5.v"
verilog work "../SourceFiles/ClockedNegativeOneShot.v"
verilog work "../SourceFiles/vsyncModule2018fall.v"
verilog work "../SourceFiles/hsyncModule2018fall.v"
verilog work "../SourceFiles/CRTClock2018Template.v"
verilog work "../SourceFiles/CRTcontroller2018fall.v"
verilog work "../SourceFiles/CRTcontrollerr2018fall_tb.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
