set_max_delay 4.0 -rise -rise_from clk2 -through xor1 -rise_through [get_ports {clk0}] -fall_through xor* -to [get_pins flop_Q] -rise_to clk* -fall_to [get_ports {clk0}] -ignore_clock_latency -probe -reset_path
