<html>
<head><meta charset="utf-8"><title>wasmtime / issue #7188 riscv64: Improve codegen for opera... · git-wasmtime · Zulip Chat Archive</title></head>
<h2>Stream: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/index.html">git-wasmtime</a></h2>
<h3>Topic: <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.237188.20riscv64.3A.20Improve.20codegen.20for.20opera.2E.2E.2E.html">wasmtime / issue #7188 riscv64: Improve codegen for opera...</a></h3>

<hr>

<base href="https://bytecodealliance.zulipchat.com">

<head><link href="https://bytecodealliance.github.io/zulip-archive/style.css" rel="stylesheet"></head>

<a name="395541333"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%237188%20riscv64%3A%20Improve%20codegen%20for%20opera.../near/395541333" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.237188.20riscv64.3A.20Improve.20codegen.20for.20opera.2E.2E.2E.html#395541333">(Oct 08 2023 at 13:15)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/issues/7188">issue #7188</a>.</p>



<a name="395541847"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%237188%20riscv64%3A%20Improve%20codegen%20for%20opera.../near/395541847" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.237188.20riscv64.3A.20Improve.20codegen.20for.20opera.2E.2E.2E.html#395541847">(Oct 08 2023 at 13:21)</a>:</h4>
<p><a href="https://github.com/afonso360">afonso360</a> added the cranelift:area:riscv64 label to <a href="https://github.com/bytecodealliance/wasmtime/issues/7188">Issue #7188</a>.</p>



<a name="395541983"></a>
<h4><a href="https://bytecodealliance.zulipchat.com#narrow/stream/225357-git-wasmtime/topic/wasmtime%20/%20issue%20%237188%20riscv64%3A%20Improve%20codegen%20for%20opera.../near/395541983" class="zl"><img src="https://bytecodealliance.github.io/zulip-archive/assets/img/zulip.svg" alt="view this post on Zulip" style="width:20px;height:20px;"></a> Wasmtime GitHub notifications bot <a href="https://bytecodealliance.github.io/zulip-archive/stream/225357-git-wasmtime/topic/wasmtime.20.2F.20issue.20.237188.20riscv64.3A.20Improve.20codegen.20for.20opera.2E.2E.2E.html#395541983">(Oct 08 2023 at 13:23)</a>:</h4>
<p>afonso360 edited <a href="https://github.com/bytecodealliance/wasmtime/issues/7188">issue #7188</a>:</p>
<blockquote>
<p><span aria-label="wave" class="emoji emoji-1f44b" role="img" title="wave">:wave:</span> Hey,</p>
<p><a href="https://github.com/riscv/riscv-v-spec/blob/master/v-spec.adoc#1631-vector-slideup-instructions"><code>vslideup.vi</code></a> is a  very neat instruction that merges two vector registers by copying the bottom elements of one register into the top elements of another register.</p>
<p>We currently only use it when we cannot perform an operation in a single register due to the register not being large enough.</p>
<p>We should create a <code>ty_vec_fits_twice_in_reg</code> extractor that allows us to know that we can fit two vector values in a single register. That way we know we can place twice the elements in a single register.</p>
<p>Instructions that use this operation are:</p>
<h3><code>{s,u,uu}narrow</code></h3>
<p>These operations do a 2x<code>vnclip</code> and 1x<code>vslideup</code>. We could instead do the <code>vslideup</code> first merging both values in the same register, and emit a single <code>vnclip</code>.</p>
<h3><code>iadd_pairwise</code></h3>
<p>We don't have a dedicated <code>iadd_pairwise</code> instruction. Instead we shuffle the elements in a register and do a regular <code>vadd.vv</code>.</p>
<p>This works, but requires us two perform twice the instructions that we normally would have to.</p>
<p>Ideally we would merge both registers in a single <code>vslideup</code>, use <code>vcompress</code> to extract each side of the addition, and emit a single <code>vadd</code> to sum both sides.</p>
<p>The <a href="https://github.com/v8/v8/blob/df99ca37a9d02a3318d3e5487c7803f6230b8f5f/src/wasm/baseline/riscv/liftoff-assembler-riscv.h#L1445-L1460">V8 lowering for <code>i32x4.dot_i16x8_s</code></a> pulls a similar trick by using LMUL2 which uses two registers. We can't use LMUL&gt;1 due to regalloc incompatibilities.</p>
<h2>Alternatives</h2>
<p>We don't actually need to do this. The RISC-V vector specification allows us to use LMUL &gt; 1 to treat a register as having more space than it actually does. </p>
<p>The way this works is by combining multiple registers and having each instruction working on multiple registers at once.</p>
<p>The reason we don't currently do this is that it adds a bunch of register allocation constraints that we can't describe to regalloc2.</p>
</blockquote>



<hr><p>Last updated: Jan 20 2025 at 06:04 UTC</p>
</html>