library IEEE;
use IEEE.STD_LOGIC_1164.all;
--use IEEE.std_logic_unsigned.all;
--use ieee.numeric_std.all;
--use ieee.std_logic_arith.all;
-- Alex Grinshpun April 2017
-- Dudy Nov 13 2017


entity rectangle is
port 	(
		--////////////////////	Clock Input	 	////////////////////	
	   	CLK  		: in std_logic;
		RESETn		: in std_logic;
		oCoord_X	: in integer;
		oCoord_Y	: in integer;
		drawing_request	: out std_logic ;
		mVGA_RGB 	: out std_logic_vector(7 downto 0) 
	);
end rectangle;

architecture behav of rectangle is 
begin

process ( RESETn, CLK)

  		
   begin
	if RESETn = '0' then
	    mVGA_RGB	<=  (others => '0') ; 	
		drawing_request	<=  '0' ;

		elsif rising_edge(CLK) then
			mVGA_RGB	<=  "00011100";
			if(oCoord_Y >= 21 and oCoord_Y < 33) then
				drawing_request	<= '1';
			elsif (oCoord_X >= 0 and oCoord_X < 50 and oCoord_Y >= 33 and oCoord_Y < 69) then
				drawing_request	<= '1';
			elsif(oCoord_X >=110  and oCoord_X < 170 and oCoord_Y >= 33 and oCoord_Y < 69) then
				drawing_request	<= '1';
			elsif(oCoord_X >= 230 and oCoord_X < 290 and oCoord_Y >= 33 and oCoord_Y < 69) then
				drawing_request	<= '1';
			elsif(oCoord_X >= 350 and oCoord_X < 410 and oCoord_Y >= 33 and oCoord_Y < 69) then
				drawing_request	<= '1';
			elsif(oCoord_X >= 470 and oCoord_X < 530 and oCoord_Y >= 33 and oCoord_Y < 69) then
				drawing_request	<= '1';
			elsif(oCoord_X >= 590 and oCoord_X < 640 and oCoord_Y >= 33 and oCoord_Y < 69) then
				drawing_request	<= '1';
			else
				drawing_request	<= '0';
			end if;
	end if;

  end process;

		
end behav;		
		