OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X4.
[INFO CTS-0039] Number of created patterns = 11880.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           34          1           14          
[WARNING CTS-0043] 1584 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 11880.
[INFO CTS-0047]     Number of keys in characterization LUT: 1600.
[INFO CTS-0048]     Actual min input cap: 1.
[WARNING CTS-0083] No clock nets have been found.
[INFO CTS-0008] TritonCTS found 0 clock nets.
[WARNING CTS-0082] No valid clock nets in the design.
[WARNING STA-0357] virtual clock clk can not be propagated.

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 799.62

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _2545_ (positive level-sensitive latch)
Endpoint: rdata_b_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ _2545_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _2545_/Q (DLH_X1)
     2    3.76                           mem[15][3] (net)
                  0.01    0.00    0.07 ^ _1438_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v _1438_/ZN (NAND2_X1)
     1    1.72                           _0818_ (net)
                  0.01    0.00    0.08 v _1440_/A2 (NAND3_X1)
                  0.01    0.02    0.10 ^ _1440_/ZN (NAND3_X1)
     1    2.02                           _0820_ (net)
                  0.01    0.00    0.10 ^ _1441_/A2 (NOR2_X1)
                  0.00    0.01    0.11 v _1441_/ZN (NOR2_X1)
     1    2.06                           _0821_ (net)
                  0.00    0.00    0.11 v _1442_/A2 (NAND2_X1)
                  0.01    0.02    0.13 ^ _1442_/ZN (NAND2_X1)
     1    4.69                           net58 (net)
                  0.01    0.00    0.13 ^ output58/A (BUF_X1)
                  0.01    0.02    0.15 ^ output58/Z (BUF_X1)
     1    1.39                           rdata_b_o[3] (net)
                  0.01    0.00    0.15 ^ rdata_b_o[3] (out)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                100.15   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.32                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   21.00                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.12    0.14  100.18 ^ _1307_/ZN (NOR2_X4)
    48  109.66                           _0690_ (net)
                  0.13    0.04  100.22 ^ _1559_/A2 (NAND3_X1)
                  0.03    0.04  100.26 v _1559_/ZN (NAND3_X1)
     1    3.02                           _0935_ (net)
                  0.03    0.00  100.26 v _1560_/A2 (NAND2_X1)
                  0.02    0.03  100.29 ^ _1560_/ZN (NAND2_X1)
     1    3.22                           _0936_ (net)
                  0.02    0.00  100.29 ^ _1561_/A (INV_X1)
                  0.01    0.01  100.30 v _1561_/ZN (INV_X1)
     1    2.51                           _0937_ (net)
                  0.01    0.00  100.30 v _1562_/A2 (NAND2_X1)
                  0.01    0.02  100.32 ^ _1562_/ZN (NAND2_X1)
     1    2.63                           _0938_ (net)
                  0.01    0.00  100.32 ^ _1572_/A1 (NOR2_X1)
                  0.01    0.01  100.33 v _1572_/ZN (NOR2_X1)
     1    2.53                           _0948_ (net)
                  0.01    0.00  100.33 v _1587_/A1 (NAND2_X1)
                  0.02    0.02  100.35 ^ _1587_/ZN (NAND2_X1)
     1    6.61                           net62 (net)
                  0.02    0.00  100.35 ^ output62/A (BUF_X1)
                  0.01    0.02  100.38 ^ output62/Z (BUF_X1)
     1    0.95                           rdata_b_o[7] (net)
                  0.01    0.00  100.38 ^ rdata_b_o[7] (out)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                799.62   slack (MET)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.32                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   21.00                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.12    0.14  100.18 ^ _1307_/ZN (NOR2_X4)
    48  109.66                           _0690_ (net)
                  0.13    0.04  100.22 ^ _1559_/A2 (NAND3_X1)
                  0.03    0.04  100.26 v _1559_/ZN (NAND3_X1)
     1    3.02                           _0935_ (net)
                  0.03    0.00  100.26 v _1560_/A2 (NAND2_X1)
                  0.02    0.03  100.29 ^ _1560_/ZN (NAND2_X1)
     1    3.22                           _0936_ (net)
                  0.02    0.00  100.29 ^ _1561_/A (INV_X1)
                  0.01    0.01  100.30 v _1561_/ZN (INV_X1)
     1    2.51                           _0937_ (net)
                  0.01    0.00  100.30 v _1562_/A2 (NAND2_X1)
                  0.01    0.02  100.32 ^ _1562_/ZN (NAND2_X1)
     1    2.63                           _0938_ (net)
                  0.01    0.00  100.32 ^ _1572_/A1 (NOR2_X1)
                  0.01    0.01  100.33 v _1572_/ZN (NOR2_X1)
     1    2.53                           _0948_ (net)
                  0.01    0.00  100.33 v _1587_/A1 (NAND2_X1)
                  0.02    0.02  100.35 ^ _1587_/ZN (NAND2_X1)
     1    6.61                           net62 (net)
                  0.02    0.00  100.35 ^ output62/A (BUF_X1)
                  0.01    0.02  100.38 ^ output62/Z (BUF_X1)
     1    0.95                           rdata_b_o[7] (net)
                  0.01    0.00  100.38 ^ rdata_b_o[7] (out)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                799.62   slack (MET)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_1307_/ZN                             106.81  109.66   -2.85 (VIOLATED)


==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.07650087773799896

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3853

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-2.8464441299438477

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0266

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
100.3780

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
799.6220

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
796.610811

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-07   1.07e-07   9.38e-06   9.67e-06  24.0%
Combinational          2.33e-07   3.56e-07   3.00e-05   3.06e-05  76.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.15e-07   4.63e-07   3.94e-05   4.03e-05 100.0%
                           1.0%       1.1%      97.8%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 2110 u^2 6% utilization.
Core area = 135620632000

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack 799.62

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _2545_ (positive level-sensitive latch)
Endpoint: rdata_b_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ _2545_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _2545_/Q (DLH_X1)
     2    3.76                           mem[15][3] (net)
                  0.01    0.00    0.07 ^ _1438_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v _1438_/ZN (NAND2_X1)
     1    1.72                           _0818_ (net)
                  0.01    0.00    0.08 v _1440_/A2 (NAND3_X1)
                  0.01    0.02    0.10 ^ _1440_/ZN (NAND3_X1)
     1    2.02                           _0820_ (net)
                  0.01    0.00    0.10 ^ _1441_/A2 (NOR2_X1)
                  0.00    0.01    0.11 v _1441_/ZN (NOR2_X1)
     1    2.06                           _0821_ (net)
                  0.00    0.00    0.11 v _1442_/A2 (NAND2_X1)
                  0.01    0.02    0.13 ^ _1442_/ZN (NAND2_X1)
     1    4.69                           net58 (net)
                  0.01    0.00    0.13 ^ output58/A (BUF_X1)
                  0.01    0.02    0.15 ^ output58/Z (BUF_X1)
     1    1.39                           rdata_b_o[3] (net)
                  0.01    0.00    0.15 ^ rdata_b_o[3] (out)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                100.15   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.32                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   21.00                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.12    0.14  100.18 ^ _1307_/ZN (NOR2_X4)
    48  109.66                           _0690_ (net)
                  0.13    0.04  100.22 ^ _1559_/A2 (NAND3_X1)
                  0.03    0.04  100.26 v _1559_/ZN (NAND3_X1)
     1    3.02                           _0935_ (net)
                  0.03    0.00  100.26 v _1560_/A2 (NAND2_X1)
                  0.02    0.03  100.29 ^ _1560_/ZN (NAND2_X1)
     1    3.22                           _0936_ (net)
                  0.02    0.00  100.29 ^ _1561_/A (INV_X1)
                  0.01    0.01  100.30 v _1561_/ZN (INV_X1)
     1    2.51                           _0937_ (net)
                  0.01    0.00  100.30 v _1562_/A2 (NAND2_X1)
                  0.01    0.02  100.32 ^ _1562_/ZN (NAND2_X1)
     1    2.63                           _0938_ (net)
                  0.01    0.00  100.32 ^ _1572_/A1 (NOR2_X1)
                  0.01    0.01  100.33 v _1572_/ZN (NOR2_X1)
     1    2.53                           _0948_ (net)
                  0.01    0.00  100.33 v _1587_/A1 (NAND2_X1)
                  0.02    0.02  100.35 ^ _1587_/ZN (NAND2_X1)
     1    6.61                           net62 (net)
                  0.02    0.00  100.35 ^ output62/A (BUF_X1)
                  0.01    0.02  100.38 ^ output62/Z (BUF_X1)
     1    0.95                           rdata_b_o[7] (net)
                  0.01    0.00  100.38 ^ rdata_b_o[7] (out)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                799.62   slack (MET)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.32                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   21.00                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.12    0.14  100.18 ^ _1307_/ZN (NOR2_X4)
    48  109.66                           _0690_ (net)
                  0.13    0.04  100.22 ^ _1559_/A2 (NAND3_X1)
                  0.03    0.04  100.26 v _1559_/ZN (NAND3_X1)
     1    3.02                           _0935_ (net)
                  0.03    0.00  100.26 v _1560_/A2 (NAND2_X1)
                  0.02    0.03  100.29 ^ _1560_/ZN (NAND2_X1)
     1    3.22                           _0936_ (net)
                  0.02    0.00  100.29 ^ _1561_/A (INV_X1)
                  0.01    0.01  100.30 v _1561_/ZN (INV_X1)
     1    2.51                           _0937_ (net)
                  0.01    0.00  100.30 v _1562_/A2 (NAND2_X1)
                  0.01    0.02  100.32 ^ _1562_/ZN (NAND2_X1)
     1    2.63                           _0938_ (net)
                  0.01    0.00  100.32 ^ _1572_/A1 (NOR2_X1)
                  0.01    0.01  100.33 v _1572_/ZN (NOR2_X1)
     1    2.53                           _0948_ (net)
                  0.01    0.00  100.33 v _1587_/A1 (NAND2_X1)
                  0.02    0.02  100.35 ^ _1587_/ZN (NAND2_X1)
     1    6.61                           net62 (net)
                  0.02    0.00  100.35 ^ output62/A (BUF_X1)
                  0.01    0.02  100.38 ^ output62/Z (BUF_X1)
     1    0.95                           rdata_b_o[7] (net)
                  0.01    0.00  100.38 ^ rdata_b_o[7] (out)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                799.62   slack (MET)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_1307_/ZN                             106.81  109.66   -2.85 (VIOLATED)


==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.07650087773799896

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3853

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
-2.8464441299438477

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0266

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
100.3780

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
799.6220

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
796.610811

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-07   1.07e-07   9.38e-06   9.67e-06  24.0%
Combinational          2.33e-07   3.56e-07   3.00e-05   3.06e-05  76.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.15e-07   4.63e-07   3.94e-05   4.03e-05 100.0%
                           1.0%       1.1%      97.8%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 2110 u^2 6% utilization.
Core area = 135620632000

Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           21993.5 u
legalized HPWL          22220.8 u
delta HPWL                    1 %

Repair setup and hold violations...
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL           22220.8 u
legalized HPWL          22220.8 u
delta HPWL                    0 %


==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 799.62

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _2545_ (positive level-sensitive latch)
Endpoint: rdata_b_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ _2545_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _2545_/Q (DLH_X1)
     2    3.79                           mem[15][3] (net)
                  0.01    0.00    0.07 ^ _1438_/A2 (NAND2_X1)
                  0.01    0.01    0.08 v _1438_/ZN (NAND2_X1)
     1    1.74                           _0818_ (net)
                  0.01    0.00    0.08 v _1440_/A2 (NAND3_X1)
                  0.01    0.02    0.10 ^ _1440_/ZN (NAND3_X1)
     1    2.02                           _0820_ (net)
                  0.01    0.00    0.10 ^ _1441_/A2 (NOR2_X1)
                  0.00    0.01    0.11 v _1441_/ZN (NOR2_X1)
     1    2.06                           _0821_ (net)
                  0.00    0.00    0.11 v _1442_/A2 (NAND2_X1)
                  0.01    0.02    0.13 ^ _1442_/ZN (NAND2_X1)
     1    4.69                           net58 (net)
                  0.01    0.00    0.13 ^ output58/A (BUF_X1)
                  0.01    0.02    0.16 ^ output58/Z (BUF_X1)
     1    1.39                           rdata_b_o[3] (net)
                  0.01    0.00    0.16 ^ rdata_b_o[3] (out)
                                  0.16   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                100.16   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.32                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   20.93                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.12    0.14  100.18 ^ _1307_/ZN (NOR2_X4)
    48  109.71                           _0690_ (net)
                  0.13    0.04  100.22 ^ _1559_/A2 (NAND3_X1)
                  0.03    0.04  100.26 v _1559_/ZN (NAND3_X1)
     1    3.02                           _0935_ (net)
                  0.03    0.00  100.26 v _1560_/A2 (NAND2_X1)
                  0.02    0.03  100.29 ^ _1560_/ZN (NAND2_X1)
     1    3.22                           _0936_ (net)
                  0.02    0.00  100.29 ^ _1561_/A (INV_X1)
                  0.01    0.01  100.30 v _1561_/ZN (INV_X1)
     1    2.51                           _0937_ (net)
                  0.01    0.00  100.30 v _1562_/A2 (NAND2_X1)
                  0.01    0.02  100.32 ^ _1562_/ZN (NAND2_X1)
     1    2.63                           _0938_ (net)
                  0.01    0.00  100.32 ^ _1572_/A1 (NOR2_X1)
                  0.01    0.01  100.33 v _1572_/ZN (NOR2_X1)
     1    2.53                           _0948_ (net)
                  0.01    0.00  100.33 v _1587_/A1 (NAND2_X1)
                  0.02    0.02  100.35 ^ _1587_/ZN (NAND2_X1)
     1    6.61                           net62 (net)
                  0.02    0.00  100.35 ^ output62/A (BUF_X1)
                  0.01    0.02  100.38 ^ output62/Z (BUF_X1)
     1    0.95                           rdata_b_o[7] (net)
                  0.01    0.00  100.38 ^ rdata_b_o[7] (out)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                799.62   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.32                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   20.93                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.12    0.14  100.18 ^ _1307_/ZN (NOR2_X4)
    48  109.71                           _0690_ (net)
                  0.13    0.04  100.22 ^ _1559_/A2 (NAND3_X1)
                  0.03    0.04  100.26 v _1559_/ZN (NAND3_X1)
     1    3.02                           _0935_ (net)
                  0.03    0.00  100.26 v _1560_/A2 (NAND2_X1)
                  0.02    0.03  100.29 ^ _1560_/ZN (NAND2_X1)
     1    3.22                           _0936_ (net)
                  0.02    0.00  100.29 ^ _1561_/A (INV_X1)
                  0.01    0.01  100.30 v _1561_/ZN (INV_X1)
     1    2.51                           _0937_ (net)
                  0.01    0.00  100.30 v _1562_/A2 (NAND2_X1)
                  0.01    0.02  100.32 ^ _1562_/ZN (NAND2_X1)
     1    2.63                           _0938_ (net)
                  0.01    0.00  100.32 ^ _1572_/A1 (NOR2_X1)
                  0.01    0.01  100.33 v _1572_/ZN (NOR2_X1)
     1    2.53                           _0948_ (net)
                  0.01    0.00  100.33 v _1587_/A1 (NAND2_X1)
                  0.02    0.02  100.35 ^ _1587_/ZN (NAND2_X1)
     1    6.61                           net62 (net)
                  0.02    0.00  100.35 ^ output62/A (BUF_X1)
                  0.01    0.02  100.38 ^ output62/Z (BUF_X1)
     1    0.95                           rdata_b_o[7] (net)
                  0.01    0.00  100.38 ^ rdata_b_o[7] (out)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                799.62   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_1307_/ZN                             106.81  109.71   -2.90 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.07645008713006973

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3851

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-2.897550582885742

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0271

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
100.3781

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
799.6219

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
796.609918

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.82e-07   1.08e-07   9.38e-06   9.67e-06  24.0%
Combinational          2.33e-07   3.56e-07   3.00e-05   3.06e-05  76.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.15e-07   4.64e-07   3.94e-05   4.03e-05 100.0%
                           1.0%       1.2%      97.8%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 2110 u^2 6% utilization.
Core area = 135620632000

Elapsed time: 0:03.99[h:]min:sec. CPU time: user 3.93 sys 0.04 (99%). Peak memory: 123296KB.
