-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_init_block_AB_proc68 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    A_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_0_ce0 : OUT STD_LOGIC;
    A_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_01_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_01_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_01_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_01_full_n : IN STD_LOGIC;
    block_A_loader_01_write : OUT STD_LOGIC;
    A_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_1_ce0 : OUT STD_LOGIC;
    A_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_12_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_12_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_12_full_n : IN STD_LOGIC;
    block_A_loader_12_write : OUT STD_LOGIC;
    A_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_2_ce0 : OUT STD_LOGIC;
    A_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_23_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_23_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_23_full_n : IN STD_LOGIC;
    block_A_loader_23_write : OUT STD_LOGIC;
    A_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_3_ce0 : OUT STD_LOGIC;
    A_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_34_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_34_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_34_full_n : IN STD_LOGIC;
    block_A_loader_34_write : OUT STD_LOGIC;
    A_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_4_ce0 : OUT STD_LOGIC;
    A_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_45_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_45_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_45_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_45_full_n : IN STD_LOGIC;
    block_A_loader_45_write : OUT STD_LOGIC;
    A_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_5_ce0 : OUT STD_LOGIC;
    A_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_56_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_56_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_56_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_56_full_n : IN STD_LOGIC;
    block_A_loader_56_write : OUT STD_LOGIC;
    A_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_6_ce0 : OUT STD_LOGIC;
    A_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_67_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_67_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_67_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_67_full_n : IN STD_LOGIC;
    block_A_loader_67_write : OUT STD_LOGIC;
    A_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_7_ce0 : OUT STD_LOGIC;
    A_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_78_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_78_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_78_full_n : IN STD_LOGIC;
    block_A_loader_78_write : OUT STD_LOGIC;
    A_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_8_ce0 : OUT STD_LOGIC;
    A_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_89_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_89_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_89_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_89_full_n : IN STD_LOGIC;
    block_A_loader_89_write : OUT STD_LOGIC;
    A_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_9_ce0 : OUT STD_LOGIC;
    A_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_910_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_910_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_910_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_910_full_n : IN STD_LOGIC;
    block_A_loader_910_write : OUT STD_LOGIC;
    A_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_10_ce0 : OUT STD_LOGIC;
    A_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_1011_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_1011_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_1011_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_1011_full_n : IN STD_LOGIC;
    block_A_loader_1011_write : OUT STD_LOGIC;
    A_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    A_11_ce0 : OUT STD_LOGIC;
    A_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_1112_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_A_loader_1112_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_1112_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_A_loader_1112_full_n : IN STD_LOGIC;
    block_A_loader_1112_write : OUT STD_LOGIC;
    v324_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_0_ce0 : OUT STD_LOGIC;
    v324_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    jj : IN STD_LOGIC_VECTOR (4 downto 0);
    block_B_loader_013_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_013_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_013_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_013_full_n : IN STD_LOGIC;
    block_B_loader_013_write : OUT STD_LOGIC;
    v324_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_1_ce0 : OUT STD_LOGIC;
    v324_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_114_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_114_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_114_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_114_full_n : IN STD_LOGIC;
    block_B_loader_114_write : OUT STD_LOGIC;
    v324_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_2_ce0 : OUT STD_LOGIC;
    v324_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_215_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_215_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_215_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_215_full_n : IN STD_LOGIC;
    block_B_loader_215_write : OUT STD_LOGIC;
    v324_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_3_ce0 : OUT STD_LOGIC;
    v324_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_316_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_316_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_316_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_316_full_n : IN STD_LOGIC;
    block_B_loader_316_write : OUT STD_LOGIC;
    v324_4_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_4_ce0 : OUT STD_LOGIC;
    v324_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_417_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_417_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_417_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_417_full_n : IN STD_LOGIC;
    block_B_loader_417_write : OUT STD_LOGIC;
    v324_5_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_5_ce0 : OUT STD_LOGIC;
    v324_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_518_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_518_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_518_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_518_full_n : IN STD_LOGIC;
    block_B_loader_518_write : OUT STD_LOGIC;
    v324_6_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_6_ce0 : OUT STD_LOGIC;
    v324_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_619_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_619_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_619_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_619_full_n : IN STD_LOGIC;
    block_B_loader_619_write : OUT STD_LOGIC;
    v324_7_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_7_ce0 : OUT STD_LOGIC;
    v324_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_720_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_720_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_720_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_720_full_n : IN STD_LOGIC;
    block_B_loader_720_write : OUT STD_LOGIC;
    v324_8_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_8_ce0 : OUT STD_LOGIC;
    v324_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_821_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_821_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_821_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_821_full_n : IN STD_LOGIC;
    block_B_loader_821_write : OUT STD_LOGIC;
    v324_9_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_9_ce0 : OUT STD_LOGIC;
    v324_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_922_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_922_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_922_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_922_full_n : IN STD_LOGIC;
    block_B_loader_922_write : OUT STD_LOGIC;
    v324_10_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_10_ce0 : OUT STD_LOGIC;
    v324_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_1023_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_1023_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_1023_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_1023_full_n : IN STD_LOGIC;
    block_B_loader_1023_write : OUT STD_LOGIC;
    v324_11_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
    v324_11_ce0 : OUT STD_LOGIC;
    v324_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_1124_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    block_B_loader_1124_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_1124_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    block_B_loader_1124_full_n : IN STD_LOGIC;
    block_B_loader_1124_write : OUT STD_LOGIC;
    jj_c_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c_full_n : IN STD_LOGIC;
    jj_c_write : OUT STD_LOGIC;
    jj_c1_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c1_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c1_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c1_full_n : IN STD_LOGIC;
    jj_c1_write : OUT STD_LOGIC;
    jj_c2_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c2_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c2_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c2_full_n : IN STD_LOGIC;
    jj_c2_write : OUT STD_LOGIC;
    jj_c3_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c3_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c3_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c3_full_n : IN STD_LOGIC;
    jj_c3_write : OUT STD_LOGIC;
    jj_c4_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c4_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c4_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c4_full_n : IN STD_LOGIC;
    jj_c4_write : OUT STD_LOGIC;
    jj_c5_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c5_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c5_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c5_full_n : IN STD_LOGIC;
    jj_c5_write : OUT STD_LOGIC;
    jj_c6_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c6_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c6_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c6_full_n : IN STD_LOGIC;
    jj_c6_write : OUT STD_LOGIC;
    jj_c7_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c7_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c7_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c7_full_n : IN STD_LOGIC;
    jj_c7_write : OUT STD_LOGIC;
    jj_c8_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c8_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c8_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c8_full_n : IN STD_LOGIC;
    jj_c8_write : OUT STD_LOGIC;
    jj_c9_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c9_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c9_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c9_full_n : IN STD_LOGIC;
    jj_c9_write : OUT STD_LOGIC;
    jj_c10_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c10_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c10_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c10_full_n : IN STD_LOGIC;
    jj_c10_write : OUT STD_LOGIC;
    jj_c11_din : OUT STD_LOGIC_VECTOR (4 downto 0);
    jj_c11_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c11_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    jj_c11_full_n : IN STD_LOGIC;
    jj_c11_write : OUT STD_LOGIC );
end;


architecture behav of Bert_layer_init_block_AB_proc68 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal jj_c_blk_n : STD_LOGIC;
    signal jj_c1_blk_n : STD_LOGIC;
    signal jj_c2_blk_n : STD_LOGIC;
    signal jj_c3_blk_n : STD_LOGIC;
    signal jj_c4_blk_n : STD_LOGIC;
    signal jj_c5_blk_n : STD_LOGIC;
    signal jj_c6_blk_n : STD_LOGIC;
    signal jj_c7_blk_n : STD_LOGIC;
    signal jj_c8_blk_n : STD_LOGIC;
    signal jj_c9_blk_n : STD_LOGIC;
    signal jj_c10_blk_n : STD_LOGIC;
    signal jj_c11_blk_n : STD_LOGIC;
    signal sub_ln174_fu_381_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln174_reg_394 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_start : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_idle : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_ready : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_01_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_01_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_12_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_12_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_23_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_23_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_34_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_34_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_45_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_45_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_56_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_56_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_67_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_67_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_78_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_78_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_89_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_89_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_910_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_910_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1011_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1011_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1112_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1112_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_013_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_013_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_114_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_114_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_215_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_215_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_316_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_316_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_417_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_417_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_518_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_518_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_619_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_619_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_720_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_720_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_821_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_821_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_922_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_922_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1023_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1023_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1124_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1124_write : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_0_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_0_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_1_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_1_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_2_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_2_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_3_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_3_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_4_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_4_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_5_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_5_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_6_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_6_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_7_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_7_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_8_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_8_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_9_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_9_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_10_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_10_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_11_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_11_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_0_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_1_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_2_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_3_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_4_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_5_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_6_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_6_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_7_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_7_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_8_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_8_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_9_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_9_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_10_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_10_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_11_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_11_ce0 : STD_LOGIC;
    signal grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal tmp_120_i_fu_370_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_i_fu_363_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln174_fu_377_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        block_A_loader_01_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_01_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_01_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_01_full_n : IN STD_LOGIC;
        block_A_loader_01_write : OUT STD_LOGIC;
        block_A_loader_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_12_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_12_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_12_full_n : IN STD_LOGIC;
        block_A_loader_12_write : OUT STD_LOGIC;
        block_A_loader_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_23_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_23_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_23_full_n : IN STD_LOGIC;
        block_A_loader_23_write : OUT STD_LOGIC;
        block_A_loader_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_34_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_34_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_34_full_n : IN STD_LOGIC;
        block_A_loader_34_write : OUT STD_LOGIC;
        block_A_loader_45_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_45_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_45_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_45_full_n : IN STD_LOGIC;
        block_A_loader_45_write : OUT STD_LOGIC;
        block_A_loader_56_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_56_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_56_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_56_full_n : IN STD_LOGIC;
        block_A_loader_56_write : OUT STD_LOGIC;
        block_A_loader_67_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_67_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_67_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_67_full_n : IN STD_LOGIC;
        block_A_loader_67_write : OUT STD_LOGIC;
        block_A_loader_78_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_78_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_78_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_78_full_n : IN STD_LOGIC;
        block_A_loader_78_write : OUT STD_LOGIC;
        block_A_loader_89_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_89_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_89_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_89_full_n : IN STD_LOGIC;
        block_A_loader_89_write : OUT STD_LOGIC;
        block_A_loader_910_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_910_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_910_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_910_full_n : IN STD_LOGIC;
        block_A_loader_910_write : OUT STD_LOGIC;
        block_A_loader_1011_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_1011_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_1011_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_1011_full_n : IN STD_LOGIC;
        block_A_loader_1011_write : OUT STD_LOGIC;
        block_A_loader_1112_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_A_loader_1112_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_1112_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_A_loader_1112_full_n : IN STD_LOGIC;
        block_A_loader_1112_write : OUT STD_LOGIC;
        block_B_loader_013_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_013_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_013_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_013_full_n : IN STD_LOGIC;
        block_B_loader_013_write : OUT STD_LOGIC;
        block_B_loader_114_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_114_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_114_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_114_full_n : IN STD_LOGIC;
        block_B_loader_114_write : OUT STD_LOGIC;
        block_B_loader_215_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_215_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_215_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_215_full_n : IN STD_LOGIC;
        block_B_loader_215_write : OUT STD_LOGIC;
        block_B_loader_316_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_316_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_316_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_316_full_n : IN STD_LOGIC;
        block_B_loader_316_write : OUT STD_LOGIC;
        block_B_loader_417_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_417_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_417_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_417_full_n : IN STD_LOGIC;
        block_B_loader_417_write : OUT STD_LOGIC;
        block_B_loader_518_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_518_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_518_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_518_full_n : IN STD_LOGIC;
        block_B_loader_518_write : OUT STD_LOGIC;
        block_B_loader_619_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_619_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_619_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_619_full_n : IN STD_LOGIC;
        block_B_loader_619_write : OUT STD_LOGIC;
        block_B_loader_720_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_720_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_720_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_720_full_n : IN STD_LOGIC;
        block_B_loader_720_write : OUT STD_LOGIC;
        block_B_loader_821_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_821_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_821_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_821_full_n : IN STD_LOGIC;
        block_B_loader_821_write : OUT STD_LOGIC;
        block_B_loader_922_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_922_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_922_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_922_full_n : IN STD_LOGIC;
        block_B_loader_922_write : OUT STD_LOGIC;
        block_B_loader_1023_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_1023_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_1023_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_1023_full_n : IN STD_LOGIC;
        block_B_loader_1023_write : OUT STD_LOGIC;
        block_B_loader_1124_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        block_B_loader_1124_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_1124_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
        block_B_loader_1124_full_n : IN STD_LOGIC;
        block_B_loader_1124_write : OUT STD_LOGIC;
        sub_ln174_i : IN STD_LOGIC_VECTOR (14 downto 0);
        v324_0_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_0_ce0 : OUT STD_LOGIC;
        v324_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_1_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_1_ce0 : OUT STD_LOGIC;
        v324_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_2_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_2_ce0 : OUT STD_LOGIC;
        v324_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_3_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_3_ce0 : OUT STD_LOGIC;
        v324_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_4_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_4_ce0 : OUT STD_LOGIC;
        v324_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_5_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_5_ce0 : OUT STD_LOGIC;
        v324_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_6_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_6_ce0 : OUT STD_LOGIC;
        v324_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_7_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_7_ce0 : OUT STD_LOGIC;
        v324_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_8_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_8_ce0 : OUT STD_LOGIC;
        v324_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_9_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_9_ce0 : OUT STD_LOGIC;
        v324_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_10_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_10_ce0 : OUT STD_LOGIC;
        v324_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        v324_11_address0 : OUT STD_LOGIC_VECTOR (14 downto 0);
        v324_11_ce0 : OUT STD_LOGIC;
        v324_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_0_ce0 : OUT STD_LOGIC;
        A_0_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_2_ce0 : OUT STD_LOGIC;
        A_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_3_ce0 : OUT STD_LOGIC;
        A_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_4_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_4_ce0 : OUT STD_LOGIC;
        A_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_5_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_5_ce0 : OUT STD_LOGIC;
        A_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_6_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_6_ce0 : OUT STD_LOGIC;
        A_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_7_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_7_ce0 : OUT STD_LOGIC;
        A_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_8_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_8_ce0 : OUT STD_LOGIC;
        A_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_9_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_9_ce0 : OUT STD_LOGIC;
        A_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_10_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_10_ce0 : OUT STD_LOGIC;
        A_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        A_11_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        A_11_ce0 : OUT STD_LOGIC;
        A_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262 : component Bert_layer_init_block_AB_proc68_Pipeline_init_block_AB
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_start,
        ap_done => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done,
        ap_idle => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_idle,
        ap_ready => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_ready,
        block_A_loader_01_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_01_din,
        block_A_loader_01_num_data_valid => ap_const_lv2_0,
        block_A_loader_01_fifo_cap => ap_const_lv2_0,
        block_A_loader_01_full_n => block_A_loader_01_full_n,
        block_A_loader_01_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_01_write,
        block_A_loader_12_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_12_din,
        block_A_loader_12_num_data_valid => ap_const_lv2_0,
        block_A_loader_12_fifo_cap => ap_const_lv2_0,
        block_A_loader_12_full_n => block_A_loader_12_full_n,
        block_A_loader_12_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_12_write,
        block_A_loader_23_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_23_din,
        block_A_loader_23_num_data_valid => ap_const_lv2_0,
        block_A_loader_23_fifo_cap => ap_const_lv2_0,
        block_A_loader_23_full_n => block_A_loader_23_full_n,
        block_A_loader_23_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_23_write,
        block_A_loader_34_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_34_din,
        block_A_loader_34_num_data_valid => ap_const_lv2_0,
        block_A_loader_34_fifo_cap => ap_const_lv2_0,
        block_A_loader_34_full_n => block_A_loader_34_full_n,
        block_A_loader_34_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_34_write,
        block_A_loader_45_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_45_din,
        block_A_loader_45_num_data_valid => ap_const_lv2_0,
        block_A_loader_45_fifo_cap => ap_const_lv2_0,
        block_A_loader_45_full_n => block_A_loader_45_full_n,
        block_A_loader_45_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_45_write,
        block_A_loader_56_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_56_din,
        block_A_loader_56_num_data_valid => ap_const_lv2_0,
        block_A_loader_56_fifo_cap => ap_const_lv2_0,
        block_A_loader_56_full_n => block_A_loader_56_full_n,
        block_A_loader_56_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_56_write,
        block_A_loader_67_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_67_din,
        block_A_loader_67_num_data_valid => ap_const_lv2_0,
        block_A_loader_67_fifo_cap => ap_const_lv2_0,
        block_A_loader_67_full_n => block_A_loader_67_full_n,
        block_A_loader_67_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_67_write,
        block_A_loader_78_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_78_din,
        block_A_loader_78_num_data_valid => ap_const_lv2_0,
        block_A_loader_78_fifo_cap => ap_const_lv2_0,
        block_A_loader_78_full_n => block_A_loader_78_full_n,
        block_A_loader_78_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_78_write,
        block_A_loader_89_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_89_din,
        block_A_loader_89_num_data_valid => ap_const_lv2_0,
        block_A_loader_89_fifo_cap => ap_const_lv2_0,
        block_A_loader_89_full_n => block_A_loader_89_full_n,
        block_A_loader_89_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_89_write,
        block_A_loader_910_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_910_din,
        block_A_loader_910_num_data_valid => ap_const_lv2_0,
        block_A_loader_910_fifo_cap => ap_const_lv2_0,
        block_A_loader_910_full_n => block_A_loader_910_full_n,
        block_A_loader_910_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_910_write,
        block_A_loader_1011_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1011_din,
        block_A_loader_1011_num_data_valid => ap_const_lv2_0,
        block_A_loader_1011_fifo_cap => ap_const_lv2_0,
        block_A_loader_1011_full_n => block_A_loader_1011_full_n,
        block_A_loader_1011_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1011_write,
        block_A_loader_1112_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1112_din,
        block_A_loader_1112_num_data_valid => ap_const_lv2_0,
        block_A_loader_1112_fifo_cap => ap_const_lv2_0,
        block_A_loader_1112_full_n => block_A_loader_1112_full_n,
        block_A_loader_1112_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1112_write,
        block_B_loader_013_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_013_din,
        block_B_loader_013_num_data_valid => ap_const_lv2_0,
        block_B_loader_013_fifo_cap => ap_const_lv2_0,
        block_B_loader_013_full_n => block_B_loader_013_full_n,
        block_B_loader_013_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_013_write,
        block_B_loader_114_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_114_din,
        block_B_loader_114_num_data_valid => ap_const_lv2_0,
        block_B_loader_114_fifo_cap => ap_const_lv2_0,
        block_B_loader_114_full_n => block_B_loader_114_full_n,
        block_B_loader_114_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_114_write,
        block_B_loader_215_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_215_din,
        block_B_loader_215_num_data_valid => ap_const_lv2_0,
        block_B_loader_215_fifo_cap => ap_const_lv2_0,
        block_B_loader_215_full_n => block_B_loader_215_full_n,
        block_B_loader_215_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_215_write,
        block_B_loader_316_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_316_din,
        block_B_loader_316_num_data_valid => ap_const_lv2_0,
        block_B_loader_316_fifo_cap => ap_const_lv2_0,
        block_B_loader_316_full_n => block_B_loader_316_full_n,
        block_B_loader_316_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_316_write,
        block_B_loader_417_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_417_din,
        block_B_loader_417_num_data_valid => ap_const_lv2_0,
        block_B_loader_417_fifo_cap => ap_const_lv2_0,
        block_B_loader_417_full_n => block_B_loader_417_full_n,
        block_B_loader_417_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_417_write,
        block_B_loader_518_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_518_din,
        block_B_loader_518_num_data_valid => ap_const_lv2_0,
        block_B_loader_518_fifo_cap => ap_const_lv2_0,
        block_B_loader_518_full_n => block_B_loader_518_full_n,
        block_B_loader_518_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_518_write,
        block_B_loader_619_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_619_din,
        block_B_loader_619_num_data_valid => ap_const_lv2_0,
        block_B_loader_619_fifo_cap => ap_const_lv2_0,
        block_B_loader_619_full_n => block_B_loader_619_full_n,
        block_B_loader_619_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_619_write,
        block_B_loader_720_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_720_din,
        block_B_loader_720_num_data_valid => ap_const_lv2_0,
        block_B_loader_720_fifo_cap => ap_const_lv2_0,
        block_B_loader_720_full_n => block_B_loader_720_full_n,
        block_B_loader_720_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_720_write,
        block_B_loader_821_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_821_din,
        block_B_loader_821_num_data_valid => ap_const_lv2_0,
        block_B_loader_821_fifo_cap => ap_const_lv2_0,
        block_B_loader_821_full_n => block_B_loader_821_full_n,
        block_B_loader_821_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_821_write,
        block_B_loader_922_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_922_din,
        block_B_loader_922_num_data_valid => ap_const_lv2_0,
        block_B_loader_922_fifo_cap => ap_const_lv2_0,
        block_B_loader_922_full_n => block_B_loader_922_full_n,
        block_B_loader_922_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_922_write,
        block_B_loader_1023_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1023_din,
        block_B_loader_1023_num_data_valid => ap_const_lv2_0,
        block_B_loader_1023_fifo_cap => ap_const_lv2_0,
        block_B_loader_1023_full_n => block_B_loader_1023_full_n,
        block_B_loader_1023_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1023_write,
        block_B_loader_1124_din => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1124_din,
        block_B_loader_1124_num_data_valid => ap_const_lv2_0,
        block_B_loader_1124_fifo_cap => ap_const_lv2_0,
        block_B_loader_1124_full_n => block_B_loader_1124_full_n,
        block_B_loader_1124_write => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1124_write,
        sub_ln174_i => sub_ln174_reg_394,
        v324_0_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_0_address0,
        v324_0_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_0_ce0,
        v324_0_q0 => v324_0_q0,
        v324_1_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_1_address0,
        v324_1_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_1_ce0,
        v324_1_q0 => v324_1_q0,
        v324_2_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_2_address0,
        v324_2_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_2_ce0,
        v324_2_q0 => v324_2_q0,
        v324_3_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_3_address0,
        v324_3_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_3_ce0,
        v324_3_q0 => v324_3_q0,
        v324_4_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_4_address0,
        v324_4_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_4_ce0,
        v324_4_q0 => v324_4_q0,
        v324_5_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_5_address0,
        v324_5_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_5_ce0,
        v324_5_q0 => v324_5_q0,
        v324_6_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_6_address0,
        v324_6_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_6_ce0,
        v324_6_q0 => v324_6_q0,
        v324_7_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_7_address0,
        v324_7_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_7_ce0,
        v324_7_q0 => v324_7_q0,
        v324_8_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_8_address0,
        v324_8_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_8_ce0,
        v324_8_q0 => v324_8_q0,
        v324_9_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_9_address0,
        v324_9_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_9_ce0,
        v324_9_q0 => v324_9_q0,
        v324_10_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_10_address0,
        v324_10_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_10_ce0,
        v324_10_q0 => v324_10_q0,
        v324_11_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_11_address0,
        v324_11_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_11_ce0,
        v324_11_q0 => v324_11_q0,
        A_0_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_0_address0,
        A_0_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_0_ce0,
        A_0_q0 => A_0_q0,
        A_1_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_1_address0,
        A_1_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_1_ce0,
        A_1_q0 => A_1_q0,
        A_2_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_2_address0,
        A_2_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_2_ce0,
        A_2_q0 => A_2_q0,
        A_3_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_3_address0,
        A_3_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_3_ce0,
        A_3_q0 => A_3_q0,
        A_4_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_4_address0,
        A_4_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_4_ce0,
        A_4_q0 => A_4_q0,
        A_5_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_5_address0,
        A_5_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_5_ce0,
        A_5_q0 => A_5_q0,
        A_6_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_6_address0,
        A_6_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_6_ce0,
        A_6_q0 => A_6_q0,
        A_7_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_7_address0,
        A_7_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_7_ce0,
        A_7_q0 => A_7_q0,
        A_8_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_8_address0,
        A_8_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_8_ce0,
        A_8_q0 => A_8_q0,
        A_9_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_9_address0,
        A_9_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_9_ce0,
        A_9_q0 => A_9_q0,
        A_10_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_10_address0,
        A_10_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_10_ce0,
        A_10_q0 => A_10_q0,
        A_11_address0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_11_address0,
        A_11_ce0 => grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_11_ce0,
        A_11_q0 => A_11_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_ready = ap_const_logic_1)) then 
                    grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    sub_ln174_reg_394(14 downto 8) <= sub_ln174_fu_381_p2(14 downto 8);
            end if;
        end if;
    end process;
    sub_ln174_reg_394(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n, grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    A_0_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_0_address0;
    A_0_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_0_ce0;
    A_10_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_10_address0;
    A_10_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_10_ce0;
    A_11_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_11_address0;
    A_11_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_11_ce0;
    A_1_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_1_address0;
    A_1_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_1_ce0;
    A_2_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_2_address0;
    A_2_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_2_ce0;
    A_3_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_3_address0;
    A_3_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_3_ce0;
    A_4_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_4_address0;
    A_4_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_4_ce0;
    A_5_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_5_address0;
    A_5_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_5_ce0;
    A_6_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_6_address0;
    A_6_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_6_ce0;
    A_7_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_7_address0;
    A_7_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_7_ce0;
    A_8_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_8_address0;
    A_8_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_8_ce0;
    A_9_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_9_address0;
    A_9_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_A_9_ce0;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if (((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done)
    begin
        if ((grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    block_A_loader_01_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_01_din;

    block_A_loader_01_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_01_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_01_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_01_write;
        else 
            block_A_loader_01_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_1011_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1011_din;

    block_A_loader_1011_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1011_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_1011_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1011_write;
        else 
            block_A_loader_1011_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_1112_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1112_din;

    block_A_loader_1112_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1112_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_1112_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_1112_write;
        else 
            block_A_loader_1112_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_12_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_12_din;

    block_A_loader_12_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_12_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_12_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_12_write;
        else 
            block_A_loader_12_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_23_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_23_din;

    block_A_loader_23_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_23_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_23_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_23_write;
        else 
            block_A_loader_23_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_34_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_34_din;

    block_A_loader_34_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_34_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_34_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_34_write;
        else 
            block_A_loader_34_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_45_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_45_din;

    block_A_loader_45_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_45_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_45_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_45_write;
        else 
            block_A_loader_45_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_56_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_56_din;

    block_A_loader_56_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_56_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_56_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_56_write;
        else 
            block_A_loader_56_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_67_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_67_din;

    block_A_loader_67_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_67_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_67_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_67_write;
        else 
            block_A_loader_67_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_78_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_78_din;

    block_A_loader_78_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_78_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_78_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_78_write;
        else 
            block_A_loader_78_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_89_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_89_din;

    block_A_loader_89_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_89_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_89_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_89_write;
        else 
            block_A_loader_89_write <= ap_const_logic_0;
        end if; 
    end process;

    block_A_loader_910_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_910_din;

    block_A_loader_910_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_910_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_A_loader_910_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_A_loader_910_write;
        else 
            block_A_loader_910_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_013_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_013_din;

    block_B_loader_013_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_013_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_013_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_013_write;
        else 
            block_B_loader_013_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_1023_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1023_din;

    block_B_loader_1023_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1023_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_1023_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1023_write;
        else 
            block_B_loader_1023_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_1124_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1124_din;

    block_B_loader_1124_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1124_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_1124_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_1124_write;
        else 
            block_B_loader_1124_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_114_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_114_din;

    block_B_loader_114_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_114_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_114_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_114_write;
        else 
            block_B_loader_114_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_215_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_215_din;

    block_B_loader_215_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_215_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_215_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_215_write;
        else 
            block_B_loader_215_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_316_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_316_din;

    block_B_loader_316_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_316_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_316_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_316_write;
        else 
            block_B_loader_316_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_417_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_417_din;

    block_B_loader_417_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_417_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_417_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_417_write;
        else 
            block_B_loader_417_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_518_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_518_din;

    block_B_loader_518_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_518_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_518_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_518_write;
        else 
            block_B_loader_518_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_619_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_619_din;

    block_B_loader_619_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_619_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_619_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_619_write;
        else 
            block_B_loader_619_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_720_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_720_din;

    block_B_loader_720_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_720_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_720_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_720_write;
        else 
            block_B_loader_720_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_821_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_821_din;

    block_B_loader_821_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_821_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_821_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_821_write;
        else 
            block_B_loader_821_write <= ap_const_logic_0;
        end if; 
    end process;

    block_B_loader_922_din <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_922_din;

    block_B_loader_922_write_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_922_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            block_B_loader_922_write <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_block_B_loader_922_write;
        else 
            block_B_loader_922_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_start <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_start_reg;

    internal_ap_ready_assign_proc : process(grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done, ap_CS_fsm_state3)
    begin
        if (((grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    jj_c10_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c10_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c10_blk_n <= jj_c10_full_n;
        else 
            jj_c10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c10_din <= jj;

    jj_c10_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c10_write <= ap_const_logic_1;
        else 
            jj_c10_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c11_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c11_blk_n <= jj_c11_full_n;
        else 
            jj_c11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c11_din <= jj;

    jj_c11_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c11_write <= ap_const_logic_1;
        else 
            jj_c11_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c1_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c1_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c1_blk_n <= jj_c1_full_n;
        else 
            jj_c1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c1_din <= jj;

    jj_c1_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c1_write <= ap_const_logic_1;
        else 
            jj_c1_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c2_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c2_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c2_blk_n <= jj_c2_full_n;
        else 
            jj_c2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c2_din <= jj;

    jj_c2_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c2_write <= ap_const_logic_1;
        else 
            jj_c2_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c3_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c3_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c3_blk_n <= jj_c3_full_n;
        else 
            jj_c3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c3_din <= jj;

    jj_c3_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c3_write <= ap_const_logic_1;
        else 
            jj_c3_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c4_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c4_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c4_blk_n <= jj_c4_full_n;
        else 
            jj_c4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c4_din <= jj;

    jj_c4_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c4_write <= ap_const_logic_1;
        else 
            jj_c4_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c5_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c5_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c5_blk_n <= jj_c5_full_n;
        else 
            jj_c5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c5_din <= jj;

    jj_c5_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c5_write <= ap_const_logic_1;
        else 
            jj_c5_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c6_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c6_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c6_blk_n <= jj_c6_full_n;
        else 
            jj_c6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c6_din <= jj;

    jj_c6_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c6_write <= ap_const_logic_1;
        else 
            jj_c6_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c7_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c7_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c7_blk_n <= jj_c7_full_n;
        else 
            jj_c7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c7_din <= jj;

    jj_c7_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c7_write <= ap_const_logic_1;
        else 
            jj_c7_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c8_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c8_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c8_blk_n <= jj_c8_full_n;
        else 
            jj_c8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c8_din <= jj;

    jj_c8_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c8_write <= ap_const_logic_1;
        else 
            jj_c8_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c9_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c9_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c9_blk_n <= jj_c9_full_n;
        else 
            jj_c9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c9_din <= jj;

    jj_c9_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c9_write <= ap_const_logic_1;
        else 
            jj_c9_write <= ap_const_logic_0;
        end if; 
    end process;


    jj_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c_blk_n <= jj_c_full_n;
        else 
            jj_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    jj_c_din <= jj;

    jj_c_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, jj_c_full_n, jj_c1_full_n, jj_c2_full_n, jj_c3_full_n, jj_c4_full_n, jj_c5_full_n, jj_c6_full_n, jj_c7_full_n, jj_c8_full_n, jj_c9_full_n, jj_c10_full_n, jj_c11_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (jj_c11_full_n = ap_const_logic_0) or (jj_c10_full_n = ap_const_logic_0) or (jj_c9_full_n = ap_const_logic_0) or (jj_c8_full_n = ap_const_logic_0) or (jj_c7_full_n = ap_const_logic_0) or (jj_c6_full_n = ap_const_logic_0) or (jj_c5_full_n = ap_const_logic_0) or (jj_c4_full_n = ap_const_logic_0) or (jj_c3_full_n = ap_const_logic_0) or (jj_c2_full_n = ap_const_logic_0) or (jj_c1_full_n = ap_const_logic_0) or (jj_c_full_n = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            jj_c_write <= ap_const_logic_1;
        else 
            jj_c_write <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((real_start = ap_const_logic_1) and (start_once_reg = ap_const_logic_0))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln174_fu_381_p2 <= std_logic_vector(unsigned(tmp_i_fu_363_p3) - unsigned(zext_ln174_fu_377_p1));
    tmp_120_i_fu_370_p3 <= (jj & ap_const_lv8_0);
    tmp_i_fu_363_p3 <= (jj & ap_const_lv10_0);
    v324_0_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_0_address0;
    v324_0_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_0_ce0;
    v324_10_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_10_address0;
    v324_10_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_10_ce0;
    v324_11_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_11_address0;
    v324_11_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_11_ce0;
    v324_1_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_1_address0;
    v324_1_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_1_ce0;
    v324_2_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_2_address0;
    v324_2_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_2_ce0;
    v324_3_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_3_address0;
    v324_3_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_3_ce0;
    v324_4_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_4_address0;
    v324_4_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_4_ce0;
    v324_5_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_5_address0;
    v324_5_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_5_ce0;
    v324_6_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_6_address0;
    v324_6_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_6_ce0;
    v324_7_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_7_address0;
    v324_7_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_7_ce0;
    v324_8_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_8_address0;
    v324_8_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_8_ce0;
    v324_9_address0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_9_address0;
    v324_9_ce0 <= grp_init_block_AB_proc68_Pipeline_init_block_AB_fu_262_v324_9_ce0;
    zext_ln174_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_120_i_fu_370_p3),15));
end behav;
