$comment
	File created using the following command:
		vcd file extALU.msim.vcd -direction
$end
$date
	Fri Dec 01 17:03:47 2017
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module extALU_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # B_is_1 $end
$var reg 1 $ SUB $end
$var wire 1 % Carry_out $end
$var wire 1 & S [3] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [1] $end
$var wire 1 ) S [0] $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 Carry_out~output_o $end
$var wire 1 1 S[3]~output_o $end
$var wire 1 2 S[2]~output_o $end
$var wire 1 3 S[1]~output_o $end
$var wire 1 4 S[0]~output_o $end
$var wire 1 5 A[1]~input_o $end
$var wire 1 6 SUB~input_o $end
$var wire 1 7 B_is_1~input_o $end
$var wire 1 8 B[1]~input_o $end
$var wire 1 9 inst1|inst1[1]~0_combout $end
$var wire 1 : A[0]~input_o $end
$var wire 1 ; B[0]~input_o $end
$var wire 1 < inst1|inst|inst|inst~0_combout $end
$var wire 1 = inst1|inst|inst1|inst~combout $end
$var wire 1 > A[2]~input_o $end
$var wire 1 ? B[2]~input_o $end
$var wire 1 @ inst1|inst1[2]~1_combout $end
$var wire 1 A inst1|inst|inst2|inst~combout $end
$var wire 1 B A[3]~input_o $end
$var wire 1 C B[3]~input_o $end
$var wire 1 D inst1|inst1[3]~2_combout $end
$var wire 1 E inst1|inst|inst3|inst~combout $end
$var wire 1 F inst1|inst|inst3|inst2|AND_INV~0_combout $end
$var wire 1 G inst1|inst|inst2|inst2|AND_INV~0_combout $end
$var wire 1 H inst1|inst|inst1|inst2|AND_INV~0_combout $end
$var wire 1 I inst1|inst|inst|inst3|AND_INV~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
b1010 "
1#
0$
0%
0)
0(
0'
1&
0*
1+
x,
1-
1.
1/
00
11
02
03
04
15
06
17
18
09
1:
0;
1<
1=
1>
0?
0@
1A
0B
1C
0D
0E
1F
0G
0H
0I
$end
#1000000
