

================================================================
== Vivado HLS Report for 'Mem2Stream_16u_80u_s'
================================================================
* Date:           Wed Jan 27 05:57:13 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        project_StreamingDataflowPartition_0_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       49|       49| 0.490 us | 0.490 us |   49|   49|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       40|       40|         2|          1|          1|    40|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    109|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    101|    -|
|Register         |        -|      -|      83|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      83|    210|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln142_fu_109_p2                |     +    |      0|  0|  71|          64|          64|
    |i_fu_127_p2                        |     +    |      0|  0|  15|           6|           1|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln140_fu_121_p2               |   icmp   |      0|  0|  11|           6|           6|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 109|          83|          78|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  50|         11|    1|         11|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_0_reg_90               |   9|          2|    6|         12|
    |in_V_blk_n_AR            |   9|          2|    1|          2|
    |in_V_blk_n_R             |   9|          2|    1|          2|
    |out_V_V_TDATA_blk_n      |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 101|         22|   11|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_90               |   6|   0|    6|          0|
    |icmp_ln140_reg_139       |   1|   0|    1|          0|
    |in_V_addr_reg_133        |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  83|   0|   83|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | Mem2Stream<16u, 80u> | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | Mem2Stream<16u, 80u> | return value |
|ap_start             |  in |    1| ap_ctrl_hs | Mem2Stream<16u, 80u> | return value |
|ap_done              | out |    1| ap_ctrl_hs | Mem2Stream<16u, 80u> | return value |
|ap_idle              | out |    1| ap_ctrl_hs | Mem2Stream<16u, 80u> | return value |
|ap_ready             | out |    1| ap_ctrl_hs | Mem2Stream<16u, 80u> | return value |
|m_axi_in_V_AWVALID   | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWREADY   |  in |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWADDR    | out |   64|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWID      | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWLEN     | out |   32|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWSIZE    | out |    3|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWBURST   | out |    2|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWLOCK    | out |    2|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWCACHE   | out |    4|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWPROT    | out |    3|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWQOS     | out |    4|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWREGION  | out |    4|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_AWUSER    | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_WVALID    | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_WREADY    |  in |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_WDATA     | out |   16|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_WSTRB     | out |    2|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_WLAST     | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_WID       | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_WUSER     | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARVALID   | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARREADY   |  in |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARADDR    | out |   64|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARID      | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARLEN     | out |   32|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARSIZE    | out |    3|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARBURST   | out |    2|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARLOCK    | out |    2|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARCACHE   | out |    4|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARPROT    | out |    3|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARQOS     | out |    4|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARREGION  | out |    4|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_ARUSER    | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_RVALID    |  in |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_RREADY    | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_RDATA     |  in |   16|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_RLAST     |  in |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_RID       |  in |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_RUSER     |  in |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_RRESP     |  in |    2|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_BVALID    |  in |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_BREADY    | out |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_BRESP     |  in |    2|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_BID       |  in |    1|    m_axi   |         in_V         |    pointer   |
|m_axi_in_V_BUSER     |  in |    1|    m_axi   |         in_V         |    pointer   |
|in_V_offset          |  in |   63|   ap_none  |      in_V_offset     |    scalar    |
|in_V_offset1         |  in |   32|   ap_none  |     in_V_offset1     |    scalar    |
|out_V_V_TDATA        | out |   16|    axis    |        out_V_V       |    pointer   |
|out_V_V_TVALID       | out |    1|    axis    |        out_V_V       |    pointer   |
|out_V_V_TREADY       |  in |    1|    axis    |        out_V_V       |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

