<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="fifo_dc" module="FIFO_DC" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2015 08 16 21:03:01.366" version="5.7" type="Module" synthesis="lse" source_format="VHDL">
  <Package>
		<File name="fifo_dc.lpc" type="lpc" modified="2015 08 16 21:02:48.824"/>
		<File name="fifo_dc.vhd" type="top_level_vhdl" modified="2015 08 16 21:02:49.224"/>
		<File name="fifo_dc_tmpl.vhd" type="template_vhdl" modified="2015 08 16 21:02:49.246"/>
		<File name="tb_fifo_dc_tmpl.vhd" type="testbench_vhdl" modified="2015 08 16 21:02:49.700"/>
  </Package>
</DiamondModule>
