module ProgCountReg (clk, reset, jAdx, brAdx, j, br, zero, prgCount);
	input clk, reset, j, br, zero;
	input [25:0] jAdx;
	input [31:0] brAdx;
	output reg [31:0] prgCount;
	
	wire [31:0] r0, r1, r2, r3, r4;
	wire z0, o0, c0, n0, z1, o1, c1, n1, brT;
	
	addition prgAdd(r0, prgCount, 4, z0, o0, c0, n0);
	addition branchAdd(r1, r0, brAdx, z1, o1, c1, n1);
	
	assign r2 = {r0[31:28], jAdx[25:0], 2'b00};
	assign brT = br & zero;
	
	mux2_1 branch(r3, r0, r1, brT);
	mux2_1 branch(r4, r3, r2, j);
		
	always @(posedge clk) begin
		if(reset)
			prgCount <= 0;
		else 
			prgCount <= r4;
	end
			
endmodule 