Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Aug 17 13:00:34 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xczu3eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    99 |
|    Minimum number of control sets                        |    99 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    99 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    82 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           28 |
| Yes          | No                    | No                     |            2517 |          642 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------+--------------------+------------------+----------------+
| Clock Signal |             Enable Signal            |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------+--------------------+------------------+----------------+
|  clk         | fsm0/fsm0_write_en                   |                    |                1 |              2 |
|  clk         | fsm1/fsm1_write_en                   |                    |                2 |              2 |
|  clk         | fsm2/fsm2_write_en                   |                    |                2 |              2 |
|  clk         | fsm6/fsm6_write_en                   |                    |                2 |              2 |
|  clk         | fsm7/fsm7_write_en                   |                    |                1 |              2 |
|  clk         | fsm3/fsm3_write_en                   |                    |                2 |              3 |
|  clk         | fsm4/fsm4_write_en                   |                    |                1 |              3 |
|  clk         | fsm5/fsm5_write_en                   |                    |                1 |              3 |
|  clk         | fsm8/fsm8_write_en                   |                    |                1 |              3 |
|  clk         | fsm9/fsm9_write_en                   |                    |                2 |              3 |
|  clk         | fsm9/E[0]                            |                    |                2 |              4 |
|  clk         | fsm9/done_reg_1[0]                   |                    |                1 |              4 |
|  clk         | fsm9/done_reg_3[0]                   |                    |                2 |              4 |
|  clk         | fsm5/out_reg[1]_0[0]                 |                    |                2 |              4 |
|  clk         | fsm5/E[0]                            |                    |                2 |              4 |
|  clk         | fsm9/out_reg[1]_1[0]                 |                    |                1 |              4 |
|  clk         | j00/j00_write_en                     |                    |                2 |              4 |
|  clk         | i10/out_reg[1]_0                     |                    |               28 |             32 |
|  clk         | i10/out_reg[1]_1                     |                    |               29 |             32 |
|  clk         | i10/out_reg[1]_10                    |                    |               29 |             32 |
|  clk         | i10/out_reg[1]_11                    |                    |               30 |             32 |
|  clk         | i10/out_reg[0]_9                     |                    |               29 |             32 |
|  clk         | i10/out_reg[0]_8                     |                    |               30 |             32 |
|  clk         | i10/out_reg[0]_7                     |                    |               30 |             32 |
|  clk         | i10/out_reg[0]_6                     |                    |               29 |             32 |
|  clk         | i10/out_reg[1]_16                    |                    |               31 |             32 |
|  clk         | i10/out_reg[1]_12                    |                    |               32 |             32 |
|  clk         | i10/out_reg[1]_13                    |                    |               31 |             32 |
|  clk         | i10/out_reg[1]_14                    |                    |               32 |             32 |
|  clk         | i10/out_reg[1]_15                    |                    |               32 |             32 |
|  clk         | i10/out_reg[1]_22                    |                    |               31 |             32 |
|  clk         | i10/out_reg[1]_17                    |                    |               30 |             32 |
|  clk         | i10/out_reg[1]_18                    |                    |               31 |             32 |
|  clk         | i10/out_reg[1]_19                    |                    |               31 |             32 |
|  clk         | i10/out_reg[1]_2                     |                    |               31 |             32 |
|  clk         | i10/out_reg[1]_20                    |                    |               32 |             32 |
|  clk         | i10/out_reg[1]_21                    |                    |               32 |             32 |
|  clk         | i10/out_reg[2]_10                    |                    |               31 |             32 |
|  clk         | i10/out_reg[0]_17                    |                    |               29 |             32 |
|  clk         | i10/out_reg[0]_0                     |                    |               32 |             32 |
|  clk         | i10/out_reg[0]_1                     |                    |               32 |             32 |
|  clk         | i10/out_reg[0]_10                    |                    |               32 |             32 |
|  clk         | i10/out_reg[0]_11                    |                    |               32 |             32 |
|  clk         | i10/out_reg[0]_12                    |                    |               30 |             32 |
|  clk         | i10/out_reg[0]_13                    |                    |               32 |             32 |
|  clk         | i10/out_reg[0]_14                    |                    |               30 |             32 |
|  clk         | i10/out_reg[0]_15                    |                    |               30 |             32 |
|  clk         | i10/out_reg[0]_16                    |                    |               29 |             32 |
|  clk         | i10/out_reg[0]_5                     |                    |               30 |             32 |
|  clk         | i10/out_reg[0]_18                    |                    |               31 |             32 |
|  clk         | i10/out_reg[0]_19                    |                    |               28 |             32 |
|  clk         | i10/out_reg[0]_2                     |                    |               29 |             32 |
|  clk         | i10/out_reg[0]_20                    |                    |               32 |             32 |
|  clk         | i10/out_reg[0]_21                    |                    |               27 |             32 |
|  clk         | i10/out_reg[0]_22                    |                    |               31 |             32 |
|  clk         | i10/out_reg[0]_23                    |                    |               31 |             32 |
|  clk         | i10/out_reg[0]_3                     |                    |               29 |             32 |
|  clk         | i10/out_reg[0]_4                     |                    |               32 |             32 |
|  clk         | x0/x0_write_en                       |                    |                2 |             32 |
|  clk         | i10/out_reg[2]_6                     |                    |               30 |             32 |
|  clk         | i10/out_reg[2]_7                     |                    |               30 |             32 |
|  clk         | i10/out_reg[2]_8                     |                    |               31 |             32 |
|  clk         | i10/out_reg[2]_9                     |                    |               31 |             32 |
|  clk         | par_done_reg0/y0_write_en            |                    |                2 |             32 |
|  clk         | x_read0_0/x_read0_0_write_en         |                    |               12 |             32 |
|  clk         | x_int_read0_0/x_int_read0_0_write_en |                    |                7 |             32 |
|  clk         | par_done_reg6/A_read1_0_write_en     |                    |               12 |             32 |
|  clk         | fsm3/A_read0_0_write_en              |                    |               16 |             32 |
|  clk         | i10/out_reg[1]_3                     |                    |               32 |             32 |
|  clk         | par_done_reg9/x_sh_read0_0_write_en  |                    |               11 |             32 |
|  clk         | fsm0/A_int_read0_0_write_en          |                    |               26 |             32 |
|  clk         | fsm3/t_0_write_en                    |                    |                9 |             32 |
|  clk         | fsm4/y0_0_write_en                   |                    |               11 |             32 |
|  clk         | fsm6/A_sh_read0_0_write_en           |                    |               11 |             32 |
|  clk         | fsm8/y_sh_read0_0_write_en           |                    |                9 |             32 |
|  clk         | fsm9/tmp_int_read0_0_write_en        |                    |               11 |             32 |
|  clk         | mult_pipe0/bin_read0_0_write_en      |                    |               11 |             32 |
|  clk         | mult_pipe1/bin_read1_0_write_en      |                    |                9 |             32 |
|  clk         | i10/out_reg[2]_11                    |                    |               31 |             32 |
|  clk         | i10/out_reg[1]_23                    |                    |               32 |             32 |
|  clk         | i10/out_reg[1]_4                     |                    |               29 |             32 |
|  clk         | i10/out_reg[1]_5                     |                    |               30 |             32 |
|  clk         | i10/out_reg[1]_6                     |                    |               30 |             32 |
|  clk         | i10/out_reg[1]_7                     |                    |               30 |             32 |
|  clk         | i10/out_reg[1]_8                     |                    |               29 |             32 |
|  clk         | i10/out_reg[1]_9                     |                    |               31 |             32 |
|  clk         | i10/out_reg[2]_1                     |                    |               30 |             32 |
|  clk         | i10/out_reg[2]_5                     |                    |               32 |             32 |
|  clk         | i10/out_reg[2]_12                    |                    |               31 |             32 |
|  clk         | i10/out_reg[2]_13                    |                    |               32 |             32 |
|  clk         | i10/out_reg[2]_14                    |                    |               32 |             32 |
|  clk         | i10/out_reg[2]_15                    |                    |               31 |             32 |
|  clk         | i10/out_reg[2]_16                    |                    |               31 |             32 |
|  clk         | i10/out_reg[2]_2                     |                    |               32 |             32 |
|  clk         | i10/out_reg[2]_3                     |                    |               31 |             32 |
|  clk         | i10/out_reg[2]_4                     |                    |               29 |             32 |
|  clk         |                                      | fsm5/mult_pipe0_go |               15 |             51 |
|  clk         |                                      | fsm4/mult_pipe1_go |               13 |             51 |
|  clk         |                                      |                    |               30 |             64 |
+--------------+--------------------------------------+--------------------+------------------+----------------+


