Loading plugins phase: Elapsed time ==> 0s.423ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\Test_timer.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.720ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.166ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Test_timer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\Test_timer.cyprj -dcpsoc3 Test_timer.v -verilog
======================================================================

======================================================================
Compiling:  Test_timer.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\Test_timer.cyprj -dcpsoc3 Test_timer.v -verilog
======================================================================

======================================================================
Compiling:  Test_timer.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\Test_timer.cyprj -dcpsoc3 -verilog Test_timer.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Thu Jan 05 10:11:43 2017


======================================================================
Compiling:  Test_timer.v
Program  :   vpp
Options  :    -yv2 -q10 Test_timer.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Thu Jan 05 10:11:44 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Test_timer.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Test_timer.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\Test_timer.cyprj -dcpsoc3 -verilog Test_timer.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Thu Jan 05 10:11:46 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\codegentemp\Test_timer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\codegentemp\Test_timer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Test_timer.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\Test_timer.cyprj -dcpsoc3 -verilog Test_timer.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Thu Jan 05 10:11:47 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\codegentemp\Test_timer.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\codegentemp\Test_timer.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Timer_1:Net_260\
	\Timer_1:TimerUDB:ctrl_enable\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:control_7\
	\Timer_1:TimerUDB:control_6\
	\Timer_1:TimerUDB:control_5\
	\Timer_1:TimerUDB:control_4\
	\Timer_1:TimerUDB:control_3\
	\Timer_1:TimerUDB:control_2\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:lt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:gt\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:gte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:lte\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_1:neq\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:Net_101\
	\PWM_1:Net_96\
	\PWM_1:PWMUDB:MODULE_3:b_31\
	\PWM_1:PWMUDB:MODULE_3:b_30\
	\PWM_1:PWMUDB:MODULE_3:b_29\
	\PWM_1:PWMUDB:MODULE_3:b_28\
	\PWM_1:PWMUDB:MODULE_3:b_27\
	\PWM_1:PWMUDB:MODULE_3:b_26\
	\PWM_1:PWMUDB:MODULE_3:b_25\
	\PWM_1:PWMUDB:MODULE_3:b_24\
	\PWM_1:PWMUDB:MODULE_3:b_23\
	\PWM_1:PWMUDB:MODULE_3:b_22\
	\PWM_1:PWMUDB:MODULE_3:b_21\
	\PWM_1:PWMUDB:MODULE_3:b_20\
	\PWM_1:PWMUDB:MODULE_3:b_19\
	\PWM_1:PWMUDB:MODULE_3:b_18\
	\PWM_1:PWMUDB:MODULE_3:b_17\
	\PWM_1:PWMUDB:MODULE_3:b_16\
	\PWM_1:PWMUDB:MODULE_3:b_15\
	\PWM_1:PWMUDB:MODULE_3:b_14\
	\PWM_1:PWMUDB:MODULE_3:b_13\
	\PWM_1:PWMUDB:MODULE_3:b_12\
	\PWM_1:PWMUDB:MODULE_3:b_11\
	\PWM_1:PWMUDB:MODULE_3:b_10\
	\PWM_1:PWMUDB:MODULE_3:b_9\
	\PWM_1:PWMUDB:MODULE_3:b_8\
	\PWM_1:PWMUDB:MODULE_3:b_7\
	\PWM_1:PWMUDB:MODULE_3:b_6\
	\PWM_1:PWMUDB:MODULE_3:b_5\
	\PWM_1:PWMUDB:MODULE_3:b_4\
	\PWM_1:PWMUDB:MODULE_3:b_3\
	\PWM_1:PWMUDB:MODULE_3:b_2\
	\PWM_1:PWMUDB:MODULE_3:b_1\
	\PWM_1:PWMUDB:MODULE_3:b_0\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_86
	Net_80
	Net_77
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\
	Net_108
	Net_109
	Net_110
	Net_112
	Net_113
	Net_114
	Net_115

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 176 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:control_0\ to \Timer_1:TimerUDB:control_1\
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to \Timer_1:TimerUDB:control_1\
Aliasing \Timer_1:TimerUDB:ctrl_cmode_0\ to one
Aliasing \Timer_1:TimerUDB:trigger_enable\ to one
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to one
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN3_1\ to \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODIN3_0\ to \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\
Aliasing \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Timer_1:TimerUDB:status_6\ to \Timer_1:TimerUDB:control_1\
Aliasing \Timer_1:TimerUDB:status_5\ to \Timer_1:TimerUDB:control_1\
Aliasing \Timer_1:TimerUDB:status_4\ to \Timer_1:TimerUDB:control_1\
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing zero to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:hwCapture\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:trig_out\ to one
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:final_kill\ to one
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:reset\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:status_6\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:status_4\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:pwm_temp\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_23\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_22\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_21\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_20\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_19\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_18\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_17\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_16\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_15\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_14\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_13\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_12\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_11\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_10\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_9\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_8\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_7\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_6\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_5\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_4\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_3\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:a_2\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Pin_1_net_0 to one
Aliasing tmpOE__Pin_2_net_0 to one
Aliasing \Control_Reg_1:clk\ to \Timer_1:TimerUDB:control_1\
Aliasing \Control_Reg_1:rst\ to \Timer_1:TimerUDB:control_1\
Aliasing tmpOE__Pin_3_net_0 to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_6\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_5\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_4\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_3\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_2\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_1\ to one
Aliasing \CharLCD_1:tmpOE__LCDPort_net_0\ to one
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to \Timer_1:TimerUDB:control_1\
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Rhs of wire Net_137[3] = \Timer_1:Net_55\[4]
Removing Rhs of wire Net_120[5] = \Timer_1:Net_53\[6]
Removing Rhs of wire Net_120[5] = \Timer_1:TimerUDB:tc_reg_i\[37]
Removing Lhs of wire \Timer_1:TimerUDB:control_0\[19] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[20] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_0\[21] = one[8]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_1\[24] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_ic_0\[25] = \Timer_1:TimerUDB:control_1\[18]
Removing Rhs of wire Net_2[27] = \PWM_1:PWMUDB:pwm2_i_reg\[419]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[30] = \Timer_1:TimerUDB:runmode_enable\[104]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[31] = \Timer_1:TimerUDB:hwEnable\[32]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[31] = Net_132[39]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[34] = one[8]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[36] = \Timer_1:TimerUDB:status_tc\[33]
Removing Rhs of wire Net_132[39] = \PWM_1:PWMUDB:pwm1_i_reg\[417]
Removing Rhs of wire Net_119[41] = \Timer_1:TimerUDB:capture_out_reg_i\[40]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\[43] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[82]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\[44] = \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[99]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\[46] = \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[100]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[48] = \Timer_1:TimerUDB:capt_int_temp\[47]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[49] = \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\[50]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN1_1\[50] = \Timer_1:TimerUDB:int_capt_count_1\[42]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[51] = \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\[52]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN1_0\[52] = \Timer_1:TimerUDB:int_capt_count_0\[45]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[53] = \Timer_1:TimerUDB:sIntCapCount:MODIN2_1\[54]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN2_1\[54] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[55] = \Timer_1:TimerUDB:sIntCapCount:MODIN2_0\[56]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN2_0\[56] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[57] = \Timer_1:TimerUDB:int_capt_count_1\[42]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[58] = \Timer_1:TimerUDB:int_capt_count_0\[45]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[59] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[60] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[61] = \Timer_1:TimerUDB:int_capt_count_1\[42]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[62] = \Timer_1:TimerUDB:int_capt_count_0\[45]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[63] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[64] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[67] = one[8]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[68] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[66]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[70] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[69]
Removing Rhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[82] = \Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[71]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[93] = \Timer_1:TimerUDB:int_capt_count_1\[42]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN3_1\[94] = \Timer_1:TimerUDB:int_capt_count_1\[42]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[95] = \Timer_1:TimerUDB:int_capt_count_0\[45]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODIN3_0\[96] = \Timer_1:TimerUDB:int_capt_count_0\[45]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[102] = one[8]
Removing Lhs of wire \Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[103] = one[8]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[106] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[107] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[108] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[109] = \Timer_1:TimerUDB:status_tc\[33]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[110] = \Timer_1:TimerUDB:capt_int_temp\[47]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[111] = \Timer_1:TimerUDB:fifo_full\[112]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[113] = \Timer_1:TimerUDB:fifo_nempty\[114]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[116] = Net_137[3]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[117] = \Timer_1:TimerUDB:trig_reg\[105]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[118] = \Timer_1:TimerUDB:per_zero\[35]
Removing Rhs of wire zero[121] = \Timer_1:TimerUDB:control_1\[18]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[263] = \PWM_1:PWMUDB:control_7\[255]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[273] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[274] = \PWM_1:PWMUDB:control_7\[255]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[278] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[280] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[281] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[282] = \PWM_1:PWMUDB:runmode_enable\[279]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[286] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[287] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[288] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[289] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[292] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_1\[296] = \PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\[583]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_0\[298] = \PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\[584]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[299] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[300] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[301] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[302] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[305] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[306] = zero[121]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[307] = \PWM_1:PWMUDB:final_kill_reg\[322]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[308] = zero[121]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[309] = \PWM_1:PWMUDB:fifo_full\[329]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[311] = \PWM_1:PWMUDB:cmp2_status_reg\[321]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[312] = \PWM_1:PWMUDB:cmp1_status_reg\[320]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[323] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[324] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[325] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[326] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[327] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[328] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[330] = \PWM_1:PWMUDB:tc_i\[284]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[331] = \PWM_1:PWMUDB:runmode_enable\[279]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[332] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[413] = \PWM_1:PWMUDB:cmp1_less\[384]
Removing Lhs of wire \PWM_1:PWMUDB:compare2\[414] = \PWM_1:PWMUDB:cmp2_less\[387]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[424] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_23\[465] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_22\[466] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_21\[467] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_20\[468] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_19\[469] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_18\[470] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_17\[471] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_16\[472] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_15\[473] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_14\[474] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_13\[475] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_12\[476] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_11\[477] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_10\[478] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_9\[479] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_8\[480] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_7\[481] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_6\[482] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_5\[483] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_4\[484] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_3\[485] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_2\[486] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_1\[487] = \PWM_1:PWMUDB:MODIN4_1\[488]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN4_1\[488] = \PWM_1:PWMUDB:dith_count_1\[295]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:a_0\[489] = \PWM_1:PWMUDB:MODIN4_0\[490]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN4_0\[490] = \PWM_1:PWMUDB:dith_count_0\[297]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[622] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[623] = one[8]
Removing Lhs of wire tmpOE__Pin_1_net_0[633] = one[8]
Removing Lhs of wire tmpOE__Pin_2_net_0[639] = one[8]
Removing Lhs of wire \Control_Reg_1:clk\[644] = zero[121]
Removing Lhs of wire \Control_Reg_1:rst\[645] = zero[121]
Removing Rhs of wire Net_121[646] = \Control_Reg_1:control_out_0\[647]
Removing Rhs of wire Net_121[646] = \Control_Reg_1:control_0\[670]
Removing Lhs of wire tmpOE__Pin_3_net_0[672] = one[8]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_6\[680] = one[8]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_5\[681] = one[8]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_4\[682] = one[8]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_3\[683] = one[8]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_2\[684] = one[8]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_1\[685] = one[8]
Removing Lhs of wire \CharLCD_1:tmpOE__LCDPort_net_0\[686] = one[8]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[703] = Net_2[27]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[704] = \Timer_1:TimerUDB:status_tc\[33]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[705] = Net_132[39]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[706] = \Timer_1:TimerUDB:capt_fifo_load\[29]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[710] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[711] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[712] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[715] = one[8]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[718] = \PWM_1:PWMUDB:cmp1\[315]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare2\\D\[719] = \PWM_1:PWMUDB:cmp2\[318]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[720] = \PWM_1:PWMUDB:cmp1_status\[316]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[721] = \PWM_1:PWMUDB:cmp2_status\[319]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[723] = \PWM_1:PWMUDB:pwm_i\[416]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[724] = \PWM_1:PWMUDB:pwm1_i\[418]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[725] = \PWM_1:PWMUDB:pwm2_i\[420]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[726] = \PWM_1:PWMUDB:status_2\[310]

------------------------------------------------------
Aliased 0 equations, 152 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (Net_132);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= (not \Timer_1:TimerUDB:int_capt_count_1\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= (not \Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 1):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 5):
\Timer_1:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not \Timer_1:TimerUDB:int_capt_count_1\ and not \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\' (cost = 0):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ <= (not \Timer_1:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp2\' (cost = 0):
\PWM_1:PWMUDB:cmp2\ <= (\PWM_1:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 1):
\Timer_1:TimerUDB:fifo_load_polarized\ <= ((not \Timer_1:TimerUDB:capture_last\ and Net_2));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:capt_fifo_load\' (cost = 9):
\Timer_1:TimerUDB:capt_fifo_load\ <= ((not \Timer_1:TimerUDB:capture_last\ and Net_2 and Net_132));

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\' (cost = 4):
\Timer_1:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ <= ((not \Timer_1:TimerUDB:int_capt_count_0\ and \Timer_1:TimerUDB:int_capt_count_1\)
	OR (not \Timer_1:TimerUDB:int_capt_count_1\ and \Timer_1:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 37 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:pwm_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[105] = Net_132[39]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[334] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i\[416] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[593] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[603] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[613] = zero[121]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[713] = \PWM_1:PWMUDB:control_7\[255]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[722] = zero[121]

------------------------------------------------------
Aliased 0 equations, 8 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\Test_timer.cyprj -dcpsoc3 Test_timer.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 7s.592ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Thursday, 05 January 2017 10:11:49
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Julien\Documents\INSA\5A\BE_systemes_embarques\BE_systemes_embarques\Test_timer.cydsn\Test_timer.cyprj -d CY8C5868AXI-LP035 Test_timer.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_62
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            input => Net_137 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            input => Net_132 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            input => Net_121 ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(0)\__PA ,
            pad => \CharLCD_1:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(1)\__PA ,
            pad => \CharLCD_1:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(2)\__PA ,
            pad => \CharLCD_1:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(3)\__PA ,
            pad => \CharLCD_1:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(4)\__PA ,
            pad => \CharLCD_1:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(5)\__PA ,
            pad => \CharLCD_1:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CharLCD_1:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CharLCD_1:LCDPort(6)\__PA ,
            pad => \CharLCD_1:LCDPort(6)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:per_zero\ * Net_132
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=5)

    MacroCell: Name=Net_120, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:per_zero\ * Net_132
        );
        Output = Net_120 (fanout=1)

    MacroCell: Name=Net_119, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132
        );
        Output = Net_119 (fanout=1)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_137 * Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + Net_137 * \Timer_1:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_137 * Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132 * 
              \Timer_1:TimerUDB:int_capt_count_1\
            + Net_137 * \Timer_1:TimerUDB:int_capt_count_0\
            + Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132 * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_137 * Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132 * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_132, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_132 (fanout=11)

    MacroCell: Name=Net_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_2 (fanout=6)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_137 ,
            cs_addr_1 => Net_132 ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_137 ,
            cs_addr_1 => Net_132 ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
        Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_137 ,
            cs_addr_1 => Net_132 ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_62 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_62 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
            chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_137 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_137 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_62 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_1 => \PWM_1:PWMUDB:status_1\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_62 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Control_Reg_1:control_7\ ,
            control_6 => \Control_Reg_1:control_6\ ,
            control_5 => \Control_Reg_1:control_5\ ,
            control_4 => \Control_Reg_1:control_4\ ,
            control_3 => \Control_Reg_1:control_3\ ,
            control_2 => \Control_Reg_1:control_2\ ,
            control_1 => \Control_Reg_1:control_1\ ,
            control_0 => Net_121 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =stop_timer
        PORT MAP (
            interrupt => Net_137 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =interrupt_capture_out
        PORT MAP (
            interrupt => Net_119 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =interrupt_tc
        PORT MAP (
            interrupt => Net_120 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   13 :   59 :   72 : 18.06 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   16 :  176 :  192 :  8.33 %
  Unique P-terms              :   17 :  367 :  384 :  4.43 %
  Total P-terms               :   19 :      :      :        
  Datapath Cells              :    5 :   19 :   24 : 20.83 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Control Registers         :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.032ms
Tech Mapping phase: Elapsed time ==> 0s.124ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(12)][IoId=(1)] : Pin_1(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Pin_2(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_3(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \CharLCD_1:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \CharLCD_1:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \CharLCD_1:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \CharLCD_1:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \CharLCD_1:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \CharLCD_1:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \CharLCD_1:LCDPort(6)\ (fixed)
Analog Placement phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.436ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    6 :   42 :   48 :  12.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            3.00
               Macrocells :            2.67
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          6 :       3.83 :       2.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_132, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_132 (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:per_zero\ * Net_132
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132
        );
        Output = \Timer_1:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_119, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132
        );
        Output = Net_119 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_137 ,
        cs_addr_1 => Net_132 ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_137 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_1 => \Timer_1:TimerUDB:capt_int_temp\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_137 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_137 * Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132 * 
              \Timer_1:TimerUDB:int_capt_count_1\
            + Net_137 * \Timer_1:TimerUDB:int_capt_count_0\
            + Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132 * 
              \Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_137 * Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132 * 
              \Timer_1:TimerUDB:int_capt_count_0\
            + Net_137 * \Timer_1:TimerUDB:int_capt_count_1\
        );
        Output = \Timer_1:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Timer_1:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_137 * Net_2 * !\Timer_1:TimerUDB:capture_last\ * Net_132 * 
              !\Timer_1:TimerUDB:int_capt_count_1\ * 
              !\Timer_1:TimerUDB:int_capt_count_0\
        );
        Output = \Timer_1:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer_1:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2
        );
        Output = \Timer_1:TimerUDB:capture_last\ (fanout=5)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_2, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = Net_2 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }
}

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_62 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_62) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare2\ * \PWM_1:PWMUDB:cmp2_less\
        );
        Output = \PWM_1:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_120, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:per_zero\ * Net_132
        );
        Output = Net_120 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_62 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_1:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ ,
        chain_in => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_1:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_62 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_1 => \PWM_1:PWMUDB:status_1\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Control_Reg_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Control_Reg_1:control_7\ ,
        control_6 => \Control_Reg_1:control_6\ ,
        control_5 => \Control_Reg_1:control_5\ ,
        control_4 => \Control_Reg_1:control_4\ ,
        control_3 => \Control_Reg_1:control_3\ ,
        control_2 => \Control_Reg_1:control_2\ ,
        control_1 => \Control_Reg_1:control_1\ ,
        control_0 => Net_121 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_137 ,
        cs_addr_1 => Net_132 ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u0\
    Next in chain : \Timer_1:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,1)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_137 ,
        cs_addr_1 => Net_132 ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        f0_load => \Timer_1:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\PWM_1:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_62 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_1:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_1:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =interrupt_capture_out
        PORT MAP (
            interrupt => Net_119 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =interrupt_tc
        PORT MAP (
            interrupt => Net_120 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =stop_timer
        PORT MAP (
            interrupt => Net_137 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        input => Net_121 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CharLCD_1:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(0)\__PA ,
        pad => \CharLCD_1:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CharLCD_1:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(1)\__PA ,
        pad => \CharLCD_1:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CharLCD_1:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(2)\__PA ,
        pad => \CharLCD_1:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CharLCD_1:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(3)\__PA ,
        pad => \CharLCD_1:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CharLCD_1:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(4)\__PA ,
        pad => \CharLCD_1:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CharLCD_1:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(5)\__PA ,
        pad => \CharLCD_1:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \CharLCD_1:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CharLCD_1:LCDPort(6)\__PA ,
        pad => \CharLCD_1:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 contains the following IO cells:
[IoId=1]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        input => Net_137 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        input => Net_132 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
ARM group 0: empty
CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_62 ,
            dclk_0 => Net_62_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+------------
   1 |   7 |     * |      NONE |         CMOS_OUT |               Pin_3(0) | In(Net_121)
-----+-----+-------+-----------+------------------+------------------------+------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \CharLCD_1:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------------+------------
  12 |   1 |     * |      NONE |         CMOS_OUT |               Pin_1(0) | In(Net_137)
     |   3 |     * |      NONE |         CMOS_OUT |               Pin_2(0) | In(Net_132)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.005ms
Digital Placement phase: Elapsed time ==> 3s.195ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.797ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.448ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.077ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Test_timer_timing.html.
Static timing analysis phase: Elapsed time ==> 2s.328ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.293ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 10s.793ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 10s.794ms
API generation phase: Elapsed time ==> 2s.840ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
