// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=50,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=3926,HLS_SYN_LUT=6888,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 23'd1;
parameter    ap_ST_fsm_state2 = 23'd2;
parameter    ap_ST_fsm_state3 = 23'd4;
parameter    ap_ST_fsm_state4 = 23'd8;
parameter    ap_ST_fsm_state5 = 23'd16;
parameter    ap_ST_fsm_state6 = 23'd32;
parameter    ap_ST_fsm_state7 = 23'd64;
parameter    ap_ST_fsm_state8 = 23'd128;
parameter    ap_ST_fsm_state9 = 23'd256;
parameter    ap_ST_fsm_state10 = 23'd512;
parameter    ap_ST_fsm_state11 = 23'd1024;
parameter    ap_ST_fsm_state12 = 23'd2048;
parameter    ap_ST_fsm_state13 = 23'd4096;
parameter    ap_ST_fsm_state14 = 23'd8192;
parameter    ap_ST_fsm_state15 = 23'd16384;
parameter    ap_ST_fsm_state16 = 23'd32768;
parameter    ap_ST_fsm_state17 = 23'd65536;
parameter    ap_ST_fsm_state18 = 23'd131072;
parameter    ap_ST_fsm_state19 = 23'd262144;
parameter    ap_ST_fsm_state20 = 23'd524288;
parameter    ap_ST_fsm_state21 = 23'd1048576;
parameter    ap_ST_fsm_state22 = 23'd2097152;
parameter    ap_ST_fsm_state23 = 23'd4194304;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [22:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state16;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state23;
reg   [61:0] trunc_ln22_1_reg_1785;
reg   [61:0] trunc_ln97_1_reg_1791;
wire   [31:0] grp_fu_384_p2;
reg   [31:0] mul_ln27_reg_1805;
wire    ap_CS_fsm_state12;
wire   [30:0] empty_20_fu_456_p1;
reg   [30:0] empty_20_reg_1820;
wire    ap_CS_fsm_state13;
wire   [30:0] empty_22_fu_464_p1;
reg   [30:0] empty_22_reg_1828;
wire   [30:0] empty_23_fu_468_p1;
reg   [30:0] empty_23_reg_1833;
wire   [63:0] zext_ln27_1_fu_476_p1;
reg   [63:0] zext_ln27_1_reg_1838;
wire   [63:0] grp_fu_292_p2;
reg   [63:0] arr_reg_1845;
wire   [63:0] zext_ln31_fu_481_p1;
reg   [63:0] zext_ln31_reg_1850;
reg   [31:0] mul_ln31_reg_1855;
wire   [63:0] grp_fu_296_p2;
reg   [63:0] arr_1_reg_1861;
wire   [30:0] trunc_ln41_fu_486_p1;
reg   [30:0] trunc_ln41_reg_1866;
wire   [31:0] mul_ln61_fu_390_p2;
reg   [31:0] mul_ln61_reg_1871;
wire   [31:0] mul_ln65_fu_395_p2;
reg   [31:0] mul_ln65_reg_1877;
wire   [31:0] mul_ln75_fu_400_p2;
reg   [31:0] mul_ln75_reg_1883;
wire   [30:0] empty_21_fu_493_p1;
reg   [30:0] empty_21_reg_1888;
wire    ap_CS_fsm_state14;
wire   [63:0] arr_2_fu_585_p2;
reg   [63:0] arr_2_reg_1905;
wire   [63:0] arr_3_fu_592_p2;
reg   [63:0] arr_3_reg_1910;
wire   [63:0] zext_ln41_6_fu_675_p1;
reg   [63:0] zext_ln41_6_reg_1915;
wire   [62:0] mul_ln40_5_fu_248_p2;
reg   [62:0] mul_ln40_5_reg_1921;
wire   [62:0] mul_ln40_6_fu_256_p2;
reg   [62:0] mul_ln40_6_reg_1926;
wire   [62:0] mul_ln42_3_fu_260_p2;
reg   [62:0] mul_ln42_3_reg_1931;
wire   [62:0] mul_ln42_4_fu_264_p2;
reg   [62:0] mul_ln42_4_reg_1936;
wire   [62:0] mul_ln68_fu_276_p2;
reg   [62:0] mul_ln68_reg_1941;
wire   [25:0] add_ln84_10_fu_943_p2;
reg   [25:0] add_ln84_10_reg_1946;
reg   [38:0] lshr_ln84_1_reg_1952;
wire   [63:0] add_ln65_fu_1033_p2;
reg   [63:0] add_ln65_reg_1957;
wire   [24:0] trunc_ln66_fu_1039_p1;
reg   [24:0] trunc_ln66_reg_1962;
wire   [25:0] trunc_ln66_1_fu_1043_p1;
reg   [25:0] trunc_ln66_1_reg_1967;
wire   [24:0] trunc_ln67_fu_1047_p1;
reg   [24:0] trunc_ln67_reg_1972;
wire   [24:0] trunc_ln68_fu_1051_p1;
reg   [24:0] trunc_ln68_reg_1977;
reg   [25:0] trunc_ln84_2_reg_1982;
wire   [63:0] add_ln63_fu_1065_p2;
reg   [63:0] add_ln63_reg_1987;
wire   [63:0] add_ln63_2_fu_1077_p2;
reg   [63:0] add_ln63_2_reg_1992;
wire   [24:0] trunc_ln63_fu_1083_p1;
reg   [24:0] trunc_ln63_reg_1997;
wire   [24:0] trunc_ln63_1_fu_1087_p1;
reg   [24:0] trunc_ln63_1_reg_2002;
wire   [63:0] add_ln80_fu_1111_p2;
reg   [63:0] add_ln80_reg_2007;
wire   [24:0] trunc_ln81_fu_1117_p1;
reg   [24:0] trunc_ln81_reg_2012;
wire   [25:0] add_ln81_fu_1121_p2;
reg   [25:0] add_ln81_reg_2017;
wire   [24:0] trunc_ln82_fu_1127_p1;
reg   [24:0] trunc_ln82_reg_2022;
wire   [63:0] add_ln41_fu_1131_p2;
reg   [63:0] add_ln41_reg_2027;
wire   [63:0] add_ln41_2_fu_1143_p2;
reg   [63:0] add_ln41_2_reg_2032;
wire   [24:0] trunc_ln41_1_fu_1149_p1;
reg   [24:0] trunc_ln41_1_reg_2037;
wire   [24:0] trunc_ln41_2_fu_1153_p1;
reg   [24:0] trunc_ln41_2_reg_2042;
wire   [24:0] add_ln85_1_fu_1157_p2;
reg   [24:0] add_ln85_1_reg_2047;
reg   [37:0] lshr_ln84_4_reg_2053;
wire    ap_CS_fsm_state15;
reg   [24:0] trunc_ln84_5_reg_2058;
wire   [25:0] add_ln86_1_fu_1374_p2;
reg   [25:0] add_ln86_1_reg_2063;
wire   [24:0] out1_w_3_fu_1380_p2;
reg   [24:0] out1_w_3_reg_2068;
wire   [25:0] out1_w_4_fu_1397_p2;
reg   [25:0] out1_w_4_reg_2073;
reg   [38:0] trunc_ln84_11_reg_2078;
wire   [24:0] out1_w_5_fu_1584_p2;
reg   [24:0] out1_w_5_reg_2083;
wire   [25:0] out1_w_6_fu_1589_p2;
reg   [25:0] out1_w_6_reg_2088;
wire   [24:0] out1_w_7_fu_1595_p2;
reg   [24:0] out1_w_7_reg_2093;
wire   [25:0] out1_w_8_fu_1601_p2;
reg   [25:0] out1_w_8_reg_2098;
wire   [24:0] out1_w_9_fu_1607_p2;
reg   [24:0] out1_w_9_reg_2103;
wire   [25:0] out1_w_fu_1631_p2;
reg   [25:0] out1_w_reg_2113;
wire    ap_CS_fsm_state17;
wire   [24:0] out1_w_1_fu_1664_p2;
reg   [24:0] out1_w_1_reg_2118;
wire   [26:0] out1_w_2_fu_1694_p2;
reg   [26:0] out1_w_2_reg_2123;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out_ap_vld;
wire  signed [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add173_110_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add173_110_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add156_19_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add156_19_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add136_18_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add136_18_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add123_17_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add123_17_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_start_reg;
wire    ap_CS_fsm_state18;
wire  signed [63:0] sext_ln22_fu_430_p1;
wire  signed [63:0] sext_ln97_fu_1613_p1;
wire   [31:0] mul_ln40_4_fu_236_p0;
wire   [62:0] zext_ln40_3_fu_532_p1;
wire   [31:0] mul_ln40_4_fu_236_p1;
wire   [62:0] zext_ln40_4_fu_539_p1;
wire   [31:0] mul_ln42_1_fu_240_p0;
wire   [62:0] zext_ln42_fu_552_p1;
wire   [31:0] mul_ln42_1_fu_240_p1;
wire   [31:0] mul_ln42_fu_244_p0;
wire   [31:0] mul_ln42_fu_244_p1;
wire   [62:0] zext_ln42_1_fu_650_p1;
wire   [31:0] mul_ln40_5_fu_248_p0;
wire   [31:0] mul_ln40_5_fu_248_p1;
wire   [62:0] zext_ln40_5_fu_687_p1;
wire   [31:0] mul_ln42_2_fu_252_p0;
wire   [31:0] mul_ln42_2_fu_252_p1;
wire   [31:0] mul_ln40_6_fu_256_p0;
wire   [31:0] mul_ln40_6_fu_256_p1;
wire   [31:0] mul_ln42_3_fu_260_p0;
wire   [31:0] mul_ln42_3_fu_260_p1;
wire   [31:0] mul_ln42_4_fu_264_p0;
wire   [31:0] mul_ln42_4_fu_264_p1;
wire   [62:0] zext_ln42_3_fu_718_p1;
wire   [31:0] mul_ln40_7_fu_268_p0;
wire   [31:0] mul_ln40_7_fu_268_p1;
wire   [31:0] mul_ln42_5_fu_272_p0;
wire   [31:0] mul_ln42_5_fu_272_p1;
wire   [31:0] mul_ln68_fu_276_p0;
wire   [62:0] zext_ln68_fu_794_p1;
wire   [31:0] mul_ln68_fu_276_p1;
wire   [31:0] mul_ln70_fu_280_p0;
wire   [62:0] zext_ln70_fu_799_p1;
wire   [31:0] mul_ln70_fu_280_p1;
wire   [31:0] mul_ln74_fu_284_p0;
wire   [31:0] mul_ln74_fu_284_p1;
wire   [31:0] mul_ln77_fu_288_p0;
wire   [31:0] mul_ln77_fu_288_p1;
reg   [31:0] grp_fu_292_p0;
wire   [63:0] zext_ln31_1_fu_519_p1;
reg   [31:0] grp_fu_292_p1;
wire   [63:0] zext_ln27_fu_472_p1;
reg   [31:0] grp_fu_296_p0;
reg   [31:0] grp_fu_296_p1;
wire   [63:0] zext_ln40_1_fu_569_p1;
wire   [31:0] mul_ln40_fu_300_p0;
wire   [31:0] mul_ln40_fu_300_p1;
wire   [63:0] zext_ln41_2_fu_618_p1;
wire   [31:0] mul_ln30_fu_304_p0;
wire   [31:0] mul_ln30_fu_304_p1;
wire   [63:0] zext_ln30_fu_599_p1;
wire   [31:0] mul_ln41_fu_308_p0;
wire   [31:0] mul_ln41_fu_308_p1;
wire   [63:0] zext_ln41_1_fu_610_p1;
wire   [31:0] mul_ln41_1_fu_312_p0;
wire   [31:0] mul_ln41_1_fu_312_p1;
wire   [31:0] mul_ln40_3_fu_316_p0;
wire   [31:0] mul_ln40_3_fu_316_p1;
wire   [31:0] mul_ln41_2_fu_320_p0;
wire   [31:0] mul_ln41_2_fu_320_p1;
wire   [31:0] mul_ln41_3_fu_324_p0;
wire   [31:0] mul_ln41_3_fu_324_p1;
wire   [31:0] mul_ln61_1_fu_328_p0;
wire   [63:0] zext_ln61_fu_773_p1;
wire   [31:0] mul_ln61_1_fu_328_p1;
wire   [31:0] mul_ln62_fu_332_p0;
wire   [31:0] mul_ln62_fu_332_p1;
wire   [31:0] mul_ln63_fu_336_p0;
wire   [63:0] zext_ln41_9_fu_761_p1;
wire   [31:0] mul_ln63_fu_336_p1;
wire   [31:0] mul_ln65_1_fu_340_p0;
wire   [31:0] mul_ln65_1_fu_340_p1;
wire   [31:0] mul_ln66_fu_344_p0;
wire   [31:0] mul_ln66_fu_344_p1;
wire   [31:0] mul_ln67_fu_348_p0;
wire   [63:0] zext_ln41_10_fu_767_p1;
wire   [31:0] mul_ln67_fu_348_p1;
wire   [31:0] mul_ln71_fu_352_p0;
wire   [31:0] mul_ln71_fu_352_p1;
wire   [31:0] mul_ln72_fu_356_p0;
wire   [31:0] mul_ln72_fu_356_p1;
wire   [31:0] mul_ln75_1_fu_360_p0;
wire   [31:0] mul_ln75_1_fu_360_p1;
wire   [31:0] mul_ln76_fu_364_p0;
wire   [31:0] mul_ln76_fu_364_p1;
wire   [31:0] mul_ln79_fu_368_p0;
wire   [31:0] mul_ln79_fu_368_p1;
wire   [31:0] mul_ln80_fu_372_p0;
wire   [31:0] mul_ln80_fu_372_p1;
wire   [31:0] mul_ln81_fu_376_p0;
wire   [31:0] mul_ln81_fu_376_p1;
wire   [31:0] mul_ln82_fu_380_p0;
wire   [31:0] mul_ln82_fu_380_p1;
reg  signed [31:0] grp_fu_384_p0;
reg   [6:0] grp_fu_384_p1;
wire   [6:0] mul_ln61_fu_390_p1;
wire   [5:0] mul_ln65_fu_395_p1;
wire   [6:0] mul_ln75_fu_400_p1;
wire   [38:0] mul_ln84_fu_405_p0;
wire   [5:0] mul_ln84_fu_405_p1;
wire  signed [31:0] empty_20_fu_456_p0;
wire  signed [31:0] empty_22_fu_464_p0;
wire  signed [31:0] empty_23_fu_468_p0;
wire  signed [31:0] zext_ln27_fu_472_p0;
wire  signed [31:0] zext_ln31_fu_481_p0;
wire  signed [31:0] trunc_ln41_fu_486_p0;
wire  signed [31:0] shl_ln30_fu_514_p0;
wire  signed [31:0] shl_ln41_fu_523_p0;
wire  signed [31:0] zext_ln40_fu_528_p0;
wire  signed [31:0] zext_ln40_4_fu_539_p0;
wire   [62:0] mul_ln40_4_fu_236_p2;
wire   [62:0] mul_ln42_1_fu_240_p2;
wire  signed [31:0] zext_ln40_1_fu_569_p0;
wire  signed [31:0] shl_ln41_1_fu_575_p0;
wire   [31:0] shl_ln41_1_fu_575_p2;
wire   [63:0] shl_ln2_fu_544_p3;
wire   [63:0] shl_ln3_fu_561_p3;
wire  signed [31:0] shl_ln41_2_fu_626_p0;
wire   [31:0] shl_ln30_fu_514_p2;
wire   [31:0] shl_ln41_fu_523_p2;
wire  signed [31:0] shl_ln41_3_fu_641_p0;
wire  signed [31:0] zext_ln40_2_fu_646_p0;
wire  signed [31:0] zext_ln42_1_fu_650_p0;
wire   [62:0] mul_ln42_fu_244_p2;
wire   [31:0] shl_ln41_3_fu_641_p2;
wire   [31:0] shl_ln41_2_fu_626_p2;
wire   [62:0] mul_ln42_2_fu_252_p2;
wire  signed [31:0] zext_ln42_2_fu_708_p0;
wire   [62:0] mul_ln40_7_fu_268_p2;
wire   [62:0] mul_ln42_5_fu_272_p2;
wire   [31:0] shl_ln41_5_fu_712_p2;
wire   [31:0] shl_ln41_6_fu_724_p2;
wire   [31:0] shl_ln41_4_fu_702_p2;
wire   [31:0] shl_ln62_fu_779_p2;
wire   [62:0] mul_ln70_fu_280_p2;
wire   [62:0] mul_ln74_fu_284_p2;
wire   [62:0] mul_ln77_fu_288_p2;
wire   [63:0] mul_ln75_1_fu_360_p2;
wire   [63:0] mul_ln76_fu_364_p2;
wire   [24:0] trunc_ln74_fu_838_p1;
wire   [63:0] arr_11_fu_832_p2;
wire   [24:0] trunc_ln75_fu_854_p1;
wire   [24:0] trunc_ln76_fu_866_p1;
wire   [24:0] trunc_ln77_fu_878_p1;
wire   [63:0] shl_ln1_fu_812_p3;
wire   [63:0] shl_ln42_5_fu_748_p3;
wire   [63:0] shl_ln40_3_fu_735_p3;
wire   [63:0] add_ln77_1_fu_896_p2;
wire   [63:0] shl_ln4_fu_824_p3;
wire   [63:0] add_ln77_2_fu_902_p2;
wire   [63:0] add_ln77_fu_890_p2;
wire   [31:0] shl_ln80_fu_914_p2;
wire   [25:0] trunc_ln1_fu_858_p3;
wire   [25:0] trunc_ln2_fu_870_p3;
wire   [25:0] trunc_ln74_1_fu_850_p1;
wire   [25:0] trunc_ln3_fu_882_p3;
wire   [25:0] add_ln84_11_fu_931_p2;
wire   [25:0] trunc_ln_fu_842_p3;
wire   [25:0] add_ln84_12_fu_937_p2;
wire   [25:0] add_ln84_9_fu_925_p2;
wire   [63:0] arr_9_fu_908_p2;
wire   [37:0] lshr_ln_fu_949_p4;
wire   [63:0] mul_ln72_fu_356_p2;
wire   [63:0] shl_ln42_2_fu_694_p3;
wire   [63:0] shl_ln_fu_804_p3;
wire   [63:0] mul_ln40_fu_300_p2;
wire   [63:0] add_ln72_1_fu_969_p2;
wire   [63:0] mul_ln71_fu_352_p2;
wire   [63:0] add_ln72_fu_963_p2;
wire   [63:0] add_ln72_2_fu_975_p2;
wire   [24:0] trunc_ln72_1_fu_985_p1;
wire   [24:0] trunc_ln72_fu_981_p1;
wire   [63:0] arr_14_fu_989_p2;
wire   [63:0] zext_ln84_1_fu_959_p1;
wire   [63:0] add_ln84_fu_1011_p2;
wire   [63:0] mul_ln67_fu_348_p2;
wire   [63:0] mul_ln65_1_fu_340_p2;
wire   [63:0] add_ln65_1_fu_1027_p2;
wire   [63:0] mul_ln66_fu_344_p2;
wire   [63:0] mul_ln61_1_fu_328_p2;
wire   [63:0] shl_ln42_1_fu_657_p3;
wire   [63:0] mul_ln62_fu_332_p2;
wire   [63:0] mul_ln40_3_fu_316_p2;
wire   [63:0] add_ln63_1_fu_1071_p2;
wire   [63:0] mul_ln63_fu_336_p2;
wire   [63:0] mul_ln81_fu_376_p2;
wire   [63:0] mul_ln79_fu_368_p2;
wire   [63:0] mul_ln80_fu_372_p2;
wire   [63:0] mul_ln82_fu_380_p2;
wire   [63:0] add_ln80_1_fu_1091_p2;
wire   [63:0] add_ln80_2_fu_1097_p2;
wire   [25:0] trunc_ln80_1_fu_1107_p1;
wire   [25:0] trunc_ln80_fu_1103_p1;
wire   [63:0] mul_ln41_1_fu_312_p2;
wire   [63:0] mul_ln41_fu_308_p2;
wire   [63:0] mul_ln41_2_fu_320_p2;
wire   [63:0] mul_ln30_fu_304_p2;
wire   [63:0] add_ln41_1_fu_1137_p2;
wire   [63:0] mul_ln41_3_fu_324_p2;
wire   [24:0] add_ln84_13_fu_1005_p2;
wire   [24:0] trunc_ln5_fu_995_p4;
wire   [63:0] shl_ln9_fu_1191_p3;
wire   [63:0] shl_ln40_1_fu_1163_p3;
wire   [63:0] zext_ln84_2_fu_1198_p1;
wire   [63:0] add_ln84_15_fu_1227_p2;
wire   [63:0] shl_ln42_4_fu_1184_p3;
wire   [63:0] add_ln84_16_fu_1233_p2;
wire   [63:0] add_ln84_14_fu_1222_p2;
wire   [63:0] add_ln84_1_fu_1239_p2;
wire   [37:0] lshr_ln84_2_fu_1245_p4;
wire   [63:0] arr_13_fu_1259_p2;
wire   [63:0] zext_ln84_3_fu_1255_p1;
wire   [63:0] add_ln84_2_fu_1277_p2;
wire   [38:0] lshr_ln84_3_fu_1283_p4;
wire   [63:0] shl_ln42_3_fu_1177_p3;
wire   [63:0] shl_ln40_2_fu_1170_p3;
wire   [63:0] zext_ln84_4_fu_1293_p1;
wire   [63:0] add_ln84_19_fu_1326_p2;
wire   [63:0] add_ln84_18_fu_1321_p2;
wire   [63:0] add_ln84_3_fu_1332_p2;
wire   [25:0] trunc_ln6_fu_1201_p3;
wire   [25:0] trunc_ln8_fu_1215_p3;
wire   [25:0] add_ln86_3_fu_1363_p2;
wire   [25:0] trunc_ln7_fu_1208_p3;
wire   [25:0] add_ln86_4_fu_1368_p2;
wire   [25:0] add_ln86_2_fu_1358_p2;
wire   [24:0] add_ln84_17_fu_1273_p2;
wire   [24:0] trunc_ln84_3_fu_1263_p4;
wire   [25:0] trunc_ln4_fu_1297_p3;
wire   [25:0] trunc_ln9_fu_1304_p3;
wire   [25:0] trunc_ln84_4_fu_1311_p4;
wire   [25:0] add_ln88_1_fu_1391_p2;
wire   [25:0] add_ln88_fu_1386_p2;
wire   [63:0] zext_ln84_5_fu_1415_p1;
wire   [63:0] add_ln84_4_fu_1422_p2;
wire   [38:0] lshr_ln84_5_fu_1428_p4;
wire   [63:0] zext_ln84_6_fu_1438_p1;
wire   [63:0] add_ln84_5_fu_1456_p2;
wire   [37:0] lshr_ln84_6_fu_1462_p4;
wire   [63:0] zext_ln84_7_fu_1472_p1;
wire   [63:0] add_ln84_6_fu_1490_p2;
wire   [38:0] lshr_ln84_7_fu_1496_p4;
wire   [63:0] arr_12_fu_1510_p2;
wire   [63:0] zext_ln84_8_fu_1506_p1;
wire   [63:0] add_ln84_7_fu_1530_p2;
wire   [37:0] lshr_ln84_8_fu_1536_p4;
wire   [63:0] arr_10_fu_1550_p2;
wire   [63:0] zext_ln84_9_fu_1546_p1;
wire   [63:0] add_ln84_8_fu_1568_p2;
wire   [24:0] trunc_ln84_fu_1418_p1;
wire   [25:0] trunc_ln84_8_fu_1446_p4;
wire   [25:0] trunc_ln84_1_fu_1442_p1;
wire   [24:0] trunc_ln84_s_fu_1480_p4;
wire   [24:0] trunc_ln84_6_fu_1476_p1;
wire   [25:0] trunc_ln84_9_fu_1526_p1;
wire   [25:0] trunc_ln84_7_fu_1516_p4;
wire   [24:0] add_ln84_20_fu_1564_p2;
wire   [24:0] trunc_ln84_10_fu_1554_p4;
wire   [43:0] mul_ln84_fu_405_p2;
wire   [25:0] trunc_ln84_12_fu_1627_p1;
wire   [43:0] zext_ln85_fu_1637_p1;
wire   [43:0] add_ln85_fu_1640_p2;
wire   [17:0] tmp_s_fu_1646_p4;
wire   [24:0] zext_ln85_2_fu_1660_p1;
wire   [25:0] zext_ln85_1_fu_1656_p1;
wire   [25:0] zext_ln86_fu_1670_p1;
wire   [25:0] add_ln86_fu_1673_p2;
wire   [0:0] tmp_fu_1679_p3;
wire   [26:0] zext_ln86_2_fu_1691_p1;
wire   [26:0] zext_ln86_1_fu_1687_p1;
reg   [22:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
reg    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire   [63:0] mul_ln30_fu_304_p00;
wire   [62:0] mul_ln40_7_fu_268_p10;
wire   [63:0] mul_ln41_1_fu_312_p00;
wire   [63:0] mul_ln41_2_fu_320_p00;
wire   [63:0] mul_ln41_2_fu_320_p10;
wire   [63:0] mul_ln41_3_fu_324_p00;
wire   [63:0] mul_ln41_fu_308_p00;
wire   [62:0] mul_ln42_3_fu_260_p10;
wire   [62:0] mul_ln42_5_fu_272_p10;
wire   [63:0] mul_ln62_fu_332_p00;
wire   [63:0] mul_ln65_1_fu_340_p00;
wire   [63:0] mul_ln75_1_fu_360_p00;
wire   [63:0] mul_ln75_1_fu_360_p10;
wire   [63:0] mul_ln79_fu_368_p00;
wire   [63:0] mul_ln80_fu_372_p00;
wire   [63:0] mul_ln82_fu_380_p10;
wire   [43:0] mul_ln84_fu_405_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 23'd1;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1785),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_ready),
    .arr_3(arr_3_reg_1910),
    .arr_2(arr_2_reg_1905),
    .arr_1(arr_1_reg_1861),
    .arr(arr_reg_1845),
    .arg1_r_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out),
    .arg1_r_6_reload(empty_20_reg_1820),
    .tmp_2(trunc_ln41_reg_1866),
    .arg1_r_7_cast(empty_23_reg_1833),
    .arg1_r_5_cast(empty_22_reg_1828),
    .arg1_r_4_reload(empty_21_reg_1888),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out),
    .add173_110_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add173_110_out),
    .add173_110_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add173_110_out_ap_vld),
    .add156_19_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add156_19_out),
    .add156_19_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add156_19_out_ap_vld),
    .add136_18_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add136_18_out),
    .add136_18_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add136_18_out_ap_vld),
    .add123_17_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add123_17_out),
    .add123_17_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add123_17_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln97(trunc_ln97_1_reg_1791),
    .zext_ln85(out1_w_reg_2113),
    .zext_ln86(out1_w_1_reg_2118),
    .out1_w_2(out1_w_2_reg_2123),
    .zext_ln88(out1_w_3_reg_2068),
    .zext_ln89(out1_w_4_reg_2073),
    .zext_ln90(out1_w_5_reg_2083),
    .zext_ln91(out1_w_6_reg_2088),
    .zext_ln92(out1_w_7_reg_2093),
    .zext_ln93(out1_w_8_reg_2098),
    .zext_ln13(out1_w_9_reg_2103)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U57(
    .din0(mul_ln40_4_fu_236_p0),
    .din1(mul_ln40_4_fu_236_p1),
    .dout(mul_ln40_4_fu_236_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U58(
    .din0(mul_ln42_1_fu_240_p0),
    .din1(mul_ln42_1_fu_240_p1),
    .dout(mul_ln42_1_fu_240_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U59(
    .din0(mul_ln42_fu_244_p0),
    .din1(mul_ln42_fu_244_p1),
    .dout(mul_ln42_fu_244_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U60(
    .din0(mul_ln40_5_fu_248_p0),
    .din1(mul_ln40_5_fu_248_p1),
    .dout(mul_ln40_5_fu_248_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U61(
    .din0(mul_ln42_2_fu_252_p0),
    .din1(mul_ln42_2_fu_252_p1),
    .dout(mul_ln42_2_fu_252_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U62(
    .din0(mul_ln40_6_fu_256_p0),
    .din1(mul_ln40_6_fu_256_p1),
    .dout(mul_ln40_6_fu_256_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U63(
    .din0(mul_ln42_3_fu_260_p0),
    .din1(mul_ln42_3_fu_260_p1),
    .dout(mul_ln42_3_fu_260_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U64(
    .din0(mul_ln42_4_fu_264_p0),
    .din1(mul_ln42_4_fu_264_p1),
    .dout(mul_ln42_4_fu_264_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U65(
    .din0(mul_ln40_7_fu_268_p0),
    .din1(mul_ln40_7_fu_268_p1),
    .dout(mul_ln40_7_fu_268_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U66(
    .din0(mul_ln42_5_fu_272_p0),
    .din1(mul_ln42_5_fu_272_p1),
    .dout(mul_ln42_5_fu_272_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U67(
    .din0(mul_ln68_fu_276_p0),
    .din1(mul_ln68_fu_276_p1),
    .dout(mul_ln68_fu_276_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U68(
    .din0(mul_ln70_fu_280_p0),
    .din1(mul_ln70_fu_280_p1),
    .dout(mul_ln70_fu_280_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U69(
    .din0(mul_ln74_fu_284_p0),
    .din1(mul_ln74_fu_284_p1),
    .dout(mul_ln74_fu_284_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U70(
    .din0(mul_ln77_fu_288_p0),
    .din1(mul_ln77_fu_288_p1),
    .dout(mul_ln77_fu_288_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U71(
    .din0(grp_fu_292_p0),
    .din1(grp_fu_292_p1),
    .dout(grp_fu_292_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U72(
    .din0(grp_fu_296_p0),
    .din1(grp_fu_296_p1),
    .dout(grp_fu_296_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U73(
    .din0(mul_ln40_fu_300_p0),
    .din1(mul_ln40_fu_300_p1),
    .dout(mul_ln40_fu_300_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U74(
    .din0(mul_ln30_fu_304_p0),
    .din1(mul_ln30_fu_304_p1),
    .dout(mul_ln30_fu_304_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U75(
    .din0(mul_ln41_fu_308_p0),
    .din1(mul_ln41_fu_308_p1),
    .dout(mul_ln41_fu_308_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U76(
    .din0(mul_ln41_1_fu_312_p0),
    .din1(mul_ln41_1_fu_312_p1),
    .dout(mul_ln41_1_fu_312_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U77(
    .din0(mul_ln40_3_fu_316_p0),
    .din1(mul_ln40_3_fu_316_p1),
    .dout(mul_ln40_3_fu_316_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U78(
    .din0(mul_ln41_2_fu_320_p0),
    .din1(mul_ln41_2_fu_320_p1),
    .dout(mul_ln41_2_fu_320_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln41_3_fu_324_p0),
    .din1(mul_ln41_3_fu_324_p1),
    .dout(mul_ln41_3_fu_324_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(mul_ln61_1_fu_328_p0),
    .din1(mul_ln61_1_fu_328_p1),
    .dout(mul_ln61_1_fu_328_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(mul_ln62_fu_332_p0),
    .din1(mul_ln62_fu_332_p1),
    .dout(mul_ln62_fu_332_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(mul_ln63_fu_336_p0),
    .din1(mul_ln63_fu_336_p1),
    .dout(mul_ln63_fu_336_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(mul_ln65_1_fu_340_p0),
    .din1(mul_ln65_1_fu_340_p1),
    .dout(mul_ln65_1_fu_340_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(mul_ln66_fu_344_p0),
    .din1(mul_ln66_fu_344_p1),
    .dout(mul_ln66_fu_344_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(mul_ln67_fu_348_p0),
    .din1(mul_ln67_fu_348_p1),
    .dout(mul_ln67_fu_348_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul_ln71_fu_352_p0),
    .din1(mul_ln71_fu_352_p1),
    .dout(mul_ln71_fu_352_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U87(
    .din0(mul_ln72_fu_356_p0),
    .din1(mul_ln72_fu_356_p1),
    .dout(mul_ln72_fu_356_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U88(
    .din0(mul_ln75_1_fu_360_p0),
    .din1(mul_ln75_1_fu_360_p1),
    .dout(mul_ln75_1_fu_360_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U89(
    .din0(mul_ln76_fu_364_p0),
    .din1(mul_ln76_fu_364_p1),
    .dout(mul_ln76_fu_364_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U90(
    .din0(mul_ln79_fu_368_p0),
    .din1(mul_ln79_fu_368_p1),
    .dout(mul_ln79_fu_368_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U91(
    .din0(mul_ln80_fu_372_p0),
    .din1(mul_ln80_fu_372_p1),
    .dout(mul_ln80_fu_372_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U92(
    .din0(mul_ln81_fu_376_p0),
    .din1(mul_ln81_fu_376_p1),
    .dout(mul_ln81_fu_376_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U93(
    .din0(mul_ln82_fu_380_p0),
    .din1(mul_ln82_fu_380_p1),
    .dout(mul_ln82_fu_380_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U94(
    .din0(grp_fu_384_p0),
    .din1(grp_fu_384_p1),
    .dout(grp_fu_384_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U95(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out),
    .din1(mul_ln61_fu_390_p1),
    .dout(mul_ln61_fu_390_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U96(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out),
    .din1(mul_ln65_fu_395_p1),
    .dout(mul_ln65_fu_395_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U97(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out),
    .din1(mul_ln75_fu_400_p1),
    .dout(mul_ln75_fu_400_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U98(
    .din0(mul_ln84_fu_405_p0),
    .din1(mul_ln84_fu_405_p1),
    .dout(mul_ln84_fu_405_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state17)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln41_2_reg_2032 <= add_ln41_2_fu_1143_p2;
        add_ln41_reg_2027 <= add_ln41_fu_1131_p2;
        add_ln63_2_reg_1992 <= add_ln63_2_fu_1077_p2;
        add_ln63_reg_1987 <= add_ln63_fu_1065_p2;
        add_ln65_reg_1957 <= add_ln65_fu_1033_p2;
        add_ln80_reg_2007 <= add_ln80_fu_1111_p2;
        add_ln81_reg_2017 <= add_ln81_fu_1121_p2;
        add_ln84_10_reg_1946 <= add_ln84_10_fu_943_p2;
        add_ln85_1_reg_2047 <= add_ln85_1_fu_1157_p2;
        arr_2_reg_1905 <= arr_2_fu_585_p2;
        arr_3_reg_1910 <= arr_3_fu_592_p2;
        empty_21_reg_1888 <= empty_21_fu_493_p1;
        lshr_ln84_1_reg_1952 <= {{add_ln84_fu_1011_p2[63:25]}};
        mul_ln40_5_reg_1921 <= mul_ln40_5_fu_248_p2;
        mul_ln40_6_reg_1926 <= mul_ln40_6_fu_256_p2;
        mul_ln42_3_reg_1931 <= mul_ln42_3_fu_260_p2;
        mul_ln42_4_reg_1936 <= mul_ln42_4_fu_264_p2;
        mul_ln68_reg_1941 <= mul_ln68_fu_276_p2;
        trunc_ln41_1_reg_2037 <= trunc_ln41_1_fu_1149_p1;
        trunc_ln41_2_reg_2042 <= trunc_ln41_2_fu_1153_p1;
        trunc_ln63_1_reg_2002 <= trunc_ln63_1_fu_1087_p1;
        trunc_ln63_reg_1997 <= trunc_ln63_fu_1083_p1;
        trunc_ln66_1_reg_1967 <= trunc_ln66_1_fu_1043_p1;
        trunc_ln66_reg_1962 <= trunc_ln66_fu_1039_p1;
        trunc_ln67_reg_1972 <= trunc_ln67_fu_1047_p1;
        trunc_ln68_reg_1977 <= trunc_ln68_fu_1051_p1;
        trunc_ln81_reg_2012 <= trunc_ln81_fu_1117_p1;
        trunc_ln82_reg_2022 <= trunc_ln82_fu_1127_p1;
        trunc_ln84_2_reg_1982 <= {{add_ln84_fu_1011_p2[50:25]}};
        zext_ln41_6_reg_1915[31 : 0] <= zext_ln41_6_fu_675_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        add_ln86_1_reg_2063 <= add_ln86_1_fu_1374_p2;
        lshr_ln84_4_reg_2053 <= {{add_ln84_3_fu_1332_p2[63:26]}};
        out1_w_3_reg_2068 <= out1_w_3_fu_1380_p2;
        out1_w_4_reg_2073 <= out1_w_4_fu_1397_p2;
        trunc_ln84_5_reg_2058 <= {{add_ln84_3_fu_1332_p2[50:26]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_1_reg_1861 <= grp_fu_296_p2;
        arr_reg_1845 <= grp_fu_292_p2;
        empty_20_reg_1820 <= empty_20_fu_456_p1;
        empty_22_reg_1828 <= empty_22_fu_464_p1;
        empty_23_reg_1833 <= empty_23_fu_468_p1;
        mul_ln31_reg_1855 <= grp_fu_384_p2;
        mul_ln61_reg_1871 <= mul_ln61_fu_390_p2;
        mul_ln65_reg_1877 <= mul_ln65_fu_395_p2;
        mul_ln75_reg_1883 <= mul_ln75_fu_400_p2;
        trunc_ln41_reg_1866 <= trunc_ln41_fu_486_p1;
        zext_ln27_1_reg_1838[31 : 0] <= zext_ln27_1_fu_476_p1[31 : 0];
        zext_ln31_reg_1850[31 : 0] <= zext_ln31_fu_481_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        mul_ln27_reg_1805 <= grp_fu_384_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out1_w_1_reg_2118 <= out1_w_1_fu_1664_p2;
        out1_w_2_reg_2123 <= out1_w_2_fu_1694_p2;
        out1_w_reg_2113 <= out1_w_fu_1631_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        out1_w_5_reg_2083 <= out1_w_5_fu_1584_p2;
        out1_w_6_reg_2088 <= out1_w_6_fu_1589_p2;
        out1_w_7_reg_2093 <= out1_w_7_fu_1595_p2;
        out1_w_8_reg_2098 <= out1_w_8_fu_1601_p2;
        out1_w_9_reg_2103 <= out1_w_9_fu_1607_p2;
        trunc_ln84_11_reg_2078 <= {{add_ln84_8_fu_1568_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln22_1_reg_1785 <= {{arg1[63:2]}};
        trunc_ln97_1_reg_1791 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state16_blk = 1'b1;
    end else begin
        ap_ST_fsm_state16_blk = 1'b0;
    end
end

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_done == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_292_p0 = zext_ln41_6_reg_1915;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_292_p0 = zext_ln31_1_fu_519_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_292_p0 = zext_ln27_1_fu_476_p1;
    end else begin
        grp_fu_292_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_292_p1 = zext_ln41_6_reg_1915;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_292_p1 = zext_ln31_reg_1850;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_292_p1 = zext_ln27_fu_472_p1;
    end else begin
        grp_fu_292_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_296_p0 = zext_ln27_1_reg_1838;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_296_p0 = zext_ln27_1_fu_476_p1;
    end else begin
        grp_fu_296_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_296_p1 = zext_ln40_1_fu_569_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_296_p1 = zext_ln31_fu_481_p1;
    end else begin
        grp_fu_296_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_384_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_384_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out;
    end else begin
        grp_fu_384_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_384_p1 = 32'd19;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_384_p1 = 32'd38;
    end else begin
        grp_fu_384_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_430_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        mem_AWADDR = sext_ln97_fu_1613_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln41_1_fu_1137_p2 = (mul_ln41_2_fu_320_p2 + mul_ln30_fu_304_p2);

assign add_ln41_2_fu_1143_p2 = (add_ln41_1_fu_1137_p2 + mul_ln41_3_fu_324_p2);

assign add_ln41_fu_1131_p2 = (mul_ln41_1_fu_312_p2 + mul_ln41_fu_308_p2);

assign add_ln63_1_fu_1071_p2 = (mul_ln62_fu_332_p2 + mul_ln40_3_fu_316_p2);

assign add_ln63_2_fu_1077_p2 = (add_ln63_1_fu_1071_p2 + mul_ln63_fu_336_p2);

assign add_ln63_fu_1065_p2 = (mul_ln61_1_fu_328_p2 + shl_ln42_1_fu_657_p3);

assign add_ln65_1_fu_1027_p2 = (mul_ln67_fu_348_p2 + mul_ln65_1_fu_340_p2);

assign add_ln65_fu_1033_p2 = (add_ln65_1_fu_1027_p2 + mul_ln66_fu_344_p2);

assign add_ln72_1_fu_969_p2 = (shl_ln_fu_804_p3 + mul_ln40_fu_300_p2);

assign add_ln72_2_fu_975_p2 = (add_ln72_1_fu_969_p2 + mul_ln71_fu_352_p2);

assign add_ln72_fu_963_p2 = (mul_ln72_fu_356_p2 + shl_ln42_2_fu_694_p3);

assign add_ln77_1_fu_896_p2 = (shl_ln42_5_fu_748_p3 + shl_ln40_3_fu_735_p3);

assign add_ln77_2_fu_902_p2 = (add_ln77_1_fu_896_p2 + shl_ln4_fu_824_p3);

assign add_ln77_fu_890_p2 = (arr_11_fu_832_p2 + shl_ln1_fu_812_p3);

assign add_ln80_1_fu_1091_p2 = (mul_ln81_fu_376_p2 + mul_ln79_fu_368_p2);

assign add_ln80_2_fu_1097_p2 = (mul_ln80_fu_372_p2 + mul_ln82_fu_380_p2);

assign add_ln80_fu_1111_p2 = (add_ln80_2_fu_1097_p2 + add_ln80_1_fu_1091_p2);

assign add_ln81_fu_1121_p2 = (trunc_ln80_1_fu_1107_p1 + trunc_ln80_fu_1103_p1);

assign add_ln84_10_fu_943_p2 = (add_ln84_12_fu_937_p2 + add_ln84_9_fu_925_p2);

assign add_ln84_11_fu_931_p2 = (trunc_ln74_1_fu_850_p1 + trunc_ln3_fu_882_p3);

assign add_ln84_12_fu_937_p2 = (add_ln84_11_fu_931_p2 + trunc_ln_fu_842_p3);

assign add_ln84_13_fu_1005_p2 = (trunc_ln72_1_fu_985_p1 + trunc_ln72_fu_981_p1);

assign add_ln84_14_fu_1222_p2 = (add_ln65_reg_1957 + shl_ln9_fu_1191_p3);

assign add_ln84_15_fu_1227_p2 = (shl_ln40_1_fu_1163_p3 + zext_ln84_2_fu_1198_p1);

assign add_ln84_16_fu_1233_p2 = (add_ln84_15_fu_1227_p2 + shl_ln42_4_fu_1184_p3);

assign add_ln84_17_fu_1273_p2 = (trunc_ln63_1_reg_2002 + trunc_ln63_reg_1997);

assign add_ln84_18_fu_1321_p2 = (add_ln80_reg_2007 + shl_ln42_3_fu_1177_p3);

assign add_ln84_19_fu_1326_p2 = (shl_ln40_2_fu_1170_p3 + zext_ln84_4_fu_1293_p1);

assign add_ln84_1_fu_1239_p2 = (add_ln84_16_fu_1233_p2 + add_ln84_14_fu_1222_p2);

assign add_ln84_20_fu_1564_p2 = (trunc_ln41_2_reg_2042 + trunc_ln41_1_reg_2037);

assign add_ln84_2_fu_1277_p2 = (arr_13_fu_1259_p2 + zext_ln84_3_fu_1255_p1);

assign add_ln84_3_fu_1332_p2 = (add_ln84_19_fu_1326_p2 + add_ln84_18_fu_1321_p2);

assign add_ln84_4_fu_1422_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add173_110_out + zext_ln84_5_fu_1415_p1);

assign add_ln84_5_fu_1456_p2 = (zext_ln84_6_fu_1438_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add156_19_out);

assign add_ln84_6_fu_1490_p2 = (zext_ln84_7_fu_1472_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add136_18_out);

assign add_ln84_7_fu_1530_p2 = (arr_12_fu_1510_p2 + zext_ln84_8_fu_1506_p1);

assign add_ln84_8_fu_1568_p2 = (arr_10_fu_1550_p2 + zext_ln84_9_fu_1546_p1);

assign add_ln84_9_fu_925_p2 = (trunc_ln1_fu_858_p3 + trunc_ln2_fu_870_p3);

assign add_ln84_fu_1011_p2 = (arr_14_fu_989_p2 + zext_ln84_1_fu_959_p1);

assign add_ln85_1_fu_1157_p2 = (add_ln84_13_fu_1005_p2 + trunc_ln5_fu_995_p4);

assign add_ln85_fu_1640_p2 = (mul_ln84_fu_405_p2 + zext_ln85_fu_1637_p1);

assign add_ln86_1_fu_1374_p2 = (add_ln86_4_fu_1368_p2 + add_ln86_2_fu_1358_p2);

assign add_ln86_2_fu_1358_p2 = (trunc_ln66_1_reg_1967 + trunc_ln6_fu_1201_p3);

assign add_ln86_3_fu_1363_p2 = (trunc_ln8_fu_1215_p3 + trunc_ln84_2_reg_1982);

assign add_ln86_4_fu_1368_p2 = (add_ln86_3_fu_1363_p2 + trunc_ln7_fu_1208_p3);

assign add_ln86_fu_1673_p2 = (zext_ln85_1_fu_1656_p1 + zext_ln86_fu_1670_p1);

assign add_ln88_1_fu_1391_p2 = (trunc_ln9_fu_1304_p3 + trunc_ln84_4_fu_1311_p4);

assign add_ln88_fu_1386_p2 = (add_ln81_reg_2017 + trunc_ln4_fu_1297_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_10_fu_1550_p2 = (add_ln41_2_reg_2032 + add_ln41_reg_2027);

assign arr_11_fu_832_p2 = (mul_ln75_1_fu_360_p2 + mul_ln76_fu_364_p2);

assign arr_12_fu_1510_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add123_17_out + grp_fu_292_p2);

assign arr_13_fu_1259_p2 = (add_ln63_2_reg_1992 + add_ln63_reg_1987);

assign arr_14_fu_989_p2 = (add_ln72_2_fu_975_p2 + add_ln72_fu_963_p2);

assign arr_2_fu_585_p2 = (shl_ln2_fu_544_p3 + grp_fu_292_p2);

assign arr_3_fu_592_p2 = (grp_fu_296_p2 + shl_ln3_fu_561_p3);

assign arr_9_fu_908_p2 = (add_ln77_2_fu_902_p2 + add_ln77_fu_890_p2);

assign empty_20_fu_456_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out;

assign empty_20_fu_456_p1 = empty_20_fu_456_p0[30:0];

assign empty_21_fu_493_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out[30:0];

assign empty_22_fu_464_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out;

assign empty_22_fu_464_p1 = empty_22_fu_464_p0[30:0];

assign empty_23_fu_468_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out;

assign empty_23_fu_468_p1 = empty_23_fu_468_p0[30:0];

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_219_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_ap_start_reg;

assign lshr_ln84_2_fu_1245_p4 = {{add_ln84_1_fu_1239_p2[63:26]}};

assign lshr_ln84_3_fu_1283_p4 = {{add_ln84_2_fu_1277_p2[63:25]}};

assign lshr_ln84_5_fu_1428_p4 = {{add_ln84_4_fu_1422_p2[63:25]}};

assign lshr_ln84_6_fu_1462_p4 = {{add_ln84_5_fu_1456_p2[63:26]}};

assign lshr_ln84_7_fu_1496_p4 = {{add_ln84_6_fu_1490_p2[63:25]}};

assign lshr_ln84_8_fu_1536_p4 = {{add_ln84_7_fu_1530_p2[63:26]}};

assign lshr_ln_fu_949_p4 = {{arr_9_fu_908_p2[63:26]}};

assign mul_ln30_fu_304_p0 = mul_ln30_fu_304_p00;

assign mul_ln30_fu_304_p00 = shl_ln30_fu_514_p2;

assign mul_ln30_fu_304_p1 = zext_ln30_fu_599_p1;

assign mul_ln40_3_fu_316_p0 = zext_ln27_1_reg_1838;

assign mul_ln40_3_fu_316_p1 = zext_ln41_6_fu_675_p1;

assign mul_ln40_4_fu_236_p0 = zext_ln40_3_fu_532_p1;

assign mul_ln40_4_fu_236_p1 = zext_ln40_4_fu_539_p1;

assign mul_ln40_5_fu_248_p0 = zext_ln40_3_fu_532_p1;

assign mul_ln40_5_fu_248_p1 = zext_ln40_5_fu_687_p1;

assign mul_ln40_6_fu_256_p0 = zext_ln40_3_fu_532_p1;

assign mul_ln40_6_fu_256_p1 = zext_ln42_1_fu_650_p1;

assign mul_ln40_7_fu_268_p0 = zext_ln40_3_fu_532_p1;

assign mul_ln40_7_fu_268_p1 = mul_ln40_7_fu_268_p10;

assign mul_ln40_7_fu_268_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out;

assign mul_ln40_fu_300_p0 = zext_ln27_1_reg_1838;

assign mul_ln40_fu_300_p1 = zext_ln41_2_fu_618_p1;

assign mul_ln41_1_fu_312_p0 = mul_ln41_1_fu_312_p00;

assign mul_ln41_1_fu_312_p00 = shl_ln41_3_fu_641_p2;

assign mul_ln41_1_fu_312_p1 = zext_ln41_2_fu_618_p1;

assign mul_ln41_2_fu_320_p0 = mul_ln41_2_fu_320_p00;

assign mul_ln41_2_fu_320_p00 = shl_ln41_2_fu_626_p2;

assign mul_ln41_2_fu_320_p1 = mul_ln41_2_fu_320_p10;

assign mul_ln41_2_fu_320_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out;

assign mul_ln41_3_fu_324_p0 = mul_ln41_3_fu_324_p00;

assign mul_ln41_3_fu_324_p00 = shl_ln41_1_fu_575_p2;

assign mul_ln41_3_fu_324_p1 = zext_ln41_6_fu_675_p1;

assign mul_ln41_fu_308_p0 = mul_ln41_fu_308_p00;

assign mul_ln41_fu_308_p00 = shl_ln41_fu_523_p2;

assign mul_ln41_fu_308_p1 = zext_ln41_1_fu_610_p1;

assign mul_ln42_1_fu_240_p0 = zext_ln42_fu_552_p1;

assign mul_ln42_1_fu_240_p1 = zext_ln40_4_fu_539_p1;

assign mul_ln42_2_fu_252_p0 = zext_ln42_fu_552_p1;

assign mul_ln42_2_fu_252_p1 = zext_ln40_5_fu_687_p1;

assign mul_ln42_3_fu_260_p0 = zext_ln42_fu_552_p1;

assign mul_ln42_3_fu_260_p1 = mul_ln42_3_fu_260_p10;

assign mul_ln42_3_fu_260_p10 = $unsigned(zext_ln42_2_fu_708_p0);

assign mul_ln42_4_fu_264_p0 = zext_ln42_fu_552_p1;

assign mul_ln42_4_fu_264_p1 = zext_ln42_3_fu_718_p1;

assign mul_ln42_5_fu_272_p0 = zext_ln42_fu_552_p1;

assign mul_ln42_5_fu_272_p1 = mul_ln42_5_fu_272_p10;

assign mul_ln42_5_fu_272_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out;

assign mul_ln42_fu_244_p0 = zext_ln42_fu_552_p1;

assign mul_ln42_fu_244_p1 = zext_ln42_1_fu_650_p1;

assign mul_ln61_1_fu_328_p0 = zext_ln61_fu_773_p1;

assign mul_ln61_1_fu_328_p1 = zext_ln40_1_fu_569_p1;

assign mul_ln61_fu_390_p1 = 32'd38;

assign mul_ln62_fu_332_p0 = mul_ln62_fu_332_p00;

assign mul_ln62_fu_332_p00 = shl_ln62_fu_779_p2;

assign mul_ln62_fu_332_p1 = zext_ln30_fu_599_p1;

assign mul_ln63_fu_336_p0 = zext_ln41_9_fu_761_p1;

assign mul_ln63_fu_336_p1 = zext_ln41_1_fu_610_p1;

assign mul_ln65_1_fu_340_p0 = mul_ln65_1_fu_340_p00;

assign mul_ln65_1_fu_340_p00 = mul_ln65_reg_1877;

assign mul_ln65_1_fu_340_p1 = zext_ln40_1_fu_569_p1;

assign mul_ln65_fu_395_p1 = 32'd19;

assign mul_ln66_fu_344_p0 = zext_ln41_9_fu_761_p1;

assign mul_ln66_fu_344_p1 = zext_ln30_fu_599_p1;

assign mul_ln67_fu_348_p0 = zext_ln41_10_fu_767_p1;

assign mul_ln67_fu_348_p1 = zext_ln41_1_fu_610_p1;

assign mul_ln68_fu_276_p0 = zext_ln68_fu_794_p1;

assign mul_ln68_fu_276_p1 = zext_ln42_1_fu_650_p1;

assign mul_ln70_fu_280_p0 = zext_ln70_fu_799_p1;

assign mul_ln70_fu_280_p1 = zext_ln42_1_fu_650_p1;

assign mul_ln71_fu_352_p0 = zext_ln41_10_fu_767_p1;

assign mul_ln71_fu_352_p1 = zext_ln30_fu_599_p1;

assign mul_ln72_fu_356_p0 = zext_ln61_fu_773_p1;

assign mul_ln72_fu_356_p1 = zext_ln41_6_fu_675_p1;

assign mul_ln74_fu_284_p0 = zext_ln70_fu_799_p1;

assign mul_ln74_fu_284_p1 = zext_ln42_3_fu_718_p1;

assign mul_ln75_1_fu_360_p0 = mul_ln75_1_fu_360_p00;

assign mul_ln75_1_fu_360_p00 = mul_ln75_reg_1883;

assign mul_ln75_1_fu_360_p1 = mul_ln75_1_fu_360_p10;

assign mul_ln75_1_fu_360_p10 = $unsigned(zext_ln40_2_fu_646_p0);

assign mul_ln75_fu_400_p1 = 32'd38;

assign mul_ln76_fu_364_p0 = zext_ln30_fu_599_p1;

assign mul_ln76_fu_364_p1 = zext_ln30_fu_599_p1;

assign mul_ln77_fu_288_p0 = zext_ln68_fu_794_p1;

assign mul_ln77_fu_288_p1 = zext_ln40_5_fu_687_p1;

assign mul_ln79_fu_368_p0 = mul_ln79_fu_368_p00;

assign mul_ln79_fu_368_p00 = shl_ln41_5_fu_712_p2;

assign mul_ln79_fu_368_p1 = zext_ln30_fu_599_p1;

assign mul_ln80_fu_372_p0 = mul_ln80_fu_372_p00;

assign mul_ln80_fu_372_p00 = shl_ln80_fu_914_p2;

assign mul_ln80_fu_372_p1 = zext_ln41_1_fu_610_p1;

assign mul_ln81_fu_376_p0 = zext_ln41_2_fu_618_p1;

assign mul_ln81_fu_376_p1 = zext_ln41_2_fu_618_p1;

assign mul_ln82_fu_380_p0 = zext_ln61_fu_773_p1;

assign mul_ln82_fu_380_p1 = mul_ln82_fu_380_p10;

assign mul_ln82_fu_380_p10 = $unsigned(zext_ln40_fu_528_p0);

assign mul_ln84_fu_405_p0 = mul_ln84_fu_405_p00;

assign mul_ln84_fu_405_p00 = trunc_ln84_11_reg_2078;

assign mul_ln84_fu_405_p1 = 44'd19;

assign out1_w_1_fu_1664_p2 = (zext_ln85_2_fu_1660_p1 + add_ln85_1_reg_2047);

assign out1_w_2_fu_1694_p2 = (zext_ln86_2_fu_1691_p1 + zext_ln86_1_fu_1687_p1);

assign out1_w_3_fu_1380_p2 = (add_ln84_17_fu_1273_p2 + trunc_ln84_3_fu_1263_p4);

assign out1_w_4_fu_1397_p2 = (add_ln88_1_fu_1391_p2 + add_ln88_fu_1386_p2);

assign out1_w_5_fu_1584_p2 = (trunc_ln84_fu_1418_p1 + trunc_ln84_5_reg_2058);

assign out1_w_6_fu_1589_p2 = (trunc_ln84_8_fu_1446_p4 + trunc_ln84_1_fu_1442_p1);

assign out1_w_7_fu_1595_p2 = (trunc_ln84_s_fu_1480_p4 + trunc_ln84_6_fu_1476_p1);

assign out1_w_8_fu_1601_p2 = (trunc_ln84_9_fu_1526_p1 + trunc_ln84_7_fu_1516_p4);

assign out1_w_9_fu_1607_p2 = (add_ln84_20_fu_1564_p2 + trunc_ln84_10_fu_1554_p4);

assign out1_w_fu_1631_p2 = (trunc_ln84_12_fu_1627_p1 + add_ln84_10_reg_1946);

assign sext_ln22_fu_430_p1 = $signed(trunc_ln22_1_reg_1785);

assign sext_ln97_fu_1613_p1 = $signed(trunc_ln97_1_reg_1791);

assign shl_ln1_fu_812_p3 = {{mul_ln74_fu_284_p2}, {1'd0}};

assign shl_ln2_fu_544_p3 = {{mul_ln40_4_fu_236_p2}, {1'd0}};

assign shl_ln30_fu_514_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out;

assign shl_ln30_fu_514_p2 = shl_ln30_fu_514_p0 << 32'd1;

assign shl_ln3_fu_561_p3 = {{mul_ln42_1_fu_240_p2}, {1'd0}};

assign shl_ln40_1_fu_1163_p3 = {{mul_ln40_5_reg_1921}, {1'd0}};

assign shl_ln40_2_fu_1170_p3 = {{mul_ln40_6_reg_1926}, {1'd0}};

assign shl_ln40_3_fu_735_p3 = {{mul_ln40_7_fu_268_p2}, {1'd0}};

assign shl_ln41_1_fu_575_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out;

assign shl_ln41_1_fu_575_p2 = shl_ln41_1_fu_575_p0 << 32'd1;

assign shl_ln41_2_fu_626_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out;

assign shl_ln41_2_fu_626_p2 = shl_ln41_2_fu_626_p0 << 32'd1;

assign shl_ln41_3_fu_641_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out;

assign shl_ln41_3_fu_641_p2 = shl_ln41_3_fu_641_p0 << 32'd1;

assign shl_ln41_4_fu_702_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out << 32'd1;

assign shl_ln41_5_fu_712_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out << 32'd1;

assign shl_ln41_6_fu_724_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out << 32'd1;

assign shl_ln41_fu_523_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out;

assign shl_ln41_fu_523_p2 = shl_ln41_fu_523_p0 << 32'd1;

assign shl_ln42_1_fu_657_p3 = {{mul_ln42_fu_244_p2}, {1'd0}};

assign shl_ln42_2_fu_694_p3 = {{mul_ln42_2_fu_252_p2}, {1'd0}};

assign shl_ln42_3_fu_1177_p3 = {{mul_ln42_3_reg_1931}, {1'd0}};

assign shl_ln42_4_fu_1184_p3 = {{mul_ln42_4_reg_1936}, {1'd0}};

assign shl_ln42_5_fu_748_p3 = {{mul_ln42_5_fu_272_p2}, {1'd0}};

assign shl_ln4_fu_824_p3 = {{mul_ln77_fu_288_p2}, {1'd0}};

assign shl_ln62_fu_779_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out << 32'd1;

assign shl_ln80_fu_914_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out << 32'd2;

assign shl_ln9_fu_1191_p3 = {{mul_ln68_reg_1941}, {1'd0}};

assign shl_ln_fu_804_p3 = {{mul_ln70_fu_280_p2}, {1'd0}};

assign tmp_fu_1679_p3 = add_ln86_fu_1673_p2[32'd25];

assign tmp_s_fu_1646_p4 = {{add_ln85_fu_1640_p2[43:26]}};

assign trunc_ln1_fu_858_p3 = {{trunc_ln75_fu_854_p1}, {1'd0}};

assign trunc_ln2_fu_870_p3 = {{trunc_ln76_fu_866_p1}, {1'd0}};

assign trunc_ln3_fu_882_p3 = {{trunc_ln77_fu_878_p1}, {1'd0}};

assign trunc_ln41_1_fu_1149_p1 = add_ln41_fu_1131_p2[24:0];

assign trunc_ln41_2_fu_1153_p1 = add_ln41_2_fu_1143_p2[24:0];

assign trunc_ln41_fu_486_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out;

assign trunc_ln41_fu_486_p1 = trunc_ln41_fu_486_p0[30:0];

assign trunc_ln4_fu_1297_p3 = {{trunc_ln81_reg_2012}, {1'd0}};

assign trunc_ln5_fu_995_p4 = {{arr_9_fu_908_p2[50:26]}};

assign trunc_ln63_1_fu_1087_p1 = add_ln63_2_fu_1077_p2[24:0];

assign trunc_ln63_fu_1083_p1 = add_ln63_fu_1065_p2[24:0];

assign trunc_ln66_1_fu_1043_p1 = add_ln65_fu_1033_p2[25:0];

assign trunc_ln66_fu_1039_p1 = mul_ln68_fu_276_p2[24:0];

assign trunc_ln67_fu_1047_p1 = mul_ln42_4_fu_264_p2[24:0];

assign trunc_ln68_fu_1051_p1 = mul_ln40_5_fu_248_p2[24:0];

assign trunc_ln6_fu_1201_p3 = {{trunc_ln66_reg_1962}, {1'd0}};

assign trunc_ln72_1_fu_985_p1 = add_ln72_2_fu_975_p2[24:0];

assign trunc_ln72_fu_981_p1 = add_ln72_fu_963_p2[24:0];

assign trunc_ln74_1_fu_850_p1 = arr_11_fu_832_p2[25:0];

assign trunc_ln74_fu_838_p1 = mul_ln74_fu_284_p2[24:0];

assign trunc_ln75_fu_854_p1 = mul_ln77_fu_288_p2[24:0];

assign trunc_ln76_fu_866_p1 = mul_ln42_5_fu_272_p2[24:0];

assign trunc_ln77_fu_878_p1 = mul_ln40_7_fu_268_p2[24:0];

assign trunc_ln7_fu_1208_p3 = {{trunc_ln67_reg_1972}, {1'd0}};

assign trunc_ln80_1_fu_1107_p1 = add_ln80_2_fu_1097_p2[25:0];

assign trunc_ln80_fu_1103_p1 = add_ln80_1_fu_1091_p2[25:0];

assign trunc_ln81_fu_1117_p1 = mul_ln42_3_fu_260_p2[24:0];

assign trunc_ln82_fu_1127_p1 = mul_ln40_6_fu_256_p2[24:0];

assign trunc_ln84_10_fu_1554_p4 = {{add_ln84_7_fu_1530_p2[50:26]}};

assign trunc_ln84_12_fu_1627_p1 = mul_ln84_fu_405_p2[25:0];

assign trunc_ln84_1_fu_1442_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add156_19_out[25:0];

assign trunc_ln84_3_fu_1263_p4 = {{add_ln84_1_fu_1239_p2[50:26]}};

assign trunc_ln84_4_fu_1311_p4 = {{add_ln84_2_fu_1277_p2[50:25]}};

assign trunc_ln84_6_fu_1476_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add136_18_out[24:0];

assign trunc_ln84_7_fu_1516_p4 = {{add_ln84_6_fu_1490_p2[50:25]}};

assign trunc_ln84_8_fu_1446_p4 = {{add_ln84_4_fu_1422_p2[50:25]}};

assign trunc_ln84_9_fu_1526_p1 = arr_12_fu_1510_p2[25:0];

assign trunc_ln84_fu_1418_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_46_3_fu_198_add173_110_out[24:0];

assign trunc_ln84_s_fu_1480_p4 = {{add_ln84_5_fu_1456_p2[50:26]}};

assign trunc_ln8_fu_1215_p3 = {{trunc_ln68_reg_1977}, {1'd0}};

assign trunc_ln9_fu_1304_p3 = {{trunc_ln82_reg_2022}, {1'd0}};

assign trunc_ln_fu_842_p3 = {{trunc_ln74_fu_838_p1}, {1'd0}};

assign zext_ln27_1_fu_476_p1 = mul_ln27_reg_1805;

assign zext_ln27_fu_472_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_9_out;

assign zext_ln27_fu_472_p1 = $unsigned(zext_ln27_fu_472_p0);

assign zext_ln30_fu_599_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_out;

assign zext_ln31_1_fu_519_p1 = mul_ln31_reg_1855;

assign zext_ln31_fu_481_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_8_out;

assign zext_ln31_fu_481_p1 = $unsigned(zext_ln31_fu_481_p0);

assign zext_ln40_1_fu_569_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out;

assign zext_ln40_1_fu_569_p1 = $unsigned(zext_ln40_1_fu_569_p0);

assign zext_ln40_2_fu_646_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out;

assign zext_ln40_3_fu_532_p1 = mul_ln27_reg_1805;

assign zext_ln40_4_fu_539_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out;

assign zext_ln40_4_fu_539_p1 = $unsigned(zext_ln40_4_fu_539_p0);

assign zext_ln40_5_fu_687_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_3_out;

assign zext_ln40_fu_528_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_7_out;

assign zext_ln41_10_fu_767_p1 = shl_ln41_4_fu_702_p2;

assign zext_ln41_1_fu_610_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_1_out;

assign zext_ln41_2_fu_618_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_2_out;

assign zext_ln41_6_fu_675_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out;

assign zext_ln41_9_fu_761_p1 = shl_ln41_6_fu_724_p2;

assign zext_ln42_1_fu_650_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_5_out;

assign zext_ln42_1_fu_650_p1 = $unsigned(zext_ln42_1_fu_650_p0);

assign zext_ln42_2_fu_708_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_6_out;

assign zext_ln42_3_fu_718_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_181_arg1_r_4_out;

assign zext_ln42_fu_552_p1 = mul_ln31_reg_1855;

assign zext_ln61_fu_773_p1 = mul_ln61_reg_1871;

assign zext_ln68_fu_794_p1 = mul_ln61_reg_1871;

assign zext_ln70_fu_799_p1 = mul_ln65_reg_1877;

assign zext_ln84_1_fu_959_p1 = lshr_ln_fu_949_p4;

assign zext_ln84_2_fu_1198_p1 = lshr_ln84_1_reg_1952;

assign zext_ln84_3_fu_1255_p1 = lshr_ln84_2_fu_1245_p4;

assign zext_ln84_4_fu_1293_p1 = lshr_ln84_3_fu_1283_p4;

assign zext_ln84_5_fu_1415_p1 = lshr_ln84_4_reg_2053;

assign zext_ln84_6_fu_1438_p1 = lshr_ln84_5_fu_1428_p4;

assign zext_ln84_7_fu_1472_p1 = lshr_ln84_6_fu_1462_p4;

assign zext_ln84_8_fu_1506_p1 = lshr_ln84_7_fu_1496_p4;

assign zext_ln84_9_fu_1546_p1 = lshr_ln84_8_fu_1536_p4;

assign zext_ln85_1_fu_1656_p1 = tmp_s_fu_1646_p4;

assign zext_ln85_2_fu_1660_p1 = tmp_s_fu_1646_p4;

assign zext_ln85_fu_1637_p1 = add_ln84_10_reg_1946;

assign zext_ln86_1_fu_1687_p1 = tmp_fu_1679_p3;

assign zext_ln86_2_fu_1691_p1 = add_ln86_1_reg_2063;

assign zext_ln86_fu_1670_p1 = add_ln85_1_reg_2047;

always @ (posedge ap_clk) begin
    zext_ln27_1_reg_1838[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln31_reg_1850[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln41_6_reg_1915[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
