{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "import vertexai # to interact with googles code chatbot ai\n",
    "from vertexai.preview.language_models import CodeChatModel, ChatModel, InputOutputTextPair, ChatMessage,CodeGenerationModel, TextGenerationModel\n",
    "import google\n",
    "import openai\n",
    "\n",
    "\n",
    "import syfco # to convert between different form\n",
    "import bosy\n",
    "\n",
    "import benchmark\n",
    "from benchmark import Benchmark, build_prompt\n",
    "\n",
    "import verify # used to verify verilog solutions\n",
    "import prompting # prompting helper class\n",
    "import json\n",
    "import os\n",
    "\n",
    "# both for handling async stuff\n",
    "import asyncio\n",
    "\n",
    "from dotenv import load_dotenv\n",
    "load_dotenv()  # take environment variables from .env.\n",
    "\n",
    "import csv # to write the benchmark results to a csv file\n",
    "from utils import *"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "def generate_module_signature(bm: Benchmark, params=None, module_name=\"fsm\"):\n",
    "    if params == None:\n",
    "        params = bm.generate_params\n",
    "    spec = read_file(bm.specification)\n",
    "    inputs = syfco.inputs(spec, overwrite_params=params)\n",
    "    outputs = syfco.outputs(spec, overwrite_params=params)\n",
    "    return f\"\"\"module {module_name} ({\n",
    "    \", \".join(\n",
    "      [\"input \" + inp for inp in inputs] + [\"output reg \" + out for out in outputs]\n",
    "    )\n",
    "  })\"\"\"\n"
   ]
  },
  {
   "attachments": {},
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Used packages:\n",
    "google-cloud-aiplatform\n",
    "docker"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "vertexai.init(project=\"rg-finkbeiner-30141001\", location=\"us-central1\")\n",
    "chat_model = ChatModel.from_pretrained(\"chat-bison\")\n",
    "code_model = CodeChatModel.from_pretrained(\"codechat-bison\")\n",
    "parameters = {\n",
    "    \"temperature\": 0.5,\n",
    "    \"max_output_tokens\": 1024\n",
    "}\n",
    "openai.api_key = os.getenv(\"OPENAI_KEY\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "benchmarks = [\n",
    "    Benchmark(bm, \"../../verilog/\") for bm in json.loads(read_file(\"benchmarks.json\"))\n",
    "]\n",
    "benchmarks_auto = [\n",
    "    Benchmark(bm, \"\") for bm in json.loads(read_file(\"benchmarks_auto.json\"))\n",
    "]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "from prompting import interpolate_string\n",
    "import time\n",
    "\n",
    "class ExamplesPrompt(prompting.DefaultPromptTemplate):\n",
    "  def add_example(self, replacements: dict = {}):\n",
    "    pair = InputOutputTextPair(replacements[\"SPEC\"], \"```verilog\\n\" + replacements[\"IMPL\"] + \"\\n```\")\n",
    "    self.examples.append(pair)\n",
    "  def build_prompt(self, replacements: dict = {}):\n",
    "    return interpolate_string(\n",
    "      self._start + \"\\n\" + self._question,\n",
    "      replacements,\n",
    "    ), self.examples\n",
    "class ExpertPrompt(prompting.DefaultPromptTemplate):\n",
    "  _start = \"Simulate a brilliant computer scientist which is an expert in writing Verilog code such that it satisfies a specification in LTL. At first the expert will be shown some automatically generated examples fro smaller parameter values. Afterwards, he will be asked to write a solution for a bigger specification. It is of upmost importance that the code follows the specification. The prior examples can be used as a basis to start from.\"\n",
    "  _example = \"Here is a correct example for %PARAMS%. It satisfies the LTL specification %SPEC%:\\n%IMPL%\"\n",
    "  _question = \"Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable. Only output the verilog module and nothing else. LTL Specification:\\n%SPEC%\"\n",
    "\n",
    "class OpenAIPrompt(prompting.DefaultPromptTemplate):\n",
    "  def add_example(self, replacements: dict = {}):\n",
    "    pair = (replacements[\"SPEC\"], \"```verilog\\n\" + replacements[\"IMPL\"] + \"\\n```\")\n",
    "    self.examples.append(pair)\n",
    "  def build_prompt(self, replacements: dict = {}):\n",
    "    messages = [\n",
    "      {\"role\": \"system\", \"content\": self._start}\n",
    "    ]\n",
    "    for spec, code in self.examples:\n",
    "      messages += [\n",
    "        {\"role\": \"user\", \"content\": interpolate_string(self._question, replacements={\"SPEC\": spec})},\n",
    "        {\"role\": \"assistant\", \"content\": code}\n",
    "      ]\n",
    "    messages.append({\n",
    "      \"role\": \"user\",\n",
    "      \"content\": interpolate_string(self._question, replacements)\n",
    "    })\n",
    "    return messages\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n",
      "1\n",
      "2\n",
      "3\n",
      "4\n",
      "5\n",
      "6\n",
      "7\n",
      "8\n",
      "9\n",
      "10\n",
      "11\n",
      "12\n",
      "13\n",
      "14\n",
      "15\n",
      "16\n",
      "17\n",
      "18\n",
      "19\n",
      "20\n",
      "21\n",
      "22\n",
      "Starting benchmark amba_decomposed_arbiter/bosy\n",
      "Starting benchmark amba_decomposed_arbiter/strix\n",
      "Starting benchmark amba_decomposed_arbiter/none\n",
      "Here is a Verilog module that fulfills the specified expectations:\n",
      "\n",
      "```verilog\n",
      "module Module (\n",
      "  input wire request_2,\n",
      "  input wire request_1,\n",
      "  input wire request_0,\n",
      "  input wire grant_3,\n",
      "  input wire grant_2,\n",
      "  input wire grant_1,\n",
      "  input wire grant_0\n",
      ");\n",
      "\n",
      "  reg property1, property2;\n",
      "  \n",
      "  always @(posedge clk) begin\n",
      "    if (reset) begin\n",
      "      property1 <= 1'b0;\n",
      "      property2 <= 1'b0;\n",
      "    end else begin\n",
      "      property1 <= ((1'b1 && ~request_2 && ~request_1 && ~request_0) -> (1'b1 && ~grant_3 && ~grant_2 && ~grant_1 && ~grant_0)) &&\n",
      "                   ((1'b1 && ~request_2 && ~request_1 && request_0) -> (1'b1 && ~grant_3 && ~grant_2 && ~grant_1 && grant_0)) &&\n",
      "                   ((1'b1 && ~request_2 && request_1 && ~request_0) -> (1'b1 && ~grant_3 && ~grant_2 && grant_1 && ~grant_0)) &&\n",
      "                   ((1'b1 && ~request_2 && request_1 && request_0) -> (1'b1 && ~grant_3 && ~grant_2 && grant_1 && grant_0)) &&\n",
      "                   ((1'b1 && request_2 && ~request_1 && ~request_0) -> (1'b1 && ~grant_3 && grant_2 && ~grant_1 && ~grant_0)) &&\n",
      "                   ((1'b1 && request_2 && ~request_1 && request_0) -> (1'b1 && ~grant_3 && grant_2 && ~grant_1 && grant_0)) &&\n",
      "                   ((1'b1 && request_2 && request_1 && ~request_0) -> (1'b1 && ~grant_3 && grant_2 && grant_1 && ~grant_0)) &&\n",
      "                   ((1'b1 && request_2 && request_1 && request_0) -> (1'b1 && ~grant_3 && grant_2 && grant_1 && grant_0));\n",
      "                   \n",
      "      property2 <= (1'b1 && (grant_0 <-> $past(grant_0))) &&\n",
      "                   (1'b1 && (grant_1 <-> $past(grant_1))) &&\n",
      "                   (1'b1 && (grant_2 <-> $past(grant_2)));\n",
      "    end\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "Please note that you need to provide a clock (`clk`) and a reset (`reset`) to the module for proper operation. Also, make sure to replace `clk` and `reset` with the actual names of your clock and reset signals.\n",
      "Starting benchmark shift/bosyStarting benchmark shift/strix\n",
      "\n",
      "Starting benchmark shift/none\n",
      "Sure! Here's a Verilog module that fulfills the specified expectations:\n",
      "\n",
      "```verilog\n",
      "module ltl_module (\n",
      "  input [15:0] in,\n",
      "  output [15:0] out\n",
      ");\n",
      "\n",
      "  reg [15:0] out_reg;\n",
      "\n",
      "  always @(*) begin\n",
      "    out_reg[0] = in[15];\n",
      "    out_reg[1] = in[0];\n",
      "    out_reg[2] = in[1];\n",
      "    out_reg[3] = in[2];\n",
      "    out_reg[4] = in[3];\n",
      "    out_reg[5] = in[4];\n",
      "    out_reg[6] = in[5];\n",
      "    out_reg[7] = in[6];\n",
      "    out_reg[8] = in[7];\n",
      "    out_reg[9] = in[8];\n",
      "    out_reg[10] = in[9];\n",
      "    out_reg[11] = in[10];\n",
      "    out_reg[12] = in[11];\n",
      "    out_reg[13] = in[12];\n",
      "    out_reg[14] = in[13];\n",
      "    out_reg[15] = in[14];\n",
      "  end\n",
      "\n",
      "  assign out = out_reg;\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "In this module, the input `in` is connected to the output `out` through a register `out_reg`. The values of `out_reg` are assigned based on the specified mapping, where each bit of `in` is connected to the corresponding bit of `out` with a one-bit shift.\n",
      "\n",
      "Note that this code assumes that the input and output ports are 16-bit wide, as specified in the LTL formula.\n",
      "```verilog\n",
      "module shift (\n",
      "  input in_0,\n",
      "  input in_1,\n",
      "  input in_2,\n",
      "  input in_3,\n",
      "  input in_4,\n",
      "  input in_5,\n",
      "  input in_6,\n",
      "  input in_7,\n",
      "  input in_8,\n",
      "  input in_9,\n",
      "  input in_10,\n",
      "  input in_11,\n",
      "  input in_12,\n",
      "  input in_13,\n",
      "  input in_14,\n",
      "  input in_15,\n",
      "  output reg out_0,\n",
      "  output reg out_1,\n",
      "  output reg out_2,\n",
      "  output reg out_3,\n",
      "  output reg out_4,\n",
      "  output reg out_5,\n",
      "  output reg out_6,\n",
      "  output reg out_7,\n",
      "  output reg out_8,\n",
      "  output reg out_9,\n",
      "  output reg out_10,\n",
      "  output reg out_11,\n",
      "  output reg out_12,\n",
      "  output reg out_13,\n",
      "  output reg out_14,\n",
      "  output reg out_15\n",
      ");\n",
      "  assign out_0 = in_15;\n",
      "  assign out_1 = in_0;\n",
      "  assign out_2 = in_1;\n",
      "  assign out_3 = in_2;\n",
      "  assign out_4 = in_3;\n",
      "  assign out_5 = in_4;\n",
      "  assign out_6 = in_5;\n",
      "  assign out_7 = in_6;\n",
      "  assign out_8 = in_7;\n",
      "  assign out_9 = in_8;\n",
      "  assign out_10 = in_9;\n",
      "  assign out_11 = in_10;\n",
      "  assign out_12 = in_11;\n",
      "  assign out_13 = in_12;\n",
      "  assign out_14 = in_13;\n",
      "  assign out_15 = in_14;\n",
      "endmodule\n",
      "```\n",
      "```verilog\n",
      "module simple_arbiter_enc(request_0, request_1, request_2, grant_0, grant_1, grant_2, grant_3);\n",
      "  input request_0;\n",
      "  input request_1;\n",
      "  input request_2;\n",
      "  output grant_0;\n",
      "  output grant_1;\n",
      "  output grant_2;\n",
      "  output grant_3;\n",
      "  reg [3:0] state;\n",
      "\n",
      "  assign grant_0 = ((state == 2) && 1 || (state == 6) && 1 || (state == 14) && 1 || (state == 15) && 1 || (state == 10) && 1 || (state == 11) && 1 || (state == 12) && 1 || (state == 13) && 1 || (state == 4) && !(request_2 && request_1 && request_0) || (state == 5) && !(request_2 && request_1 && request_0) || (state == 8) && !(request_2 && request_1 && request_0) || (state == 9) && !(request_2 && request_1 && request_0) || (state == 0) && !(request_2 && request_1 && request_0) || (state == 1) && !(request_2 && request_1 && request_0)) ? 1 : 0;\n",
      "  assign grant_1 = ((state == 0) && 1 || (state == 1) && 1 || (state == 2) && 1 || (state == 3) && !(request_2 && request_1 && request_0) || (state == 7) && 1 || (state == 8) && !(request_2 && request_1 && request_0) || (state == 9) && !(request_2 && request_1 && request_0) || (state == 13) && 1 || (state == 4) && (request_2 && request_1 && request_0) || (state == 5) && (request_2 && request_1 && request_0) || (state == 10) && 1 || (state == 11) && 1) ? 1 : 0;\n",
      "  assign grant_2 = ((state == 4) && 1 || (state == 5) && 1 || (state == 6) && 1 || (state == 7) && 1 || (state == 12) && 1 || (state == 13) && 1 || (state == 14) && 1 || (state == 15) && 1 || (state == 8) && (request_2 && request_1 && request_0) || (state == 9) && (request_2 && request_1 && request_0) || (state == 10) && (request_2 && request_1 && request_0) || (state == 11) && (request_2 && request_1 && request_0) || (state == 0) && !(request_2 && request_1 && request_0) || (state == 1) && !(request_2 && request_1 && request_0) || (state == 2) && !(request_2 && request_1 && request_0) || (state == 3) && !(request_2 && request_1 && request_0)) ? 1 : 0;\n",
      "  assign grant_3 = (0) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      3: \n",
      "           state = 7;\n",
      "\n",
      "      2: \n",
      "           state = 6;\n",
      "\n",
      "      6: \n",
      "           state = 5;\n",
      "\n",
      "      7: \n",
      "           state = 2;\n",
      "\n",
      "      5: \n",
      "           state = 1;\n",
      "\n",
      "      4: \n",
      "           state = 3;\n",
      "\n",
      "      1: \n",
      "           state = 7;\n",
      "\n",
      "      0: \n",
      "           state = 6;\n",
      "\n",
      "      10: \n",
      "           state = 14;\n",
      "\n",
      "      11: \n",
      "           state = 15;\n",
      "\n",
      "      15: \n",
      "           state = 13;\n",
      "\n",
      "      14: \n",
      "           state = 12;\n",
      "\n",
      "      13: \n",
      "           state = 11;\n",
      "\n",
      "      12: \n",
      "           state = 10;\n",
      "\n",
      "      9: \n",
      "           state = 13;\n",
      "\n",
      "      8: \n",
      "           state = 9;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```\n",
      "Starting benchmark simple_arbiter/bosyStarting benchmark simple_arbiter/strix\n",
      "\n",
      "Starting benchmark simple_arbiter/none\n",
      "Sure! Here's a Verilog module that fulfills the specified expectations:\n",
      "\n",
      "```verilog\n",
      "module FormalVerificationModule (\n",
      "  input wire r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7,\n",
      "  input wire g_0, g_1, g_2, g_3, g_4, g_5, g_6, g_7\n",
      ");\n",
      "\n",
      "  reg [7:0] g_values;\n",
      "  reg property_hold;\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    // Update g_values register\n",
      "    g_values <= {g_7, g_6, g_5, g_4, g_3, g_2, g_1, g_0};\n",
      "\n",
      "    // Check property\n",
      "    if (\n",
      "      ((r_0 && !g_0) -> (g_values[0] && !g_0)) &&\n",
      "      ((!r_0 && g_0) -> (g_values[0] && !r_0)) &&\n",
      "      (F(!(r_0 && g_0))) &&\n",
      "      ((r_1 && !g_1) -> (g_values[1] && !g_1)) &&\n",
      "      ((!r_1 && g_1) -> (g_values[1] && !r_1)) &&\n",
      "      (F(!(r_1 && g_1))) &&\n",
      "      ((r_2 && !g_2) -> (g_values[2] && !g_2)) &&\n",
      "      ((!r_2 && g_2) -> (g_values[2] && !r_2)) &&\n",
      "      (F(!(r_2 && g_2))) &&\n",
      "      ((r_3 && !g_3) -> (g_values[3] && !g_3)) &&\n",
      "      ((!r_3 && g_3) -> (g_values[3] && !r_3)) &&\n",
      "      (F(!(r_3 && g_3))) &&\n",
      "      ((r_4 && !g_4) -> (g_values[4] && !g_4)) &&\n",
      "      ((!r_4 && g_4) -> (g_values[4] && !r_4)) &&\n",
      "      (F(!(r_4 && g_4))) &&\n",
      "      ((r_5 && !g_5) -> (g_values[5] && !g_5)) &&\n",
      "      ((!r_5 && g_5) -> (g_values[5] && !r_5)) &&\n",
      "      (F(!(r_5 && g_5))) &&\n",
      "      ((r_6 && !g_6) -> (g_values[6] && !g_6)) &&\n",
      "      ((!r_6 && g_6) -> (g_values[6] && !r_6)) &&\n",
      "      (F(!(r_6 && g_6))) &&\n",
      "      ((r_7 && !g_7) -> (g_values[7] && !g_7)) &&\n",
      "      ((!r_7 && g_7) -> (g_values[7] && !r_7)) &&\n",
      "      (F(!(r_7 && g_7)))\n",
      "    ) begin\n",
      "      property_hold <= 1'b1;\n",
      "    end else begin\n",
      "      property_hold <= 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    // Check property\n",
      "    if (\n",
      "      !g_0 && !g_1 && !g_2 && !g_3 &&\n",
      "      (!g_4 && !g_5 && (!g_6 && 1'b1 || 1'b1 && (!g_7)) || (!g_4 && 1'b1 || 1'b1 && (!g_5)) && (!g_6 && !g_7)) ||\n",
      "      (!g_0 && !g_1 && (!g_2 && 1'b1 || 1'b1 && (!g_3)) || (!g_0 && 1'b1 || 1'b1 && (!g_1)) && (!g_2 && !g_3)) &&\n",
      "      (!g_4 && !g_5 && !g_6 && !g_7)\n",
      "    ) begin\n",
      "      property_hold <= 1'b1;\n",
      "    end else begin\n",
      "      property_hold <= 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    // Check property\n",
      "    if (r_0) begin\n",
      "      property_hold <= F(g_0);\n",
      "    end else if (r_1) begin\n",
      "      property_hold <= F(g_1);\n",
      "    end else if (r_2) begin\n",
      "      property_hold <= F(g_2);\n",
      "    end else if (r_3) begin\n",
      "      property_hold <= F(g_3);\n",
      "    end else if (r_4) begin\n",
      "      property_hold <= F(g_4);\n",
      "    end else if (r_5) begin\n",
      "      property_hold <= F(g_5);\n",
      "    end else if (r_6) begin\n",
      "      property_hold <= F(g_6);\n",
      "    end else if (r_7) begin\n",
      "      property_hold <= F(g_7);\n",
      "    end else begin\n",
      "      property_hold <= 1'b0;\n",
      "    end\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "Please note that this code assumes the existence of a clock signal (`clk`) and that the properties are checked on the rising edge of the clock. Additionally, the `F` operator is implemented using a separate always block for each property.\n",
      "\n",
      "Let me know if you have any further questions!\n",
      "Sure! Here is the Verilog module that fulfills the specified expectations:\n",
      "\n",
      "```verilog\n",
      "module MyModule (\n",
      "  input wire G,\n",
      "  input wire F,\n",
      "  input wire ALLREADY,\n",
      "  input wire HGRANT_0,\n",
      "  input wire HGRANT_1,\n",
      "  input wire HGRANT_2,\n",
      "  input wire HGRANT_3,\n",
      "  input wire HGRANT_4,\n",
      "  input wire HGRANT_5,\n",
      "  input wire HGRANT_6,\n",
      "  input wire HGRANT_7,\n",
      "  input wire HBUSREQ_0,\n",
      "  input wire HBUSREQ_1,\n",
      "  input wire HBUSREQ_2,\n",
      "  input wire HBUSREQ_3,\n",
      "  input wire HBUSREQ_4,\n",
      "  input wire HBUSREQ_5,\n",
      "  input wire HBUSREQ_6,\n",
      "  input wire HBUSREQ_7,\n",
      "  input wire BUSREQ,\n",
      "  output wire DECIDE\n",
      ");\n",
      "\n",
      "  reg G_F_ALLREADY;\n",
      "  reg G_HGRANT;\n",
      "  reg G_HBUSREQ;\n",
      "  reg G_DECIDE;\n",
      "\n",
      "  always @(posedge G) begin\n",
      "    G_F_ALLREADY <= F && ALLREADY;\n",
      "    G_HGRANT <= (!HGRANT_0 && !HGRANT_1 && !HGRANT_2 && !HGRANT_3 && (!HGRANT_4 && !HGRANT_5 && (!HGRANT_6 && true || true && (!HGRANT_7)) || (!HGRANT_4 && true || true && (!HGRANT_5)) && (!HGRANT_6 && !HGRANT_7)) || (!HGRANT_0 && !HGRANT_1 && (!HGRANT_2 && true || true && (!HGRANT_3)) || (!HGRANT_0 && true || true && (!HGRANT_1)) && (!HGRANT_2 && !HGRANT_3)) && (!HGRANT_4 && !HGRANT_5 && !HGRANT_6 && !HGRANT_7)) && (HGRANT_0 || HGRANT_1 || HGRANT_2 || HGRANT_3 || HGRANT_4 || HGRANT_5 || HGRANT_6 || HGRANT_7) && (!ALLREADY -> (HGRANT_0 && HGRANT_1 && HGRANT_2 && HGRANT_3 && HGRANT_4 && HGRANT_5 && HGRANT_6 && HGRANT_7));\n",
      "    G_HBUSREQ <= (HBUSREQ_0 && HBUSREQ_1 && HBUSREQ_2 && HBUSREQ_3 && HBUSREQ_4 && HBUSREQ_5 && HBUSREQ_6 && HBUSREQ_7) && DECIDE;\n",
      "    G_DECIDE <= (!ALLREADY && (HGRANT_0 || HGRANT_1 || HGRANT_2 || HGRANT_3 || HGRANT_4 || HGRANT_5 || HGRANT_6 || HGRANT_7)) && (HGRANT_0 && !HGRANT_1 && !HGRANT_2 && !HGRANT_3 && !HGRANT_4 && !HGRANT_5 && !HGRANT_6 && !HGRANT_7);\n",
      "  end\n",
      "\n",
      "  assign DECIDE = G_DECIDE;\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "Please note that this code assumes that the inputs `G`, `F`, `ALLREADY`, `HGRANT_0`, `HGRANT_1`, `HGRANT_2`, `HGRANT_3`, `HGRANT_4`, `HGRANT_5`, `HGRANT_6`, `HGRANT_7`, `HBUSREQ_0`, `HBUSREQ_1`, `HBUSREQ_2`, `HBUSREQ_3`, `HBUSREQ_4`, `HBUSREQ_5`, `HBUSREQ_6`, `HBUSREQ_7`, and `BUSREQ` are synchronous to a clock signal `G`.\n",
      "```verilog\n",
      "module shift(in_0, in_1, in_2, in_3, in_4, in_5, in_6, in_7, in_8, in_9, in_10, in_11, in_12, in_13, in_14, in_15, out_0, out_1, out_2, out_3, out_4, out_5, out_6, out_7, out_8, out_9, out_10, out_11, out_12, out_13, out_14, out_15);\n",
      "  input in_0;\n",
      "  input in_1;\n",
      "  input in_2;\n",
      "  input in_3;\n",
      "  input in_4;\n",
      "  input in_5;\n",
      "  input in_6;\n",
      "  input in_7;\n",
      "  input in_8;\n",
      "  input in_9;\n",
      "  input in_10;\n",
      "  input in_11;\n",
      "  input in_12;\n",
      "  input in_13;\n",
      "  input in_14;\n",
      "  input in_15;\n",
      "  output out_0;\n",
      "  output out_1;\n",
      "  output out_2;\n",
      "  output out_3;\n",
      "  output out_4;\n",
      "  output out_5;\n",
      "  output out_6;\n",
      "  output out_7;\n",
      "  output out_8;\n",
      "  output out_9;\n",
      "  output out_10;\n",
      "  output out_11;\n",
      "  output out_12;\n",
      "  output out_13;\n",
      "  output out_14;\n",
      "  output out_15;\n",
      "  reg [0:0] state;\n",
      "\n",
      "  assign out_0 = ((state == 0) && in_15) ? 1 : 0;\n",
      "  assign out_1 = ((state == 0) && in_0) ? 1 : 0;\n",
      "  assign out_2 = ((state == 0) && in_1) ? 1 : 0;\n",
      "  assign out_3 = ((state == 0) && in_2) ? 1 : 0;\n",
      "  assign out_4 = ((state == 0) && in_3) ? 1 : 0;\n",
      "  assign out_5 = ((state == 0) && in_4) ? 1 : 0;\n",
      "  assign out_6 = ((state == 0) && in_5) ? 1 : 0;\n",
      "  assign out_7 = ((state == 0) && in_6) ? 1 : 0;\n",
      "  assign out_8 = ((state == 0) && in_7) ? 1 : 0;\n",
      "  assign out_9 = ((state == 0) && in_8) ? 1 : 0;\n",
      "  assign out_10 = ((state == 0) && in_9) ? 1 : 0;\n",
      "  assign out_11 = ((state == 0) && in_10) ? 1 : 0;\n",
      "  assign out_12 = ((state == 0) && in_11) ? 1 : 0;\n",
      "  assign out_13 = ((state == 0) && in_12) ? 1 : 0;\n",
      "  assign out_14 = ((state == 0) && in_13) ? 1 : 0;\n",
      "  assign out_15 = ((state == 0) && in_14) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      0: \n",
      "           state = 0;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "```\n",
      "Sure! Here is a Verilog module that fulfills the given expectations:\n",
      "\n",
      "```verilog\n",
      "module FormalVerificationModule (\n",
      "  input wire r_0,\n",
      "  input wire r_1,\n",
      "  input wire r_2,\n",
      "  input wire r_3,\n",
      "  input wire r_4,\n",
      "  input wire r_5,\n",
      "  input wire r_6,\n",
      "  input wire r_7,\n",
      "  input wire r_8,\n",
      "  input wire r_9,\n",
      "  input wire r_10,\n",
      "  input wire r_11,\n",
      "  input wire r_12,\n",
      "  input wire r_13,\n",
      "  input wire r_14,\n",
      "  input wire r_15,\n",
      "  input wire r_16,\n",
      "  input wire r_17,\n",
      "  input wire r_18,\n",
      "  input wire r_19,\n",
      "  input wire r_20,\n",
      "  input wire r_21,\n",
      "  input wire r_22,\n",
      "  input wire r_23,\n",
      "  input wire r_24,\n",
      "  input wire r_25,\n",
      "  input wire r_26,\n",
      "  input wire r_27,\n",
      "  input wire r_28,\n",
      "  input wire r_29,\n",
      "  input wire r_30,\n",
      "  input wire r_31,\n",
      "  output wire g_0,\n",
      "  output wire g_1,\n",
      "  output wire g_2,\n",
      "  output wire g_3,\n",
      "  output wire g_4,\n",
      "  output wire g_5,\n",
      "  output wire g_6,\n",
      "  output wire g_7,\n",
      "  output wire g_8,\n",
      "  output wire g_9,\n",
      "  output wire g_10,\n",
      "  output wire g_11,\n",
      "  output wire g_12,\n",
      "  output wire g_13,\n",
      "  output wire g_14,\n",
      "  output wire g_15,\n",
      "  output wire g_16,\n",
      "  output wire g_17,\n",
      "  output wire g_18,\n",
      "  output wire g_19,\n",
      "  output wire g_20,\n",
      "  output wire g_21,\n",
      "  output wire g_22,\n",
      "  output wire g_23,\n",
      "  output wire g_24,\n",
      "  output wire g_25,\n",
      "  output wire g_26,\n",
      "  output wire g_27,\n",
      "  output wire g_28,\n",
      "  output wire g_29,\n",
      "  output wire g_30,\n",
      "  output wire g_31\n",
      ");\n",
      "\n",
      "  reg [31:0] g;\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    g <= \n",
      "      (!g_0 && !g_1 && !g_2 && !g_3 && !g_4 && !g_5 && !g_6 && !g_7 && \n",
      "       !g_8 && !g_9 && !g_10 && !g_11 && !g_12 && !g_13 && !g_14 && !g_15 && \n",
      "       (!g_16 && !g_17 && !g_18 && !g_19 && !g_20 && !g_21 && !g_22 && !g_23 && \n",
      "        (!g_24 && !g_25 && !g_26 && !g_27 && (!g_28 && !g_29 && \n",
      "         (!g_30 && true || true && (!g_31)) || \n",
      "         (!g_28 && true || true && (!g_29)) && (!g_30 && !g_31)) || \n",
      "        (!g_24 && !g_25 && (!g_26 && true || true && (!g_27)) || \n",
      "         (!g_24 && true || true && (!g_25)) && (!g_26 && !g_27)) && \n",
      "        (!g_28 && !g_29 && !g_30 && !g_31)) || \n",
      "       (!g_16 && !g_17 && !g_18 && !g_19 && \n",
      "        (!g_20 && !g_21 && (!g_22 && true || true && (!g_23)) || \n",
      "         (!g_20 && true || true && (!g_21)) && (!g_22 && !g_23)) || \n",
      "        (!g_16 && !g_17 && (!g_18 && true || true && (!g_19)) || \n",
      "         (!g_16 && true || true && (!g_17)) && (!g_18 && !g_19)) && \n",
      "        (!g_20 && !g_21 && !g_22 && !g_23)) && \n",
      "       (!g_24 && !g_25 && !g_26 && !g_27 && !g_28 && !g_29 && !g_30 && !g_31)) || \n",
      "      (!g_0 && !g_1 && !g_2 && !g_3 && !g_4 && !g_5 && !g_6 && !g_7 && \n",
      "       (!g_8 && !g_9 && !g_10 && !g_11 && \n",
      "        (!g_12 && !g_13 && (!g_14 && true || true && (!g_15)) || \n",
      "         (!g_12 && true || true && (!g_13)) && (!g_14 && !g_15)) || \n",
      "        (!g_8 && !g_9 && (!g_10 && true || true && (!g_11)) || \n",
      "         (!g_8 && true || true && (!g_9)) && (!g_10 && !g_11)) && \n",
      "        (!g_12 && !g_13 && !g_14 && !g_15)) || \n",
      "       (!g_0 && !g_1 && !g_2 && !g_3 && \n",
      "        (!g_4 && !g_5 && (!g_6 && true || true && (!g_7)) || \n",
      "         (!g_4 && true || true && (!g_5)) && (!g_6 && !g_7)) || \n",
      "        (!g_0 && !g_1 && (!g_2 && true || true && (!g_3)) || \n",
      "         (!g_0 && true || true && (!g_1)) && (!g_2 && !g_3)) && \n",
      "        (!g_4 && !g_5 && !g_6 && !g_7)) && \n",
      "       (!g_8 && !g_9 && !g_10 && !g_11 && !g_12 && !g_13 && !g_14 && !g_15)) && \n",
      "      (!g_16 && !g_17 && !g_18 && !g_19 && !g_20 && !g_21 && !g_22 && !g_23 && \n",
      "       !g_24 && !g_25 && !g_26 && !g_27 && !g_28 && !g_29 && !g_30 && !g_31);\n",
      "\n",
      "    g_0 <= r_0 && !g[0];\n",
      "    g_1 <= r_1 && !g[1];\n",
      "    g_2 <= r_2 && !g[2];\n",
      "    g_3 <= r_3 && !g[3];\n",
      "    g_4 <= r_4 && !g[4];\n",
      "    g_5 <= r_5 && !g[5];\n",
      "    g_6 <= r_6 && !g[6];\n",
      "    g_7 <= r_7 && !g[7];\n",
      "    g_8 <= r_8 && !g[8];\n",
      "    g_9 <= r_9 && !g[9];\n",
      "    g_10 <= r_10 && !g[10];\n",
      "    g_11 <= r_11 && !g[11];\n",
      "    g_12 <= r_12 && !g[12];\n",
      "    g_13 <= r_13 && !g[13];\n",
      "    g_14 <= r_14 && !g[14];\n",
      "    g_15 <= r_15 && !g[15];\n",
      "    g_16 <= r_16 && !g[16];\n",
      "    g_17 <= r_17 && !g[17];\n",
      "    g_18 <= r_18 && !g[18];\n",
      "    g_19 <= r_19 && !g[19];\n",
      "    g_20 <= r_20 && !g[20];\n",
      "    g_21 <= r_21 && !g[21];\n",
      "    g_22 <= r_22 && !g[22];\n",
      "    g_23 <= r_23 && !g[23];\n",
      "    g_24 <= r_24 && !g[24];\n",
      "    g_25 <= r_25 && !g[25];\n",
      "    g_26 <= r_26 && !g[26];\n",
      "    g_27 <= r_27 && !g[27];\n",
      "    g_28 <= r_28 && !g[28];\n",
      "    g_29 <= r_29 && !g[29];\n",
      "    g_30 <= r_30 && !g[30];\n",
      "    g_31 <= r_31 && !g[31];\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "Please note that the code assumes the existence of a clock signal `clk` which is not specified in the expectations. You will need to provide the appropriate clock signal in your testbench to drive the module.\n",
      "The provided LTL specification is quite complex and the resulting Verilog code would be very large and difficult to understand. Instead, I will provide a high-level description of the module that fulfills the given specification.\n",
      "\n",
      "```verilog\n",
      "module complex_arbiter (\n",
      "  input [31:0] r,\n",
      "  output reg [31:0] g\n",
      ");\n",
      "  reg [31:0] l;\n",
      "  initial begin\n",
      "    l = 0;\n",
      "  end\n",
      "  always @(posedge $global_clock) begin\n",
      "    l <= ~l;\n",
      "    g <= (!l) & (!r);\n",
      "  end\n",
      "endmodule\n",
      "```\n",
      "\n",
      "In this module, we have a 32-bit input `r` representing the 32 propositions `r_0` to `r_31`, and a 32-bit output `g` representing the 32 propositions `g_0` to `g_31`. The module uses a single register `l` to alternate its value between 0 and 1 on each clock cycle. The output `g` is calculated as the logical AND of `!l` and `!r`, ensuring that all propositions are false when `l` is 0 and `r` is true.\n",
      "\n",
      "Please note that this is a simplified implementation and may not be optimized for performance or area. Depending on the specific requirements of your design, further optimizations may be necessary.\n",
      "Starting benchmark simple_arbiter_enc/bosyStarting benchmark simple_arbiter_enc/strix\n",
      "Starting benchmark simple_arbiter_enc/none\n",
      "\n",
      "Here is a Verilog module that fulfills the specified expectations:\n",
      "\n",
      "```verilog\n",
      "module Module (\n",
      "  input wire request_2,\n",
      "  input wire request_1,\n",
      "  input wire request_0,\n",
      "  input wire grant_3,\n",
      "  input wire grant_2,\n",
      "  input wire grant_1,\n",
      "  input wire grant_0\n",
      ");\n",
      "\n",
      "  reg [3:0] grant_reg;\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    if (reset) begin\n",
      "      grant_reg <= 4'b0000;\n",
      "    end else begin\n",
      "      grant_reg <= {grant_reg[2:0], grant_0};\n",
      "    end\n",
      "  end\n",
      "\n",
      "  initial begin\n",
      "    $assertkill(0, \"Formal property violated!\");\n",
      "  end\n",
      "\n",
      "  always @(posedge clk) begin\n",
      "    if (reset) begin\n",
      "      $assertoff;\n",
      "    end else begin\n",
      "      $asserton(\n",
      "        !(request_2 && request_1 && request_0) || (grant_reg[3] && grant_reg[2] && grant_reg[1] && grant_reg[0]),\n",
      "        \"Formal property violated!\"\n",
      "      );\n",
      "    end\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "Please note that the code assumes the existence of a clock signal (`clk`) and a reset signal (`reset`). You may need to modify the code to fit your specific design.\n",
      "```verilog\n",
      "module simple_arbiter_enc(request_0, request_1, request_2, grant_0, grant_1, grant_2, grant_3);\n",
      "  input request_0;\n",
      "  input request_1;\n",
      "  input request_2;\n",
      "  output grant_0;\n",
      "  output grant_1;\n",
      "  output grant_2;\n",
      "  output grant_3;\n",
      "  reg [3:0] state;\n",
      "\n",
      "  assign grant_0 = ((state == 2) && 1 || (state == 6) && 1 || (state == 7) && 1 || (state == 14) && 1 || (state == 15) && 1 || (state == 10) && !(request_2 && request_1 && request_0)) ? 1 : 0;\n",
      "  assign grant_1 = ((state == 0) && 1 || (state == 1) && 1 || (state == 2) && 1 || (state == 3) && (request_2 && !request_1 && !request_0) || (state == 7) && 1 || (state == 8) && (request_2 && !request_1 && request_0) || (state == 14) && 1 || (state == 15) && (request_2 && !request_1 && request_0) || (state == 10) && (request_2 && request_1 && request_0)) ? 1 : 0;\n",
      "  assign grant_2 = ((state == 4) && 1 || (state == 5) && 1 || (state == 6) && 1 || (state == 11) && (request_2 && !request_1 && !request_0) || (state == 14) && 1 || (state == 15) && (request_2 && !request_1 && request_0) || (state == 10) && (request_2 && request_1 && request_0)) ? 1 : 0;\n",
      "  assign grant_3 = (0) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      3: \n",
      "           state = 7;\n",
      "\n",
      "      2: \n",
      "           state = 6;\n",
      "\n",
      "      6: \n",
      "           state = 5;\n",
      "\n",
      "      7: \n",
      "           state = 2;\n",
      "\n",
      "      5: \n",
      "           state = 1;\n",
      "\n",
      "      4: \n",
      "           state = 3;\n",
      "\n",
      "      1: \n",
      "           state = 7;\n",
      "\n",
      "      0: \n",
      "           state = 6;\n",
      "\n",
      "      11: \n",
      "           state = 14;\n",
      "\n",
      "      10: \n",
      "           state = 15;\n",
      "\n",
      "      15: \n",
      "           state = 10;\n",
      "\n",
      "      14: \n",
      "           state = 11;\n",
      "\n",
      "      8: \n",
      "           state = 14;\n",
      "\n",
      "      9: \n",
      "           state = 10;\n",
      "\n",
      "    endcase\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "```\n",
      "Here is a Verilog module that fulfills the specified expectations:\n",
      "\n",
      "```verilog\n",
      "module fulfill_expectations (\n",
      "  input wire g_0, g_1, g_2, g_3, g_4, g_5, g_6, g_7, \n",
      "              g_8, g_9, g_10, g_11, g_12, g_13, g_14, g_15,\n",
      "              g_16, g_17, g_18, g_19, g_20, g_21, g_22, g_23,\n",
      "              g_24, g_25, g_26, g_27, g_28, g_29, g_30, g_31,\n",
      "  input wire r_0, r_1, r_2, r_3, r_4, r_5, r_6, r_7,\n",
      "              r_8, r_9, r_10, r_11, r_12, r_13, r_14, r_15,\n",
      "              r_16, r_17, r_18, r_19, r_20, r_21, r_22, r_23,\n",
      "              r_24, r_25, r_26, r_27, r_28, r_29, r_30, r_31\n",
      ");\n",
      "  \n",
      "  reg output;\n",
      "\n",
      "  always @(*) begin\n",
      "    output = (!g_0 && !g_1 && !g_2 && !g_3 && !g_4 && !g_5 && !g_6 && !g_7 &&\n",
      "              !g_8 && !g_9 && !g_10 && !g_11 && !g_12 && !g_13 && !g_14 && !g_15 &&\n",
      "              !g_16 && !g_17 && !g_18 && !g_19 && !g_20 && !g_21 && !g_22 && !g_23 &&\n",
      "              !g_24 && !g_25 && !g_26 && !g_27 && !g_28 && !g_29 && !g_30 && !g_31 &&\n",
      "              (!g_16 && !g_17 && !g_18 && !g_19 && !g_20 && !g_21 && !g_22 && !g_23 &&\n",
      "               (!g_24 && !g_25 && !g_26 && !g_27 && (!g_28 && !g_29 &&\n",
      "               (!g_30 && true || true && (!g_31)) ||\n",
      "               (!g_28 && true || true && (!g_29)) && (!g_30 && !g_31)) ||\n",
      "               (!g_24 && !g_25 && (!g_26 && true || true && (!g_27)) ||\n",
      "               (!g_24 && true || true && (!g_25)) && (!g_26 && !g_27)) &&\n",
      "               (!g_28 && !g_29 && !g_30 && !g_31)) ||\n",
      "               (!g_16 && !g_17 && !g_18 && !g_19 && (!g_20 && !g_21 &&\n",
      "               (!g_22 && true || true && (!g_23)) ||\n",
      "               (!g_20 && true || true && (!g_21)) && (!g_22 && !g_23)) ||\n",
      "               (!g_16 && !g_17 && (!g_18 && true || true && (!g_19)) ||\n",
      "               (!g_16 && true || true && (!g_17)) && (!g_18 && !g_19)) &&\n",
      "               (!g_20 && !g_21 && !g_22 && !g_23)) &&\n",
      "               (!g_24 && !g_25 && !g_26 && !g_27 && !g_28 && !g_29 && !g_30 && !g_31)) ||\n",
      "              (!g_0 && !g_1 && !g_2 && !g_3 && !g_4 && !g_5 && !g_6 && !g_7 &&\n",
      "               (!g_8 && !g_9 && !g_10 && !g_11 && (!g_12 && !g_13 &&\n",
      "               (!g_14 && true || true && (!g_15)) ||\n",
      "               (!g_12 && true || true && (!g_13)) && (!g_14 && !g_15)) ||\n",
      "               (!g_8 && !g_9 && (!g_10 && true || true && (!g_11)) ||\n",
      "               (!g_8 && true || true && (!g_9)) && (!g_10 && !g_11)) &&\n",
      "               (!g_12 && !g_13 && !g_14 && !g_15)) ||\n",
      "               (!g_0 && !g_1 && !g_2 && !g_3 && (!g_4 && !g_5 &&\n",
      "               (!g_6 && true || true && (!g_7)) ||\n",
      "               (!g_4 && true || true && (!g_5)) && (!g_6 && !g_7)) ||\n",
      "               (!g_0 && !g_1 && (!g_2 && true || true && (!g_3)) ||\n",
      "               (!g_0 && true || true && (!g_1)) && (!g_2 && !g_3)) &&\n",
      "               (!g_4 && !g_5 && !g_6 && !g_7)) &&\n",
      "               (!g_8 && !g_9 && !g_10 && !g_11 && !g_12 && !g_13 && !g_14 && !g_15)) &&\n",
      "              (!g_16 && !g_17 && !g_18 && !g_19 && !g_20 && !g_21 && !g_22 && !g_23 &&\n",
      "               !g_24 && !g_25 && !g_26 && !g_27 && !g_28 && !g_29 && !g_30 && !g_31)) &&\n",
      "              (r_0 -> (r_0 || g_0)) &&\n",
      "              (r_1 -> (r_1 || g_1)) &&\n",
      "              (r_2 -> (r_2 || g_2)) &&\n",
      "              (r_3 -> (r_3 || g_3)) &&\n",
      "              (r_4 -> (r_4 || g_4)) &&\n",
      "              (r_5 -> (r_5 || g_5)) &&\n",
      "              (r_6 -> (r_6 || g_6)) &&\n",
      "              (r_7 -> (r_7 || g_7)) &&\n",
      "              (r_8 -> (r_8 || g_8)) &&\n",
      "              (r_9 -> (r_9 || g_9)) &&\n",
      "              (r_10 -> (r_10 || g_10)) &&\n",
      "              (r_11 -> (r_11 || g_11)) &&\n",
      "              (r_12 -> (r_12 || g_12)) &&\n",
      "              (r_13 -> (r_13 || g_13)) &&\n",
      "              (r_14 -> (r_14 || g_14)) &&\n",
      "              (r_15 -> (r_15 || g_15)) &&\n",
      "              (r_16 -> (r_16 || g_16)) &&\n",
      "              (r_17 -> (r_17 || g_17)) &&\n",
      "              (r_18 -> (r_18 || g_18)) &&\n",
      "              (r_19 -> (r_19 || g_19)) &&\n",
      "              (r_20 -> (r_20 || g_20)) &&\n",
      "              (r_21 -> (r_21 || g_21)) &&\n",
      "              (r_22 -> (r_22 || g_22)) &&\n",
      "              (r_23 -> (r_23 || g_23)) &&\n",
      "              (r_24 -> (r_24 || g_24)) &&\n",
      "              (r_25 -> (r_25 || g_25)) &&\n",
      "              (r_26 -> (r_26 || g_26)) &&\n",
      "              (r_27 -> (r_27 || g_27)) &&\n",
      "              (r_28 -> (r_28 || g_28)) &&\n",
      "              (r_29 -> (r_29 || g_29)) &&\n",
      "              (r_30 -> (r_30 || g_30)) &&\n",
      "              (r_31 -> (r_31 || g_31)));\n",
      "  end\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "This module has an output signal `output` that is set to `1` if all the specified conditions are met, and `0` otherwise. The conditions are specified using the logical operators `&&`, `!`, and `||` to represent the logical expressions in the provided LTL formula. The module also includes input signals `g_0` to `g_31` and `r_0` to `r_31` to represent the values of the `g` and `r` variables respectively.\n",
      "Starting benchmark amba_decomposed_encode/bosyStarting benchmark amba_decomposed_encode/strix\n",
      "\n",
      "Starting benchmark amba_decomposed_encode/none\n",
      "Here is a Verilog module that fulfills the specified expectations:\n",
      "\n",
      "```verilog\n",
      "module FormalVerification (\n",
      "    input wire HGRANT_0,\n",
      "    input wire HGRANT_1,\n",
      "    input wire HGRANT_2,\n",
      "    input wire HGRANT_3,\n",
      "    input wire HGRANT_4,\n",
      "    input wire HGRANT_5,\n",
      "    input wire HGRANT_6,\n",
      "    input wire HGRANT_7,\n",
      "    input wire HGRANT_8,\n",
      "    input wire HGRANT_9,\n",
      "    input wire HGRANT_10,\n",
      "    input wire HGRANT_11,\n",
      "    input wire HGRANT_12,\n",
      "    input wire HGRANT_13,\n",
      "    input wire HGRANT_14,\n",
      "    input wire HGRANT_15,\n",
      "    input wire HREADY,\n",
      "    input wire HMASTER_0,\n",
      "    input wire HMASTER_1,\n",
      "    input wire HMASTER_2,\n",
      "    input wire HMASTER_3\n",
      ");\n",
      "\n",
      "    // Property 1: G (!HGRANT_0 && !HGRANT_1 && !HGRANT_2 && !HGRANT_3 && !HGRANT_4 && !HGRANT_5 && !HGRANT_6 && !HGRANT_7 && (!HGRANT_8 && !HGRANT_9 && !HGRANT_10 && !HGRANT_11 && (!HGRANT_12 && !HGRANT_13 && (!HGRANT_14 && true || true && (!HGRANT_15)) || (!HGRANT_12 && true || true && (!HGRANT_13)) && (!HGRANT_14 && !HGRANT_15)) || (!HGRANT_8 && !HGRANT_9 && (!HGRANT_10 && true || true && (!HGRANT_11)) || (!HGRANT_8 && true || true && (!HGRANT_9)) && (!HGRANT_10 && !HGRANT_11)) && (!HGRANT_12 && !HGRANT_13 && !HGRANT_14 && !HGRANT_15)) || (!HGRANT_0 && !HGRANT_1 && !HGRANT_2 && !HGRANT_3 && (!HGRANT_4 && !HGRANT_5 && (!HGRANT_6 && true || true && (!HGRANT_7)) || (!HGRANT_4 && true || true && (!HGRANT_5)) && (!HGRANT_6 && !HGRANT_7)) || (!HGRANT_0 && !HGRANT_1 && (!HGRANT_2 && true || true && (!HGRANT_3)) || (!HGRANT_0 && true || true && (!HGRANT_1)) && (!HGRANT_2 && !HGRANT_3)) && (!HGRANT_4 && !HGRANT_5 && !HGRANT_6 && !HGRANT_7)) && (!HGRANT_8 && !HGRANT_9 && !HGRANT_10 && !HGRANT_11 && !HGRANT_12 && !HGRANT_13 && !HGRANT_14 && !HGRANT_15))\n",
      "\n",
      "    wire prop1 = !HGRANT_0 && !HGRANT_1 && !HGRANT_2 && !HGRANT_3 && !HGRANT_4 && !HGRANT_5 && !HGRANT_6 && !HGRANT_7 &&\n",
      "                 (!HGRANT_8 && !HGRANT_9 && !HGRANT_10 && !HGRANT_11 && (!HGRANT_12 && !HGRANT_13 &&\n",
      "                 (!HGRANT_14 && true || true && (!HGRANT_15)) || (!HGRANT_12 && true || true && (!HGRANT_13)) &&\n",
      "                 (!HGRANT_14 && !HGRANT_15)) || (!HGRANT_8 && !HGRANT_9 && (!HGRANT_10 && true || true && (!HGRANT_11)) ||\n",
      "                 (!HGRANT_8 && true || true && (!HGRANT_9)) && (!HGRANT_10 && !HGRANT_11)) && (!HGRANT_12 && !HGRANT_13 &&\n",
      "                 !HGRANT_14 && !HGRANT_15)) || (!HGRANT_0 && !HGRANT_1 && !HGRANT_2 && !HGRANT_3 && (!HGRANT_4 && !HGRANT_5 &&\n",
      "                 (!HGRANT_6 && true || true && (!HGRANT_7)) || (!HGRANT_4 && true || true && (!HGRANT_5)) &&\n",
      "                 (!HGRANT_6 && !HGRANT_7)) || (!HGRANT_0 && !HGRANT_1 && (!HGRANT_2 && true || true && (!HGRANT_3)) ||\n",
      "                 (!HGRANT_0 && true || true && (!HGRANT_1)) && (!HGRANT_2 && !HGRANT_3)) && (!HGRANT_4 && !HGRANT_5 &&\n",
      "                 !HGRANT_6 && !HGRANT_7)) && (!HGRANT_8 && !HGRANT_9 && !HGRANT_10 && !HGRANT_11 && !HGRANT_12 &&\n",
      "                 !HGRANT_13 && !HGRANT_14 && !HGRANT_15);\n",
      "\n",
      "    // Property 2: G (HGRANT_0 || HGRANT_1 || HGRANT_2 || HGRANT_3 || HGRANT_4 || HGRANT_5 || HGRANT_6 || HGRANT_7 || HGRANT_8 || HGRANT_9 || HGRANT_10 || HGRANT_11 || HGRANT_12 || HGRANT_13 || HGRANT_14 || HGRANT_15)\n",
      "\n",
      "    wire prop2 = HGRANT_0 || HGRANT_1 || HGRANT_2 || HGRANT_3 || HGRANT_4 || HGRANT_5 || HGRANT_6 || HGRANT_7 ||\n",
      "                 HGRANT_8 || HGRANT_9 || HGRANT_10 || HGRANT_11 || HGRANT_12 || HGRANT_13 || HGRANT_14 || HGRANT_15;\n",
      "\n",
      "    // Property 3: G (prop2 -> G ((HREADY -> X (true && !HMASTER_3 && !HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_0) &&\n",
      "    //                             (HREADY -> X (true && !HMASTER_3 && !HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_1) &&\n",
      "    //                             (HREADY -> X (true && !HMASTER_3 && !HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_2) &&\n",
      "    //                             (HREADY -> X (true && !HMASTER_3 && !HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_3) &&\n",
      "    //                             (HREADY -> X (true && !HMASTER_3 && HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_4) &&\n",
      "    //                             (HREADY -> X (true && !HMASTER_3 && HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_5) &&\n",
      "    //                             (HREADY -> X (true && !HMASTER_3 && HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_6) &&\n",
      "    //                             (HREADY -> X (true && !HMASTER_3 && HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_7) &&\n",
      "    //                             (HREADY -> X (true && HMASTER_3 && !HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_8) &&\n",
      "    //                             (HREADY -> X (true && HMASTER_3 && !HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_9) &&\n",
      "    //                             (HREADY -> X (true && HMASTER_3 && !HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_10) &&\n",
      "    //                             (HREADY -> X (true && HMASTER_3 && !HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_11) &&\n",
      "    //                             (HREADY -> X (true && HMASTER_3 && HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_12) &&\n",
      "    //                             (HREADY -> X (true && HMASTER_3 && HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_13) &&\n",
      "    //                             (HREADY -> X (true && HMASTER_3 && HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_14) &&\n",
      "    //                             (HREADY -> X (true && HMASTER_3 && HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_15) &&\n",
      "    //                             (!HREADY -> (X HMASTER_0 <-> HMASTER_0) && (X HMASTER_1 <-> HMASTER_1) &&\n",
      "    //                                         (X HMASTER_2 <-> HMASTER_2) && (X HMASTER_3 <-> HMASTER_3))))\n",
      "\n",
      "    wire prop3 = prop2 -> (HREADY -> (true && !HMASTER_3 && !HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_0) &&\n",
      "                          (HREADY -> (true && !HMASTER_3 && !HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_1) &&\n",
      "                          (HREADY -> (true && !HMASTER_3 && !HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_2) &&\n",
      "                          (HREADY -> (true && !HMASTER_3 && !HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_3) &&\n",
      "                          (HREADY -> (true && !HMASTER_3 && HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_4) &&\n",
      "                          (HREADY -> (true && !HMASTER_3 && HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_5) &&\n",
      "                          (HREADY -> (true && !HMASTER_3 && HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_6) &&\n",
      "                          (HREADY -> (true && !HMASTER_3 && HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_7) &&\n",
      "                          (HREADY -> (true && HMASTER_3 && !HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_8) &&\n",
      "                          (HREADY -> (true && HMASTER_3 && !HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_9) &&\n",
      "                          (HREADY -> (true && HMASTER_3 && !HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_10) &&\n",
      "                          (HREADY -> (true && HMASTER_3 && !HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_11) &&\n",
      "                          (HREADY -> (true && HMASTER_3 && HMASTER_2 && !HMASTER_1 && !HMASTER_0) <-> HGRANT_12) &&\n",
      "                          (HREADY -> (true && HMASTER_3 && HMASTER_2 && !HMASTER_1 && HMASTER_0) <-> HGRANT_13) &&\n",
      "                          (HREADY -> (true && HMASTER_3 && HMASTER_2 && HMASTER_1 && !HMASTER_0) <-> HGRANT_14) &&\n",
      "                          (HREADY -> (true && HMASTER_3 && HMASTER_2 && HMASTER_1 && HMASTER_0) <-> HGRANT_15) &&\n",
      "                          (!HREADY -> (HMASTER_0 <-> HMASTER_0) && (HMASTER_1 <-> H\n",
      "Starting benchmark amba_decomposed_lock/bosyStarting benchmark amba_decomposed_lock/strix\n",
      "\n",
      "Starting benchmark amba_decomposed_lock/none\n",
      "Sure! Here's a Verilog module that fulfills the given expectations:\n",
      "\n",
      "```verilog\n",
      "module MyModule (\n",
      "  input wire HGRANT_0, HGRANT_1, HGRANT_2, HGRANT_3, HGRANT_4, HGRANT_5, HGRANT_6, HGRANT_7,\n",
      "  input wire HGRANT_8, HGRANT_9, HGRANT_10, HGRANT_11, HGRANT_12, HGRANT_13, HGRANT_14, HGRANT_15,\n",
      "  input wire DECIDE,\n",
      "  output wire LOCKED,\n",
      "  output wire HLOCK_0, HLOCK_1, HLOCK_2, HLOCK_3, HLOCK_4, HLOCK_5, HLOCK_6, HLOCK_7,\n",
      "  output wire HLOCK_8, HLOCK_9, HLOCK_10, HLOCK_11, HLOCK_12, HLOCK_13, HLOCK_14, HLOCK_15\n",
      ");\n",
      "\n",
      "reg G1, G2, G3, G4, G5, G6, G7, G8, G9, G10, G11, G12, G13, G14, G15, G16;\n",
      "\n",
      "always @(*) begin\n",
      "  G1 = (!HGRANT_0 && !HGRANT_1 && !HGRANT_2 && !HGRANT_3 && !HGRANT_4 && !HGRANT_5 && !HGRANT_6 && !HGRANT_7 &&\n",
      "        (!HGRANT_8 && !HGRANT_9 && !HGRANT_10 && !HGRANT_11 && (!HGRANT_12 && !HGRANT_13 && (!HGRANT_14 && 1'b1 || 1'b1 && (!HGRANT_15)) ||\n",
      "        (!HGRANT_12 && 1'b1 || 1'b1 && (!HGRANT_13)) && (!HGRANT_14 && !HGRANT_15)) ||\n",
      "        (!HGRANT_8 && !HGRANT_9 && (!HGRANT_10 && 1'b1 || 1'b1 && (!HGRANT_11)) ||\n",
      "        (!HGRANT_8 && 1'b1 || 1'b1 && (!HGRANT_9)) && (!HGRANT_10 && !HGRANT_11)) && (!HGRANT_12 && !HGRANT_13 && !HGRANT_14 && !HGRANT_15)) ||\n",
      "        (!HGRANT_0 && !HGRANT_1 && !HGRANT_2 && !HGRANT_3 && (!HGRANT_4 && !HGRANT_5 && (!HGRANT_6 && 1'b1 || 1'b1 && (!HGRANT_7)) ||\n",
      "        (!HGRANT_4 && 1'b1 || 1'b1 && (!HGRANT_5)) && (!HGRANT_6 && !HGRANT_7)) ||\n",
      "        (!HGRANT_0 && !HGRANT_1 && (!HGRANT_2 && 1'b1 || 1'b1 && (!HGRANT_3)) ||\n",
      "        (!HGRANT_0 && 1'b1 || 1'b1 && (!HGRANT_1)) && (!HGRANT_2 && !HGRANT_3)) && (!HGRANT_4 && !HGRANT_5 && !HGRANT_6 && !HGRANT_7)) &&\n",
      "        (!HGRANT_8 && !HGRANT_9 && !HGRANT_10 && !HGRANT_11 && !HGRANT_12 && !HGRANT_13 && !HGRANT_14 && !HGRANT_15));\n",
      "\n",
      "  G2 = G1 && (HGRANT_0 || HGRANT_1 || HGRANT_2 || HGRANT_3 || HGRANT_4 || HGRANT_5 || HGRANT_6 || HGRANT_7 ||\n",
      "        HGRANT_8 || HGRANT_9 || HGRANT_10 || HGRANT_11 || HGRANT_12 || HGRANT_13 || HGRANT_14 || HGRANT_15);\n",
      "\n",
      "  G3 = G2 && ((DECIDE && HGRANT_0 -> HLOCK_0) && (DECIDE && HGRANT_1 -> HLOCK_1) && (DECIDE && HGRANT_2 -> HLOCK_2) &&\n",
      "        (DECIDE && HGRANT_3 -> HLOCK_3) && (DECIDE && HGRANT_4 -> HLOCK_4) && (DECIDE && HGRANT_5 -> HLOCK_5) &&\n",
      "        (DECIDE && HGRANT_6 -> HLOCK_6) && (DECIDE && HGRANT_7 -> HLOCK_7) && (DECIDE && HGRANT_8 -> HLOCK_8) &&\n",
      "        (DECIDE && HGRANT_9 -> HLOCK_9) && (DECIDE && HGRANT_10 -> HLOCK_10) && (DECIDE && HGRANT_11 -> HLOCK_11) &&\n",
      "        (DECIDE && HGRANT_12 -> HLOCK_12) && (DECIDE && HGRANT_13 -> HLOCK_13) && (DECIDE && HGRANT_14 -> HLOCK_14) &&\n",
      "        (DECIDE && HGRANT_15 -> HLOCK_15) && (!DECIDE -> LOCKED <-> LOCKED));\n",
      "\n",
      "  G4 = G3;\n",
      "\n",
      "  G5 = G4;\n",
      "\n",
      "  G6 = G5;\n",
      "\n",
      "  G7 = G6;\n",
      "\n",
      "  G8 = G7;\n",
      "\n",
      "  G9 = G8;\n",
      "\n",
      "  G10 = G9;\n",
      "\n",
      "  G11 = G10;\n",
      "\n",
      "  G12 = G11;\n",
      "\n",
      "  G13 = G12;\n",
      "\n",
      "  G14 = G13;\n",
      "\n",
      "  G15 = G14;\n",
      "\n",
      "  G16 = G15;\n",
      "end\n",
      "\n",
      "assign LOCKED = G16;\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "Please note that the code above assumes that the `LOCKED` and `HLOCK_*` signals are properly defined as input/output wires in your design.\n",
      "Starting benchmark collector_v1/bosyStarting benchmark collector_v1/strix\n",
      "\n",
      "Starting benchmark collector_v1/none\n"
     ]
    },
    {
     "ename": "RateLimitError",
     "evalue": "Rate limit reached for default-gpt-3.5-turbo in organization org-7DzntGr1QTXVHmgxAagD0SAi on tokens per min. Limit: 90000 / min. Current: 1371 / min. Contact us through our help center at help.openai.com if you continue to have issues.",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mRateLimitError\u001b[0m                            Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[13], line 168\u001b[0m\n\u001b[1;32m    163\u001b[0m   \u001b[39mawait\u001b[39;00m asyncio\u001b[39m.\u001b[39mgather(\n\u001b[1;32m    164\u001b[0m     \u001b[39m*\u001b[39m[run_single_benchmark(bm, i) \u001b[39mfor\u001b[39;00m i, bm \u001b[39min\u001b[39;00m \u001b[39menumerate\u001b[39m(benchmarks)]\n\u001b[1;32m    165\u001b[0m   )\n\u001b[1;32m    166\u001b[0m   f\u001b[39m.\u001b[39mclose()\n\u001b[0;32m--> 168\u001b[0m \u001b[39mawait\u001b[39;00m run_benchmarks(benchmarks_auto, run_single\u001b[39m=\u001b[39mrun_single_openai, example_types\u001b[39m=\u001b[39m[\u001b[39m\"\u001b[39m\u001b[39mbosy\u001b[39m\u001b[39m\"\u001b[39m, \u001b[39m\"\u001b[39m\u001b[39mstrix\u001b[39m\u001b[39m\"\u001b[39m, \u001b[39m\"\u001b[39m\u001b[39mnone\u001b[39m\u001b[39m\"\u001b[39m],file \u001b[39m=\u001b[39m \u001b[39m\"\u001b[39m\u001b[39mres_openai.csv\u001b[39m\u001b[39m\"\u001b[39m)\n",
      "Cell \u001b[0;32mIn[13], line 163\u001b[0m, in \u001b[0;36mrun_benchmarks\u001b[0;34m(benchmarks, file, example_types, run_single)\u001b[0m\n\u001b[1;32m    160\u001b[0m     result[example_types[i]] \u001b[39m=\u001b[39m res\n\u001b[1;32m    161\u001b[0m   csvwriter\u001b[39m.\u001b[39mwriterow(result)\n\u001b[0;32m--> 163\u001b[0m \u001b[39mawait\u001b[39;00m asyncio\u001b[39m.\u001b[39mgather(\n\u001b[1;32m    164\u001b[0m   \u001b[39m*\u001b[39m[run_single_benchmark(bm, i) \u001b[39mfor\u001b[39;00m i, bm \u001b[39min\u001b[39;00m \u001b[39menumerate\u001b[39m(benchmarks)]\n\u001b[1;32m    165\u001b[0m )\n\u001b[1;32m    166\u001b[0m f\u001b[39m.\u001b[39mclose()\n",
      "Cell \u001b[0;32mIn[13], line 156\u001b[0m, in \u001b[0;36mrun_benchmarks.<locals>.run_single_benchmark\u001b[0;34m(bm, i)\u001b[0m\n\u001b[1;32m    154\u001b[0m \u001b[39mprint\u001b[39m(i)\n\u001b[1;32m    155\u001b[0m \u001b[39mawait\u001b[39;00m asyncio\u001b[39m.\u001b[39msleep(\u001b[39m180\u001b[39m \u001b[39m*\u001b[39m i)  \u001b[39m# needed because of quota\u001b[39;00m\n\u001b[0;32m--> 156\u001b[0m async_res \u001b[39m=\u001b[39m \u001b[39mawait\u001b[39;00m asyncio\u001b[39m.\u001b[39mgather(\n\u001b[1;32m    157\u001b[0m   \u001b[39m*\u001b[39m[_run_single(bm, \u001b[39mtype\u001b[39m) \u001b[39mfor\u001b[39;00m \u001b[39mtype\u001b[39m \u001b[39min\u001b[39;00m example_types]\n\u001b[1;32m    158\u001b[0m )\n\u001b[1;32m    159\u001b[0m \u001b[39mfor\u001b[39;00m i, res \u001b[39min\u001b[39;00m \u001b[39menumerate\u001b[39m(async_res):\n\u001b[1;32m    160\u001b[0m   result[example_types[i]] \u001b[39m=\u001b[39m res\n",
      "Cell \u001b[0;32mIn[13], line 142\u001b[0m, in \u001b[0;36mrun_benchmarks.<locals>._run_single\u001b[0;34m(bm, type)\u001b[0m\n\u001b[1;32m    140\u001b[0m \u001b[39masync\u001b[39;00m \u001b[39mdef\u001b[39;00m \u001b[39m_run_single\u001b[39m(bm, \u001b[39mtype\u001b[39m):\n\u001b[1;32m    141\u001b[0m   \u001b[39mtry\u001b[39;00m:\n\u001b[0;32m--> 142\u001b[0m     \u001b[39mreturn\u001b[39;00m \u001b[39mawait\u001b[39;00m loop\u001b[39m.\u001b[39mrun_in_executor(\u001b[39mNone\u001b[39;00m, run_single, bm, \u001b[39mtype\u001b[39m)\n\u001b[1;32m    143\u001b[0m   \u001b[39mexcept\u001b[39;00m \u001b[39mTimeoutError\u001b[39;00m:\n\u001b[1;32m    144\u001b[0m     \u001b[39mreturn\u001b[39;00m \u001b[39m\"\u001b[39m\u001b[39mTIMEOUT\u001b[39m\u001b[39m\"\u001b[39m\n",
      "File \u001b[0;32m/usr/lib/python3.11/concurrent/futures/thread.py:58\u001b[0m, in \u001b[0;36m_WorkItem.run\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     55\u001b[0m     \u001b[39mreturn\u001b[39;00m\n\u001b[1;32m     57\u001b[0m \u001b[39mtry\u001b[39;00m:\n\u001b[0;32m---> 58\u001b[0m     result \u001b[39m=\u001b[39m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49mfn(\u001b[39m*\u001b[39;49m\u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49margs, \u001b[39m*\u001b[39;49m\u001b[39m*\u001b[39;49m\u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49mkwargs)\n\u001b[1;32m     59\u001b[0m \u001b[39mexcept\u001b[39;00m \u001b[39mBaseException\u001b[39;00m \u001b[39mas\u001b[39;00m exc:\n\u001b[1;32m     60\u001b[0m     \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mfuture\u001b[39m.\u001b[39mset_exception(exc)\n",
      "Cell \u001b[0;32mIn[13], line 117\u001b[0m, in \u001b[0;36mrun_single_openai\u001b[0;34m(bm, type)\u001b[0m\n\u001b[1;32m    114\u001b[0m \u001b[39mprint\u001b[39m(\u001b[39m\"\u001b[39m\u001b[39mStarting benchmark \u001b[39m\u001b[39m\"\u001b[39m \u001b[39m+\u001b[39m bm\u001b[39m.\u001b[39mname \u001b[39m+\u001b[39m \u001b[39m\"\u001b[39m\u001b[39m/\u001b[39m\u001b[39m\"\u001b[39m \u001b[39m+\u001b[39m \u001b[39mtype\u001b[39m)\n\u001b[1;32m    115\u001b[0m messages \u001b[39m=\u001b[39m build_prompt(bm, params\u001b[39m=\u001b[39mbm\u001b[39m.\u001b[39mgenerate_params, template\u001b[39m=\u001b[39mOpenAIPrompt, mode\u001b[39m=\u001b[39m\u001b[39mtype\u001b[39m)\n\u001b[0;32m--> 117\u001b[0m completion \u001b[39m=\u001b[39m openai\u001b[39m.\u001b[39;49mChatCompletion\u001b[39m.\u001b[39;49mcreate(\n\u001b[1;32m    118\u001b[0m   model\u001b[39m=\u001b[39;49m\u001b[39m\"\u001b[39;49m\u001b[39mgpt-3.5-turbo\u001b[39;49m\u001b[39m\"\u001b[39;49m,\n\u001b[1;32m    119\u001b[0m   messages\u001b[39m=\u001b[39;49mmessages,\n\u001b[1;32m    120\u001b[0m   temperature\u001b[39m=\u001b[39;49m\u001b[39m0.5\u001b[39;49m\n\u001b[1;32m    121\u001b[0m )\n\u001b[1;32m    122\u001b[0m response \u001b[39m=\u001b[39m completion\u001b[39m.\u001b[39mchoices[\u001b[39m0\u001b[39m]\u001b[39m.\u001b[39mmessage\u001b[39m.\u001b[39mcontent\n\u001b[1;32m    123\u001b[0m \u001b[39mprint\u001b[39m(response)\n",
      "File \u001b[0;32m/mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/.venv/lib/python3.11/site-packages/openai/api_resources/chat_completion.py:25\u001b[0m, in \u001b[0;36mChatCompletion.create\u001b[0;34m(cls, *args, **kwargs)\u001b[0m\n\u001b[1;32m     23\u001b[0m \u001b[39mwhile\u001b[39;00m \u001b[39mTrue\u001b[39;00m:\n\u001b[1;32m     24\u001b[0m     \u001b[39mtry\u001b[39;00m:\n\u001b[0;32m---> 25\u001b[0m         \u001b[39mreturn\u001b[39;00m \u001b[39msuper\u001b[39;49m()\u001b[39m.\u001b[39;49mcreate(\u001b[39m*\u001b[39;49margs, \u001b[39m*\u001b[39;49m\u001b[39m*\u001b[39;49mkwargs)\n\u001b[1;32m     26\u001b[0m     \u001b[39mexcept\u001b[39;00m TryAgain \u001b[39mas\u001b[39;00m e:\n\u001b[1;32m     27\u001b[0m         \u001b[39mif\u001b[39;00m timeout \u001b[39mis\u001b[39;00m \u001b[39mnot\u001b[39;00m \u001b[39mNone\u001b[39;00m \u001b[39mand\u001b[39;00m time\u001b[39m.\u001b[39mtime() \u001b[39m>\u001b[39m start \u001b[39m+\u001b[39m timeout:\n",
      "File \u001b[0;32m/mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/.venv/lib/python3.11/site-packages/openai/api_resources/abstract/engine_api_resource.py:153\u001b[0m, in \u001b[0;36mEngineAPIResource.create\u001b[0;34m(cls, api_key, api_base, api_type, request_id, api_version, organization, **params)\u001b[0m\n\u001b[1;32m    127\u001b[0m \u001b[39m@classmethod\u001b[39m\n\u001b[1;32m    128\u001b[0m \u001b[39mdef\u001b[39;00m \u001b[39mcreate\u001b[39m(\n\u001b[1;32m    129\u001b[0m     \u001b[39mcls\u001b[39m,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    136\u001b[0m     \u001b[39m*\u001b[39m\u001b[39m*\u001b[39mparams,\n\u001b[1;32m    137\u001b[0m ):\n\u001b[1;32m    138\u001b[0m     (\n\u001b[1;32m    139\u001b[0m         deployment_id,\n\u001b[1;32m    140\u001b[0m         engine,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    150\u001b[0m         api_key, api_base, api_type, api_version, organization, \u001b[39m*\u001b[39m\u001b[39m*\u001b[39mparams\n\u001b[1;32m    151\u001b[0m     )\n\u001b[0;32m--> 153\u001b[0m     response, _, api_key \u001b[39m=\u001b[39m requestor\u001b[39m.\u001b[39;49mrequest(\n\u001b[1;32m    154\u001b[0m         \u001b[39m\"\u001b[39;49m\u001b[39mpost\u001b[39;49m\u001b[39m\"\u001b[39;49m,\n\u001b[1;32m    155\u001b[0m         url,\n\u001b[1;32m    156\u001b[0m         params\u001b[39m=\u001b[39;49mparams,\n\u001b[1;32m    157\u001b[0m         headers\u001b[39m=\u001b[39;49mheaders,\n\u001b[1;32m    158\u001b[0m         stream\u001b[39m=\u001b[39;49mstream,\n\u001b[1;32m    159\u001b[0m         request_id\u001b[39m=\u001b[39;49mrequest_id,\n\u001b[1;32m    160\u001b[0m         request_timeout\u001b[39m=\u001b[39;49mrequest_timeout,\n\u001b[1;32m    161\u001b[0m     )\n\u001b[1;32m    163\u001b[0m     \u001b[39mif\u001b[39;00m stream:\n\u001b[1;32m    164\u001b[0m         \u001b[39m# must be an iterator\u001b[39;00m\n\u001b[1;32m    165\u001b[0m         \u001b[39massert\u001b[39;00m \u001b[39mnot\u001b[39;00m \u001b[39misinstance\u001b[39m(response, OpenAIResponse)\n",
      "File \u001b[0;32m/mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/.venv/lib/python3.11/site-packages/openai/api_requestor.py:298\u001b[0m, in \u001b[0;36mAPIRequestor.request\u001b[0;34m(self, method, url, params, headers, files, stream, request_id, request_timeout)\u001b[0m\n\u001b[1;32m    277\u001b[0m \u001b[39mdef\u001b[39;00m \u001b[39mrequest\u001b[39m(\n\u001b[1;32m    278\u001b[0m     \u001b[39mself\u001b[39m,\n\u001b[1;32m    279\u001b[0m     method,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    286\u001b[0m     request_timeout: Optional[Union[\u001b[39mfloat\u001b[39m, Tuple[\u001b[39mfloat\u001b[39m, \u001b[39mfloat\u001b[39m]]] \u001b[39m=\u001b[39m \u001b[39mNone\u001b[39;00m,\n\u001b[1;32m    287\u001b[0m ) \u001b[39m-\u001b[39m\u001b[39m>\u001b[39m Tuple[Union[OpenAIResponse, Iterator[OpenAIResponse]], \u001b[39mbool\u001b[39m, \u001b[39mstr\u001b[39m]:\n\u001b[1;32m    288\u001b[0m     result \u001b[39m=\u001b[39m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mrequest_raw(\n\u001b[1;32m    289\u001b[0m         method\u001b[39m.\u001b[39mlower(),\n\u001b[1;32m    290\u001b[0m         url,\n\u001b[0;32m   (...)\u001b[0m\n\u001b[1;32m    296\u001b[0m         request_timeout\u001b[39m=\u001b[39mrequest_timeout,\n\u001b[1;32m    297\u001b[0m     )\n\u001b[0;32m--> 298\u001b[0m     resp, got_stream \u001b[39m=\u001b[39m \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49m_interpret_response(result, stream)\n\u001b[1;32m    299\u001b[0m     \u001b[39mreturn\u001b[39;00m resp, got_stream, \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mapi_key\n",
      "File \u001b[0;32m/mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/.venv/lib/python3.11/site-packages/openai/api_requestor.py:700\u001b[0m, in \u001b[0;36mAPIRequestor._interpret_response\u001b[0;34m(self, result, stream)\u001b[0m\n\u001b[1;32m    692\u001b[0m     \u001b[39mreturn\u001b[39;00m (\n\u001b[1;32m    693\u001b[0m         \u001b[39mself\u001b[39m\u001b[39m.\u001b[39m_interpret_response_line(\n\u001b[1;32m    694\u001b[0m             line, result\u001b[39m.\u001b[39mstatus_code, result\u001b[39m.\u001b[39mheaders, stream\u001b[39m=\u001b[39m\u001b[39mTrue\u001b[39;00m\n\u001b[1;32m    695\u001b[0m         )\n\u001b[1;32m    696\u001b[0m         \u001b[39mfor\u001b[39;00m line \u001b[39min\u001b[39;00m parse_stream(result\u001b[39m.\u001b[39miter_lines())\n\u001b[1;32m    697\u001b[0m     ), \u001b[39mTrue\u001b[39;00m\n\u001b[1;32m    698\u001b[0m \u001b[39melse\u001b[39;00m:\n\u001b[1;32m    699\u001b[0m     \u001b[39mreturn\u001b[39;00m (\n\u001b[0;32m--> 700\u001b[0m         \u001b[39mself\u001b[39;49m\u001b[39m.\u001b[39;49m_interpret_response_line(\n\u001b[1;32m    701\u001b[0m             result\u001b[39m.\u001b[39;49mcontent\u001b[39m.\u001b[39;49mdecode(\u001b[39m\"\u001b[39;49m\u001b[39mutf-8\u001b[39;49m\u001b[39m\"\u001b[39;49m),\n\u001b[1;32m    702\u001b[0m             result\u001b[39m.\u001b[39;49mstatus_code,\n\u001b[1;32m    703\u001b[0m             result\u001b[39m.\u001b[39;49mheaders,\n\u001b[1;32m    704\u001b[0m             stream\u001b[39m=\u001b[39;49m\u001b[39mFalse\u001b[39;49;00m,\n\u001b[1;32m    705\u001b[0m         ),\n\u001b[1;32m    706\u001b[0m         \u001b[39mFalse\u001b[39;00m,\n\u001b[1;32m    707\u001b[0m     )\n",
      "File \u001b[0;32m/mnt/win/Users/Benedict/Nextcloud/Dokumente/Uni/Bachelorarbeit/.venv/lib/python3.11/site-packages/openai/api_requestor.py:763\u001b[0m, in \u001b[0;36mAPIRequestor._interpret_response_line\u001b[0;34m(self, rbody, rcode, rheaders, stream)\u001b[0m\n\u001b[1;32m    761\u001b[0m stream_error \u001b[39m=\u001b[39m stream \u001b[39mand\u001b[39;00m \u001b[39m\"\u001b[39m\u001b[39merror\u001b[39m\u001b[39m\"\u001b[39m \u001b[39min\u001b[39;00m resp\u001b[39m.\u001b[39mdata\n\u001b[1;32m    762\u001b[0m \u001b[39mif\u001b[39;00m stream_error \u001b[39mor\u001b[39;00m \u001b[39mnot\u001b[39;00m \u001b[39m200\u001b[39m \u001b[39m<\u001b[39m\u001b[39m=\u001b[39m rcode \u001b[39m<\u001b[39m \u001b[39m300\u001b[39m:\n\u001b[0;32m--> 763\u001b[0m     \u001b[39mraise\u001b[39;00m \u001b[39mself\u001b[39m\u001b[39m.\u001b[39mhandle_error_response(\n\u001b[1;32m    764\u001b[0m         rbody, rcode, resp\u001b[39m.\u001b[39mdata, rheaders, stream_error\u001b[39m=\u001b[39mstream_error\n\u001b[1;32m    765\u001b[0m     )\n\u001b[1;32m    766\u001b[0m \u001b[39mreturn\u001b[39;00m resp\n",
      "\u001b[0;31mRateLimitError\u001b[0m: Rate limit reached for default-gpt-3.5-turbo in organization org-7DzntGr1QTXVHmgxAagD0SAi on tokens per min. Limit: 90000 / min. Current: 1371 / min. Contact us through our help center at help.openai.com if you continue to have issues."
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Here is a Verilog module that fulfills the specified expectations:\n",
      "\n",
      "```verilog\n",
      "module MyModule (\n",
      "  input wire clk,\n",
      "  input wire reset,\n",
      "  input wire allFinished,\n",
      "  output wire [15:0] finished\n",
      ");\n",
      "\n",
      "  reg [15:0] finished_reg;\n",
      "\n",
      "  always @(posedge clk or posedge reset) begin\n",
      "    if (reset) begin\n",
      "      finished_reg <= 16'b0;\n",
      "    end else if (allFinished) begin\n",
      "      finished_reg <= {16{1'b1}};\n",
      "    end else if (finished_reg != 16'b0) begin\n",
      "      finished_reg <= finished_reg & ~allFinished;\n",
      "    end\n",
      "  end\n",
      "\n",
      "  assign finished = finished_reg;\n",
      "\n",
      "endmodule\n",
      "```\n",
      "\n",
      "This module has three inputs: `clk`, `reset`, and `allFinished`, and one output `finished`, which is a 16-bit vector representing the status of each of the 16 finished signals.\n",
      "\n",
      "The module uses a register `finished_reg` to store the current state of the finished signals. On each positive edge of the clock (`posedge clk`), the module checks the `reset` signal. If `reset` is high, the `finished_reg` is set to all zeros. If `reset` is low and `allFinished` is high, the `finished_reg` is set to all ones. Otherwise, if `finished_reg` is not all zeros, it is updated by performing a bitwise AND operation with the complement of `allFinished`.\n",
      "\n",
      "The `finished` output is assigned the value of `finished_reg`.\n",
      "\n",
      "Please note that this code assumes that the inputs `clk` and `reset` are synchronous to the same clock signal and that `reset` is active-high. Additionally, the `finished` output is updated on each positive edge of the clock.\n",
      "```verilog\n",
      "module collector_v2(\n",
      "  input finished_0,\n",
      "  input finished_1,\n",
      "  input finished_2,\n",
      "  input finished_3,\n",
      "  input finished_4,\n",
      "  input finished_5,\n",
      "  input finished_6,\n",
      "  input finished_7,\n",
      "  input finished_8,\n",
      "  input finished_9,\n",
      "  input finished_10,\n",
      "  input finished_11,\n",
      "  input finished_12,\n",
      "  input finished_13,\n",
      "  input finished_14,\n",
      "  input finished_15,\n",
      "  output allfinished\n",
      ");\n",
      "  reg [15:0] state;\n",
      "\n",
      "  assign allfinished = ((state == 65534) && (finished_13 && finished_7 && finished_10 && finished_14 && finished_4 && finished_0 && finished_5 && finished_6 && finished_15 && finished_2 && finished_3 && finished_8 && finished_12 && finished_1 && finished_11 && finished_9) || (state == 65526) && (finished_4 && finished_5 && finished_7 && finished_2 && finished_11 && finished_3 && finished_9 && finished_8 && finished_13 && finished_10 && finished_6 && finished_15 && finished_0 && finished_14 && finished_1 && finished_12) || (state == 65531) && (finished_15 && finished_4 && finished_11 && finished_9 && finished_2 && finished_7 && finished_0 && finished_14 && finished_13 && finished_5 && finished_12 && finished_3 && finished_8 && finished_6 && finished_1 && finished_10) || (state == 65535) && (finished_1 && finished_2 && finished_3 && finished_4 && finished_5 && finished_6 && finished_7 && finished_8 && finished_9 && finished_10 && finished_11 && finished_12 && finished_13 && finished_14 && finished_15)) ? 1 : 0;\n",
      "\n",
      "  initial\n",
      "  begin\n",
      "    state = 0;\n",
      "  end\n",
      "\n",
      "  always @($global_clock)\n",
      "  begin\n",
      "    case(state)\n",
      "      65528: if ((!finished_2 && !finished_3 && !finished_4 && !finished_5 && !finished_6 && !finished_7 && !finished_8 && !finished_9 && !finished_10 && !finished_11 && !finished_12 && !finished_13 && !finished_14 && !finished_15 && !finished_0))\n",
      "                state = 65528;\n",
      "              else if ((!finished_2 && !finished_3 && !finished_4 && !finished_5 && !finished_6 && !finished_7 && !finished_8 && !finished_9 && !finished_10 && !finished_11 && !finished_12 && !finished_13 && !finished_14 && !finished_15 && finished_0))\n",
      "                state = 65534;\n",
      "              else if ((!finished_2 && !finished_3 && !finished_4 && !finished_5 && !finished_6 && !finished_7 && !finished_8 && !finished_9 && !finished_10 && !finished_11 && !finished_12 && !finished_13 && !finished_14 && !finished_0 && finished_15))\n",
      "                state = 65531;\n",
      "              else if ((!finished_2 && !finished_3 && !finished_4 && !finished_5 && !finished_6 && !finished_7 && !finished_8 && !finished_9 && !finished_10 && !finished_11 && !finished_12 && !finished_0 && !finished_1 && finished_13 && finished_14 && finished_15))\n",
      "                state = 65526;\n",
      "              else \n",
      "                state = 65535;\n",
      "\n",
      "      65535: if ((finished_1 && finished_2 && finished_3 && finished_4 && finished_5 && finished_6 && finished_7 && finished_8 && finished_9 && finished_10 && finished_11 && finished_12 && finished_13 && finished_14 && finished_15))\n",
      "                state = 65535;\n",
      "              else \n",
      "                state = 65528;\n",
      "\n",
      "      65534: if ((finished_13 && finished_7 && finished_10 && finished_14 && finished_4 && finished_0 && finished_5 && finished_6 && finished_15 && finished_2 && finished_3 && finished_8 && finished_12 && finished_1 && finished_11 && finished_9))\n",
      "                state = 65535;\n",
      "              else if ((!finished_2 && !finished_3 && !finished_4 && !finished_5 && !finished_6 && !finished_7 && !finished_8 && !finished_9 && !finished_10 && !finished_11 && !finished_12 && !finished_13 && !finished_14 && !finished_15 && !finished_0))\n",
      "                state = 65534;\n",
      "              else if ((!finished_2 && !finished_3 && !finished_4 && !finished_5 && !finished_6 && !finished_7 && !finished_8 && !finished_9 && !finished_10 && !finished_11 && !finished_12 && !finished_13 && !finished_14 && !finished_0 && finished_15))\n",
      "                state = 65531;\n",
      "              else \n",
      "                state = 65526;\n",
      "\n",
      "      65531: if ((finished_15 && finished_4 && finished_11 && finished_9 && finished_2 && finished_7 && finished_0 && finished_14 && finished_13 && finished_5 && finished_12 && finished_3 && finished_8 && finished_6 && finished_1 && finished_10))\n",
      "                state = 65535;\n",
      "              else if ((!finished_\n"
     ]
    }
   ],
   "source": [
    "\n",
    "def improve_iteratively(response, bm):\n",
    "  code = extract_normalized_verilog_code(response, bm.name)\n",
    "  res = \"NO_CODE\" if code == None else verify.verify_code(\n",
    "    bm.specification, code, overwrite_params=bm.generate_params\n",
    "    ).name\n",
    "  match res:\n",
    "    case \"NO_CODE\":\n",
    "      prompt = \"This doesn't seem like a complete verilog module. Could you please give me the entire module?\"\n",
    "    case \"ERROR_CONVERT_TO_VERILOG\":\n",
    "      prompt = \"This code isn't syntactically valid verilog code. Could you please fix the syntax errors?\"\n",
    "    case \"ERROR_COMBINE_AIGER\":\n",
    "      prompt = f\"Could you please make sure to use the module signature `{generate_module_signature(bm)}` in your code. Please also try to think about your code again using the new signature. Make sure it matches the specification!\"\n",
    "    case \"FALSE_RESULT\":\n",
    "      prompt = \"The code doesn't satisfy the specification. Please think extensively about how you need to change your code to satisfy the specification. If necessary, rewrite the module from ground up\"\n",
    "    case \"SUCCESS\":\n",
    "      return (code, res)\n",
    "    case _:\n",
    "      return (None, res)\n",
    "  return (prompt, res)\n",
    "\n",
    "\n",
    "def run_single_iterative(bm, type):\n",
    "  # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "  prompt, examples = build_prompt(bm, params=bm.generate_params, template=ExamplesPrompt, mode=type)\n",
    "  chat = chat_model.start_chat(examples=examples)\n",
    "  response = chat.send_message(prompt, **parameters)\n",
    "  for i in range(0, 3):\n",
    "    (prompt, res) = improve_iteratively(response.text, bm)\n",
    "    if res == \"SUCCESS\" or res == None:\n",
    "      return res\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "  return res\n",
    "\n",
    "def run_single_explicit_examples(bm, type):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt, examples = build_prompt(bm, params=bm.generate_params, template=ExamplesPrompt, mode=type)\n",
    "    print(\"Finished generating prompt for \" + bm.name + \"/\" + type)\n",
    "    chat = chat_model.start_chat(examples=examples)\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    # print(code if code else \"NO_CODE::\\n\" + response.text)\n",
    "    if code == None:\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      return res.name\n",
    "\n",
    "def run_single_best_k(k):\n",
    "  def run_single (bm, type):\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt, examples = build_prompt(bm, params=bm.generate_params, template=ExamplesPrompt, mode=type)\n",
    "    best = \"NO_CODE\"\n",
    "    for i in range(0, k):\n",
    "      chat = chat_model.start_chat(examples=examples)\n",
    "      response = chat.send_message(prompt, **parameters)\n",
    "      code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "      if code == None:\n",
    "        continue\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      if res ==  verify.ReturnCode.SUCCESS:\n",
    "        return res.name\n",
    "      elif res == verify.ReturnCode.FALSE_RESULT:\n",
    "        best = res.name\n",
    "      elif best != \"FALSE_RESULT\":\n",
    "        best = res.name\n",
    "    return best\n",
    "  return run_single\n",
    "\n",
    "def run_single_default(bm, type, template=prompting.DefaultPromptTemplate):\n",
    "    print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "    # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "    prompt = build_prompt(bm, params=bm.generate_params, template=template, mode=type)\n",
    "    print(prompt)\n",
    "    print(\"Finished generating prompt for \" + bm.name + \"/\" + type)\n",
    "    chat = chat_model.start_chat()\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    print(code if code else \"NO_CODE::\\n\" + response.text)\n",
    "    if code == None:\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      return res.name\n",
    "\n",
    "def run_single_template(template=prompting.DefaultPromptTemplate):\n",
    "  def run_single(bm, type):\n",
    "    prompt = build_prompt(bm, params=bm.generate_params, template=template, mode=type)\n",
    "    chat = chat_model.start_chat()\n",
    "    response = chat.send_message(prompt, **parameters)\n",
    "    code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "    if code == None:\n",
    "      print(response.text)\n",
    "      return \"NO_CODE\"\n",
    "    else:\n",
    "      res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "      return res.name\n",
    "  return run_single\n",
    "\n",
    "def run_single_codechat(bm, type, template=prompting.DefaultPromptTemplate):\n",
    "  print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "  # bm.build_prompt might do some heavy work like synthesizing examples with bosy\n",
    "  prompt = build_prompt(bm, params=bm.generate_params, template=template, mode=type)\n",
    "  chat = code_model.start_chat()\n",
    "  response = chat.send_message(prompt, **parameters)\n",
    "  code = extract_normalized_verilog_code(response.text, bm.name)\n",
    "  if code == None:\n",
    "    return \"NO_CODE\"\n",
    "  else:\n",
    "    res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "    return res.name\n",
    "    \n",
    "def run_single_openai(bm, type):\n",
    "  print(\"Starting benchmark \" + bm.name + \"/\" + type)\n",
    "  messages = build_prompt(bm, params=bm.generate_params, template=OpenAIPrompt, mode=type)\n",
    "  \n",
    "  completion = openai.ChatCompletion.create(\n",
    "    model=\"gpt-3.5-turbo\",\n",
    "    messages=messages,\n",
    "    temperature=0.5\n",
    "  )\n",
    "  response = completion.choices[0].message.content\n",
    "  print(response)\n",
    "  code = extract_normalized_verilog_code(response, bm.name)\n",
    "  if code == None:\n",
    "    return \"NO_CODE\"\n",
    "  else:\n",
    "    res = verify.verify_code(bm.specification, code, overwrite_params=bm.generate_params)\n",
    "    return res.name\n",
    "\n",
    "async def run_benchmarks(benchmarks, file, example_types = [\"self\", \"bosy\", \"strix\", \"none\"], run_single=run_single_default):\n",
    "  # setting up csv writing\n",
    "  f = open(file, 'w', newline='')\n",
    "  csvwriter = csv.DictWriter(f, fieldnames=[\"benchmark\"] + example_types, dialect='unix', quoting=csv.QUOTE_NONE)\n",
    "  csvwriter.writeheader()\n",
    "\n",
    "  # get event loop to be able to run the requests in parallel\n",
    "  loop = asyncio.get_event_loop()\n",
    "\n",
    "  async def _run_single(bm, type):\n",
    "    try:\n",
    "      return await loop.run_in_executor(None, run_single, bm, type)\n",
    "    except TimeoutError:\n",
    "      return \"TIMEOUT\"\n",
    "    except (google.api_core.exceptions.InternalServerError,\n",
    "          openai.InvalidRequestError):\n",
    "      return \"AI_ERROR\" \n",
    "    #except Exception as e:\n",
    "    #  print(e, e.__class__)\n",
    "  async def run_single_benchmark(bm, i = 0):\n",
    "    result = {\n",
    "      \"benchmark\": bm.name\n",
    "    }\n",
    "    print(i)\n",
    "    await asyncio.sleep(320 * i)  # needed because of quota\n",
    "    async_res = await asyncio.gather(\n",
    "      *[_run_single(bm, type) for type in example_types]\n",
    "    )\n",
    "    for i, res in enumerate(async_res):\n",
    "      result[example_types[i]] = res\n",
    "    csvwriter.writerow(result)\n",
    "\n",
    "  await asyncio.gather(\n",
    "    *[run_single_benchmark(bm, i) for i, bm in enumerate(benchmarks)]\n",
    "  )\n",
    "  f.close()\n",
    "\n",
    "await run_benchmarks(benchmarks_auto, run_single=run_single_openai, example_types=[\"bosy\", \"strix\", \"none\"],file = \"res_openai.csv\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "digraph graphname {\n",
      "\t_init [style=\"invis\"];\n",
      "\t_init -> s0[label=\"\"];\n",
      "\ts0[shape=rectangle,label=\"s0\"];\n",
      "\ts1[shape=rectangle,label=\"s1\"];\n",
      "\ts1 -> s0 [label=\"(r_1 ∧ r_0) / g\"];\n",
      "\ts1 -> s0 [label=\"(r_1 ∧ ¬(r_1 ∧ r_0)) / \"];\n",
      "\ts1 -> s1 [label=\"(¬r_1 ∧ ¬(r_1 ∧ r_0)) / \"];\n",
      "\ts0 -> s0 [label=\"(¬(¬r_1 ∧ r_0) ∧ r_0) / g\"];\n",
      "\ts0 -> s0 [label=\"(¬(¬r_1 ∧ r_0) ∧ ¬r_0) / \"];\n",
      "\ts0 -> s1 [label=\"(¬r_1 ∧ r_0) / g\"];\n",
      "}\n",
      "\n"
     ]
    }
   ],
   "source": [
    "\n",
    "dot = bosy.synthesize(read_file(\"detector.tlsf\"), target=\"dot\", overwrite_params={\"n\":2})\n",
    "print(dot)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "You are an expert in writing correct verilog code, that fulfill certain formal properties specified in LTL.\n",
      "Here is an example for n=2. It satisfies the LTL specification G (F r_0) && G (F r_1) <-> G (F g):\n",
      "module detector(\n",
      "  input [1:0] r,\n",
      "  input clk,\n",
      "  output reg g\n",
      ");\n",
      "  reg [1:0] state;\n",
      "  initial state = '0;\n",
      "  always @(posedge clk) begin\n",
      "    state = state | r;\n",
      "    g = 0;\n",
      "    if(state == '1) begin\n",
      "      g = 1;\n",
      "      state = '0;\n",
      "    end\n",
      "  end\n",
      "endmodule\n",
      "\n",
      "Please write a Verilog module fulfilling the following expectations. Make sure the code is fully synthesizable.:\n",
      "G (F r_0) && G (F r_1) && G (F r_2) && G (F r_3) <-> G (F g)\n"
     ]
    }
   ],
   "source": [
    "\n",
    "contents = read_file(\"detector.tlsf\")\n",
    "ltl = syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 4})\n",
    "bosy_f = syfco.convert(contents, \"bosy\", overwrite_params={\"n\": 4})\n",
    "bosy_impl = bosy.synthesize(bosy_f)\n",
    "\n",
    "template = prompting.PromptTemplate()\n",
    "template.add_example({\n",
    "    \"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 2}),\n",
    "    \"IMPL\": read_file(\"../../verilog/detector/detector_2.vl\"),\n",
    "    \"PARAMS\": \"n=2\"\n",
    "})\n",
    "prompt = template.build_prompt({\"SPEC\": syfco.convert(contents, \"ltl\", overwrite_params={\"n\": 4})})\n",
    "print(prompt)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.3"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
