{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758731512586 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758731512587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 13:31:52 2025 " "Processing started: Wed Sep 24 13:31:52 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758731512587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731512587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PBL1CD -c PBL1CD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PBL1CD -c PBL1CD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731512587 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758731512688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758731512688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ResultConverter.v 1 1 " "Found 1 design units, including 1 entities, in source file ResultConverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResultConverter " "Found entity 1: ResultConverter" {  } { { "ResultConverter.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/ResultConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Divider.v 1 1 " "Found 1 design units, including 1 entities, in source file Divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file Multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "Multiplier.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a DecoderOps.v(2) " "Verilog HDL Declaration information at DecoderOps.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "DecoderOps.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderOps.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758731516327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b DecoderOps.v(2) " "Verilog HDL Declaration information at DecoderOps.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "DecoderOps.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderOps.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758731516327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c DecoderOps.v(2) " "Verilog HDL Declaration information at DecoderOps.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "DecoderOps.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderOps.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758731516327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderOps.v 1 1 " "Found 1 design units, including 1 entities, in source file DecoderOps.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderOps " "Found entity 1: DecoderOps" {  } { { "DecoderOps.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderOps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullSubtractor4Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file FullSubtractor4Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtractor4Bit " "Found entity 1: FullSubtractor4Bit" {  } { { "FullSubtractor4Bit.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/FullSubtractor4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullSubtractor1Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file FullSubtractor1Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullSubtractor1Bit " "Found entity 1: FullSubtractor1Bit" {  } { { "FullSubtractor1Bit.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/FullSubtractor1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/mux8to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder4Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file FullAdder4Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder4Bit " "Found entity 1: FullAdder4Bit" {  } { { "FullAdder4Bit.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/FullAdder4Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder1Bit.v 1 1 " "Found 1 design units, including 1 entities, in source file FullAdder1Bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder1Bit " "Found entity 1: FullAdder1Bit" {  } { { "FullAdder1Bit.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/FullAdder1Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Or4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Or4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or4bit " "Found entity 1: Or4bit" {  } { { "Or4bit.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Or4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Xor4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file Xor4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor4bit " "Found entity 1: Xor4bit" {  } { { "Xor4bit.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Xor4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "And4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file And4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 And4bit " "Found entity 1: And4bit" {  } { { "And4bit.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/And4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a DecoderResults.v(2) " "Verilog HDL Declaration information at DecoderResults.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b DecoderResults.v(2) " "Verilog HDL Declaration information at DecoderResults.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c DecoderResults.v(2) " "Verilog HDL Declaration information at DecoderResults.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d DecoderResults.v(2) " "Verilog HDL Declaration information at DecoderResults.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderResults.v 1 1 " "Found 1 design units, including 1 entities, in source file DecoderResults.v" { { "Info" "ISGN_ENTITY_NAME" "1 DecoderResults " "Found entity 1: DecoderResults" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758731516330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "u3_t6 ResultConverter.v(82) " "Verilog HDL Implicit Net warning at ResultConverter.v(82): created implicit net for \"u3_t6\"" {  } { { "ResultConverter.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/ResultConverter.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2a0 Divider.v(183) " "Verilog HDL Implicit Net warning at Divider.v(183): created implicit net for \"sel2a0\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2b0 Divider.v(183) " "Verilog HDL Implicit Net warning at Divider.v(183): created implicit net for \"sel2b0\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2a1 Divider.v(184) " "Verilog HDL Implicit Net warning at Divider.v(184): created implicit net for \"sel2a1\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2b1 Divider.v(184) " "Verilog HDL Implicit Net warning at Divider.v(184): created implicit net for \"sel2b1\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 184 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2a2 Divider.v(185) " "Verilog HDL Implicit Net warning at Divider.v(185): created implicit net for \"sel2a2\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2b2 Divider.v(185) " "Verilog HDL Implicit Net warning at Divider.v(185): created implicit net for \"sel2b2\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 185 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2a3 Divider.v(186) " "Verilog HDL Implicit Net warning at Divider.v(186): created implicit net for \"sel2a3\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2b3 Divider.v(186) " "Verilog HDL Implicit Net warning at Divider.v(186): created implicit net for \"sel2b3\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 186 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2a4 Divider.v(187) " "Verilog HDL Implicit Net warning at Divider.v(187): created implicit net for \"sel2a4\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel2b4 Divider.v(187) " "Verilog HDL Implicit Net warning at Divider.v(187): created implicit net for \"sel2b4\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 187 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3a0 Divider.v(248) " "Verilog HDL Implicit Net warning at Divider.v(248): created implicit net for \"sel3a0\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3b0 Divider.v(248) " "Verilog HDL Implicit Net warning at Divider.v(248): created implicit net for \"sel3b0\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3a1 Divider.v(249) " "Verilog HDL Implicit Net warning at Divider.v(249): created implicit net for \"sel3a1\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3b1 Divider.v(249) " "Verilog HDL Implicit Net warning at Divider.v(249): created implicit net for \"sel3b1\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 249 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3a2 Divider.v(250) " "Verilog HDL Implicit Net warning at Divider.v(250): created implicit net for \"sel3a2\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3b2 Divider.v(250) " "Verilog HDL Implicit Net warning at Divider.v(250): created implicit net for \"sel3b2\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 250 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3a3 Divider.v(251) " "Verilog HDL Implicit Net warning at Divider.v(251): created implicit net for \"sel3a3\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3b3 Divider.v(251) " "Verilog HDL Implicit Net warning at Divider.v(251): created implicit net for \"sel3b3\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 251 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3a4 Divider.v(252) " "Verilog HDL Implicit Net warning at Divider.v(252): created implicit net for \"sel3a4\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel3b4 Divider.v(252) " "Verilog HDL Implicit Net warning at Divider.v(252): created implicit net for \"sel3b4\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 252 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4a0 Divider.v(313) " "Verilog HDL Implicit Net warning at Divider.v(313): created implicit net for \"sel4a0\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4b0 Divider.v(313) " "Verilog HDL Implicit Net warning at Divider.v(313): created implicit net for \"sel4b0\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 313 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4a1 Divider.v(314) " "Verilog HDL Implicit Net warning at Divider.v(314): created implicit net for \"sel4a1\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4b1 Divider.v(314) " "Verilog HDL Implicit Net warning at Divider.v(314): created implicit net for \"sel4b1\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 314 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4a2 Divider.v(315) " "Verilog HDL Implicit Net warning at Divider.v(315): created implicit net for \"sel4a2\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4b2 Divider.v(315) " "Verilog HDL Implicit Net warning at Divider.v(315): created implicit net for \"sel4b2\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 315 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4a3 Divider.v(316) " "Verilog HDL Implicit Net warning at Divider.v(316): created implicit net for \"sel4a3\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 316 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4b3 Divider.v(316) " "Verilog HDL Implicit Net warning at Divider.v(316): created implicit net for \"sel4b3\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 316 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4a4 Divider.v(317) " "Verilog HDL Implicit Net warning at Divider.v(317): created implicit net for \"sel4a4\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sel4b4 Divider.v(317) " "Verilog HDL Implicit Net warning at Divider.v(317): created implicit net for \"sel4b4\"" {  } { { "Divider.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/Divider.v" 317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_or_sum1 main.v(26) " "Verilog HDL Implicit Net warning at main.v(26): created implicit net for \"s_or_sum1\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_or_sum2 main.v(27) " "Verilog HDL Implicit Net warning at main.v(27): created implicit net for \"s_or_sum2\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_or_sum3 main.v(28) " "Verilog HDL Implicit Net warning at main.v(28): created implicit net for \"s_or_sum3\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_or_sum4 main.v(29) " "Verilog HDL Implicit Net warning at main.v(29): created implicit net for \"s_or_sum4\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_or_sum5 main.v(30) " "Verilog HDL Implicit Net warning at main.v(30): created implicit net for \"s_or_sum5\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_or_sum6 main.v(31) " "Verilog HDL Implicit Net warning at main.v(31): created implicit net for \"s_or_sum6\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516330 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s_or_sum7 main.v(32) " "Verilog HDL Implicit Net warning at main.v(32): created implicit net for \"s_or_sum7\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AdderCout main.v(39) " "Verilog HDL Implicit Net warning at main.v(39): created implicit net for \"AdderCout\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SubtractorCout main.v(47) " "Verilog HDL Implicit Net warning at main.v(47): created implicit net for \"SubtractorCout\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D3 main.v(213) " "Verilog HDL Implicit Net warning at main.v(213): created implicit net for \"D3\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 213 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D2 main.v(214) " "Verilog HDL Implicit Net warning at main.v(214): created implicit net for \"D2\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 214 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 main.v(215) " "Verilog HDL Implicit Net warning at main.v(215): created implicit net for \"D1\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D0 main.v(216) " "Verilog HDL Implicit Net warning at main.v(216): created implicit net for \"D0\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 216 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U3 main.v(217) " "Verilog HDL Implicit Net warning at main.v(217): created implicit net for \"U3\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 217 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U2 main.v(218) " "Verilog HDL Implicit Net warning at main.v(218): created implicit net for \"U2\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 218 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U1 main.v(219) " "Verilog HDL Implicit Net warning at main.v(219): created implicit net for \"U1\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "U0 main.v(220) " "Verilog HDL Implicit Net warning at main.v(220): created implicit net for \"U0\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s1 DecoderResults.v(14) " "Verilog HDL Implicit Net warning at DecoderResults.v(14): created implicit net for \"s1\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s2 DecoderResults.v(15) " "Verilog HDL Implicit Net warning at DecoderResults.v(15): created implicit net for \"s2\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s3 DecoderResults.v(19) " "Verilog HDL Implicit Net warning at DecoderResults.v(19): created implicit net for \"s3\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s4 DecoderResults.v(20) " "Verilog HDL Implicit Net warning at DecoderResults.v(20): created implicit net for \"s4\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s5 DecoderResults.v(27) " "Verilog HDL Implicit Net warning at DecoderResults.v(27): created implicit net for \"s5\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s6 DecoderResults.v(28) " "Verilog HDL Implicit Net warning at DecoderResults.v(28): created implicit net for \"s6\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s7 DecoderResults.v(29) " "Verilog HDL Implicit Net warning at DecoderResults.v(29): created implicit net for \"s7\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s8 DecoderResults.v(33) " "Verilog HDL Implicit Net warning at DecoderResults.v(33): created implicit net for \"s8\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s9 DecoderResults.v(34) " "Verilog HDL Implicit Net warning at DecoderResults.v(34): created implicit net for \"s9\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s10 DecoderResults.v(38) " "Verilog HDL Implicit Net warning at DecoderResults.v(38): created implicit net for \"s10\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s11 DecoderResults.v(39) " "Verilog HDL Implicit Net warning at DecoderResults.v(39): created implicit net for \"s11\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s12 DecoderResults.v(40) " "Verilog HDL Implicit Net warning at DecoderResults.v(40): created implicit net for \"s12\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s13 DecoderResults.v(44) " "Verilog HDL Implicit Net warning at DecoderResults.v(44): created implicit net for \"s13\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s14 DecoderResults.v(45) " "Verilog HDL Implicit Net warning at DecoderResults.v(45): created implicit net for \"s14\"" {  } { { "DecoderResults.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/DecoderResults.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516331 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(26) " "Verilog HDL error at main.v(26): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 26 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(27) " "Verilog HDL error at main.v(27): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 27 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(28) " "Verilog HDL error at main.v(28): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 28 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(29) " "Verilog HDL error at main.v(29): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 29 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(30) " "Verilog HDL error at main.v(30): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 30 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(31) " "Verilog HDL error at main.v(31): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 31 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(32) " "Verilog HDL error at main.v(32): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 32 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(91) " "Verilog HDL error at main.v(91): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 91 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "S main.v(91) " "Verilog HDL Expression error at main.v(91): indexed name specifies too many indices for array \"S\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 91 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(104) " "Verilog HDL error at main.v(104): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 104 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "S main.v(104) " "Verilog HDL Expression error at main.v(104): indexed name specifies too many indices for array \"S\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 104 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(117) " "Verilog HDL error at main.v(117): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 117 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "S main.v(117) " "Verilog HDL Expression error at main.v(117): indexed name specifies too many indices for array \"S\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 117 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(130) " "Verilog HDL error at main.v(130): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 130 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "S main.v(130) " "Verilog HDL Expression error at main.v(130): indexed name specifies too many indices for array \"S\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 130 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(143) " "Verilog HDL error at main.v(143): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 143 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "S main.v(143) " "Verilog HDL Expression error at main.v(143): indexed name specifies too many indices for array \"S\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 143 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "S main.v(156) " "Verilog HDL error at main.v(156): can't index object \"S\" with zero packed or unpacked array dimensions" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 156 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "S main.v(156) " "Verilog HDL Expression error at main.v(156): indexed name specifies too many indices for array \"S\"" {  } { { "main.v" "" { Text "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/main.v" 156 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758731516332 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/output_files/PBL1CD.map.smsg " "Generated suppressed messages file /home/aluno/ULA-DigitalCircuits-ResultConverter-20250924T162451Z-1-001/ULA-DigitalCircuits-ResultConverter/output_files/PBL1CD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516339 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 63 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 63 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "326 " "Peak virtual memory: 326 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758731516357 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 24 13:31:56 2025 " "Processing ended: Wed Sep 24 13:31:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758731516357 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758731516357 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758731516357 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516357 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 63 s " "Quartus Prime Full Compilation was unsuccessful. 21 errors, 63 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758731516929 ""}
