<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next54_fu_260_p2" SOURCE="" VARIABLE="indvars_iv_next54" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_266_p2" SOURCE="" VARIABLE="empty" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln14_fu_222_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="icmp_ln14" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_228_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="add_ln14" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln17_fu_240_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:17" VARIABLE="icmp_ln17" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_fu_275_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="select_ln14" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next5832_fu_246_p2" SOURCE="" VARIABLE="indvars_iv_next5832" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_1_fu_282_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="select_ln14_1" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_2_fu_311_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_2" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next58_mid1_fu_317_p2" SOURCE="" VARIABLE="indvars_iv_next58_mid1" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_2_fu_322_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="select_ln14_2" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_3_fu_352_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_3" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_12_fu_358_p2" SOURCE="" VARIABLE="empty_12" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_3_fu_363_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="select_ln14_3" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_4_fu_393_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_4" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_4_fu_399_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="select_ln14_4" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln14_5_fu_406_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="select_ln14_5" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln14_fu_413_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="xor_ln14" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln18_fu_418_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:18" VARIABLE="icmp_ln18" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln14_fu_424_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="and_ln14" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next54_dup_fu_430_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="indvars_iv_next54_dup" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln17_fu_436_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:17" VARIABLE="or_ln17" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_fu_441_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:17" VARIABLE="select_ln17" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_1_fu_449_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:17" VARIABLE="select_ln17_1" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_5_fu_461_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_5" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_6_fu_491_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_6" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_7_fu_497_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_7" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_8_fu_527_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_8" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_9_fu_533_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_9" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_10_fu_563_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_10" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next54_mid1_fu_569_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:14" VARIABLE="indvars_iv_next54_mid1" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_2_fu_575_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:17" VARIABLE="select_ln17_2" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_11_fu_587_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_11" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_12_fu_617_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_12" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_3_fu_623_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:17" VARIABLE="select_ln17_3" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_13_fu_635_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_13" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_14_fu_665_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_14" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_15_fu_675_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_15" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_16_fu_681_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_16" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_17_fu_687_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_17" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_18_fu_693_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_18" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln19_19_fu_699_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_19" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_741_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_20_fu_750_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_20" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_755_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_1" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_21_fu_764_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:19" VARIABLE="add_ln19_21" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_719_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:17" VARIABLE="add_ln17" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln17_4_fu_724_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:17" VARIABLE="select_ln17_4" MODULE="heat_3d_Pipeline_VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" LOOP="VITIS_LOOP_14_2_VITIS_LOOP_17_3_VITIS_LOOP_18_4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next66_fu_260_p2" SOURCE="" VARIABLE="indvars_iv_next66" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_fu_266_p2" SOURCE="" VARIABLE="empty" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln25_fu_222_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="icmp_ln25" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_228_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="add_ln25" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln28_fu_240_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28" VARIABLE="icmp_ln28" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_fu_275_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="select_ln25" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next7047_fu_246_p2" SOURCE="" VARIABLE="indvars_iv_next7047" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_1_fu_282_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="select_ln25_1" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_2_fu_311_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_2" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next70_mid1_fu_317_p2" SOURCE="" VARIABLE="indvars_iv_next70_mid1" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_2_fu_322_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="select_ln25_2" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_3_fu_352_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_3" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_10_fu_358_p2" SOURCE="" VARIABLE="empty_10" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_3_fu_363_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="select_ln25_3" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_4_fu_393_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_4" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_4_fu_399_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="select_ln25_4" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln25_5_fu_406_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="select_ln25_5" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln25_fu_413_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="xor_ln25" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln29_fu_418_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:29" VARIABLE="icmp_ln29" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln25_fu_424_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="and_ln25" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next66_dup_fu_430_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="indvars_iv_next66_dup" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln28_fu_436_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28" VARIABLE="or_ln28" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_fu_441_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28" VARIABLE="select_ln28" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_1_fu_449_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28" VARIABLE="select_ln28_1" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_5_fu_461_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_5" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_6_fu_491_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_6" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_7_fu_497_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_7" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_8_fu_527_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_8" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_9_fu_533_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_9" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_10_fu_563_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_10" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next66_mid1_fu_569_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:25" VARIABLE="indvars_iv_next66_mid1" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_2_fu_575_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28" VARIABLE="select_ln28_2" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_11_fu_587_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_11" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_12_fu_617_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_12" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_3_fu_623_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28" VARIABLE="select_ln28_3" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_13_fu_635_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_13" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_14_fu_665_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_14" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_15_fu_675_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_15" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_16_fu_681_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_16" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_17_fu_687_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_17" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_18_fu_693_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_18" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln30_19_fu_699_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_19" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_741_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_20_fu_750_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_20" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_1_fu_755_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_1" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_21_fu_764_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:30" VARIABLE="add_ln30_21" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_719_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28" VARIABLE="add_ln28" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln28_4_fu_724_p3" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:28" VARIABLE="select_ln28_4" MODULE="heat_3d_Pipeline_VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" LOOP="VITIS_LOOP_25_5_VITIS_LOOP_28_6_VITIS_LOOP_29_7" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln11_fu_72_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:11" VARIABLE="icmp_ln11" MODULE="heat_3d" LOOP="VITIS_LOOP_11_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="t_3_fu_78_p2" SOURCE="/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/heat_3d/heat_3d_slow.c:11" VARIABLE="t_3" MODULE="heat_3d" LOOP="VITIS_LOOP_11_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
