<stg><name>weight_load_reorg</name>


<trans_list>

<trans id="82" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="2" to="3">
<condition id="29">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="3" to="4">
<condition id="30">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="3" to="2">
<condition id="36">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="4" to="3">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %TN_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TN_MIN)

]]></Node>
<StgValue><ssdm name="TN_MIN_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %TM_MIN_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %TM_MIN)

]]></Node>
<StgValue><ssdm name="TM_MIN_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %Kernel_size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %Kernel_size)

]]></Node>
<StgValue><ssdm name="Kernel_size_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %m_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %m)

]]></Node>
<StgValue><ssdm name="m_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %weight_load_enable_r = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %weight_load_enable)

]]></Node>
<StgValue><ssdm name="weight_load_enable_r"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:6  %Weight_offset_read = call i30 @_ssdm_op_Read.ap_auto.i30(i30 %Weight_offset)

]]></Node>
<StgValue><ssdm name="Weight_offset_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %Weight, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 512, [10 x i8]* @p_str22, [6 x i8]* @p_str18, [1 x i8]* @p_str1, i32 1, i32 16, i32 128, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %weight_load_enable_r, label %_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %pingpong = alloca i1

]]></Node>
<StgValue><ssdm name="pingpong"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %next_t3_0_V_1 = alloca i3

]]></Node>
<StgValue><ssdm name="next_t3_0_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="3" op_0_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %next_t4_0_V_1 = alloca i3

]]></Node>
<StgValue><ssdm name="next_t4_0_V_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="3" op_0_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %next_t31_0_V_1 = alloca i3

]]></Node>
<StgValue><ssdm name="next_t31_0_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="3" op_0_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %next_t41_0_V_1 = alloca i3

]]></Node>
<StgValue><ssdm name="next_t41_0_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="2" op_0_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %Kernel_size_2b_V = trunc i32 %Kernel_size_read to i2

]]></Node>
<StgValue><ssdm name="Kernel_size_2b_V"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %TM_MIN_6b_V = trunc i32 %TM_MIN_read to i6

]]></Node>
<StgValue><ssdm name="TM_MIN_6b_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %TN_MIN_3b_V = trunc i32 %TN_MIN_read to i3

]]></Node>
<StgValue><ssdm name="TN_MIN_3b_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %m_10b_V = trunc i32 %m_read to i10

]]></Node>
<StgValue><ssdm name="m_10b_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %n_11b_V = trunc i32 %n_read to i11

]]></Node>
<StgValue><ssdm name="n_11b_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp = icmp eq i10 %m_10b_V, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  %tmp_s = icmp eq i11 %n_11b_V, 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="6">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %lhs_V = zext i6 %TM_MIN_6b_V to i9

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="3">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %rhs_V = zext i3 %TN_MIN_3b_V to i9

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %r_V = mul i9 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="3" op_0_bw="2">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_2_cast4 = zext i2 %Kernel_size_2b_V to i3

]]></Node>
<StgValue><ssdm name="tmp_2_cast4"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  %tmp_4 = add i3 1, %tmp_2_cast4

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %ReadLength_cast6 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V, i32 1, i32 8)

]]></Node>
<StgValue><ssdm name="ReadLength_cast6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  store i1 true, i1* %pingpong

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  br label %.preheader299

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader299:0  %p_0 = phi i2 [ 0, %_ZrsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %t3_V, %.preheader299.loopexit ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader299:1  %exitcond1 = icmp eq i2 %p_0, %Kernel_size_2b_V

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader299:2  %t3_V = add i2 %p_0, 1

]]></Node>
<StgValue><ssdm name="t3_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader299:3  br i1 %exitcond1, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_5 = icmp eq i2 %p_0, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.preheader:1  %tmp2 = and i1 %tmp_s, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
<literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="weight_load_enable_r" val="1"/>
<literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="weight_load_enable_r" val="0"/>
</and_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0">
<![CDATA[
.loopexit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader:0  %p_1 = phi i3 [ 0, %.preheader.preheader ], [ %t4_V, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 -1, i64 0)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:2  %exitcond = icmp eq i3 %p_1, %tmp_4

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader:3  %t4_V = add i3 %p_1, 1

]]></Node>
<StgValue><ssdm name="t4_V"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.preheader299.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1">
<![CDATA[
:0  %pingpong_load = load i1* %pingpong

]]></Node>
<StgValue><ssdm name="pingpong_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %tmp_8 = icmp eq i3 %p_1, 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp3 = and i1 %tmp, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %p_s = and i1 %tmp3, %tmp2

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:4  %tmp_1 = icmp ne i3 %p_1, %tmp_2_cast4

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="3" op_0_bw="3">
<![CDATA[
:5  %next_t3_0_V_1_load = load i3* %next_t3_0_V_1

]]></Node>
<StgValue><ssdm name="next_t3_0_V_1_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3">
<![CDATA[
:6  %next_t4_0_V_1_load = load i3* %next_t4_0_V_1

]]></Node>
<StgValue><ssdm name="next_t4_0_V_1_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="3">
<![CDATA[
:7  %next_t31_0_V_1_load = load i3* %next_t31_0_V_1

]]></Node>
<StgValue><ssdm name="next_t31_0_V_1_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="3" op_0_bw="3">
<![CDATA[
:8  %next_t41_0_V_1_load = load i3* %next_t41_0_V_1

]]></Node>
<StgValue><ssdm name="next_t41_0_V_1_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %pingpong_load, label %2, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="8" op_9_bw="1" op_10_bw="1">
<![CDATA[
:0  %tmp_7 = call fastcc { i3, i3 } @weight_mmcpy_everyKx(i32* %Weight, i30 %Weight_offset_read, [64 x i32]* nocapture @weight_memcpy_buffer_1, i2 %p_0, i3 %p_1, i3 %next_t31_0_V_1_load, i3 %next_t41_0_V_1_load, i8 %ReadLength_cast6, i1 %p_s, i1 %tmp_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_3 = icmp ne i3 %p_1, 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="3" op_131_bw="3" op_132_bw="6" op_133_bw="3" op_134_bw="1">
<![CDATA[
:4  call fastcc void @load_weight2buf_ever([64 x i32]* @weight_memcpy_buffer, [9 x i16]* %weight_buffer_0_0, [9 x i16]* %weight_buffer_0_1, [9 x i16]* %weight_buffer_0_2, [9 x i16]* %weight_buffer_0_3, [9 x i16]* %weight_buffer_1_0, [9 x i16]* %weight_buffer_1_1, [9 x i16]* %weight_buffer_1_2, [9 x i16]* %weight_buffer_1_3, [9 x i16]* %weight_buffer_2_0, [9 x i16]* %weight_buffer_2_1, [9 x i16]* %weight_buffer_2_2, [9 x i16]* %weight_buffer_2_3, [9 x i16]* %weight_buffer_3_0, [9 x i16]* %weight_buffer_3_1, [9 x i16]* %weight_buffer_3_2, [9 x i16]* %weight_buffer_3_3, [9 x i16]* %weight_buffer_4_0, [9 x i16]* %weight_buffer_4_1, [9 x i16]* %weight_buffer_4_2, [9 x i16]* %weight_buffer_4_3, [9 x i16]* %weight_buffer_5_0, [9 x i16]* %weight_buffer_5_1, [9 x i16]* %weight_buffer_5_2, [9 x i16]* %weight_buffer_5_3, [9 x i16]* %weight_buffer_6_0, [9 x i16]* %weight_buffer_6_1, [9 x i16]* %weight_buffer_6_2, [9 x i16]* %weight_buffer_6_3, [9 x i16]* %weight_buffer_7_0, [9 x i16]* %weight_buffer_7_1, [9 x i16]* %weight_buffer_7_2, [9 x i16]* %weight_buffer_7_3, [9 x i16]* %weight_buffer_8_0, [9 x i16]* %weight_buffer_8_1, [9 x i16]* %weight_buffer_8_2, [9 x i16]* %weight_buffer_8_3, [9 x i16]* %weight_buffer_9_0, [9 x i16]* %weight_buffer_9_1, [9 x i16]* %weight_buffer_9_2, [9 x i16]* %weight_buffer_9_3, [9 x i16]* %weight_buffer_10_0, [9 x i16]* %weight_buffer_10_1, [9 x i16]* %weight_buffer_10_2, [9 x i16]* %weight_buffer_10_3, [9 x i16]* %weight_buffer_11_0, [9 x i16]* %weight_buffer_11_1, [9 x i16]* %weight_buffer_11_2, [9 x i16]* %weight_buffer_11_3, [9 x i16]* %weight_buffer_12_0, [9 x i16]* %weight_buffer_12_1, [9 x i16]* %weight_buffer_12_2, [9 x i16]* %weight_buffer_12_3, [9 x i16]* %weight_buffer_13_0, [9 x i16]* %weight_buffer_13_1, [9 x i16]* %weight_buffer_13_2, [9 x i16]* %weight_buffer_13_3, [9 x i16]* %weight_buffer_14_0, [9 x i16]* %weight_buffer_14_1, [9 x i16]* %weight_buffer_14_2, [9 x i16]* %weight_buffer_14_3, [9 x i16]* %weight_buffer_15_0, [9 x i16]* %weight_buffer_15_1, [9 x i16]* %weight_buffer_15_2, [9 x i16]* %weight_buffer_15_3, [9 x i16]* %weight_buffer_16_0, [9 x i16]* %weight_buffer_16_1, [9 x i16]* %weight_buffer_16_2, [9 x i16]* %weight_buffer_16_3, [9 x i16]* %weight_buffer_17_0, [9 x i16]* %weight_buffer_17_1, [9 x i16]* %weight_buffer_17_2, [9 x i16]* %weight_buffer_17_3, [9 x i16]* %weight_buffer_18_0, [9 x i16]* %weight_buffer_18_1, [9 x i16]* %weight_buffer_18_2, [9 x i16]* %weight_buffer_18_3, [9 x i16]* %weight_buffer_19_0, [9 x i16]* %weight_buffer_19_1, [9 x i16]* %weight_buffer_19_2, [9 x i16]* %weight_buffer_19_3, [9 x i16]* %weight_buffer_20_0, [9 x i16]* %weight_buffer_20_1, [9 x i16]* %weight_buffer_20_2, [9 x i16]* %weight_buffer_20_3, [9 x i16]* %weight_buffer_21_0, [9 x i16]* %weight_buffer_21_1, [9 x i16]* %weight_buffer_21_2, [9 x i16]* %weight_buffer_21_3, [9 x i16]* %weight_buffer_22_0, [9 x i16]* %weight_buffer_22_1, [9 x i16]* %weight_buffer_22_2, [9 x i16]* %weight_buffer_22_3, [9 x i16]* %weight_buffer_23_0, [9 x i16]* %weight_buffer_23_1, [9 x i16]* %weight_buffer_23_2, [9 x i16]* %weight_buffer_23_3, [9 x i16]* %weight_buffer_24_0, [9 x i16]* %weight_buffer_24_1, [9 x i16]* %weight_buffer_24_2, [9 x i16]* %weight_buffer_24_3, [9 x i16]* %weight_buffer_25_0, [9 x i16]* %weight_buffer_25_1, [9 x i16]* %weight_buffer_25_2, [9 x i16]* %weight_buffer_25_3, [9 x i16]* %weight_buffer_26_0, [9 x i16]* %weight_buffer_26_1, [9 x i16]* %weight_buffer_26_2, [9 x i16]* %weight_buffer_26_3, [9 x i16]* %weight_buffer_27_0, [9 x i16]* %weight_buffer_27_1, [9 x i16]* %weight_buffer_27_2, [9 x i16]* %weight_buffer_27_3, [9 x i16]* %weight_buffer_28_0, [9 x i16]* %weight_buffer_28_1, [9 x i16]* %weight_buffer_28_2, [9 x i16]* %weight_buffer_28_3, [9 x i16]* %weight_buffer_29_0, [9 x i16]* %weight_buffer_29_1, [9 x i16]* %weight_buffer_29_2, [9 x i16]* %weight_buffer_29_3, [9 x i16]* %weight_buffer_30_0, [9 x i16]* %weight_buffer_30_1, [9 x i16]* %weight_buffer_30_2, [9 x i16]* %weight_buffer_30_3, [9 x i16]* %weight_buffer_31_0, [9 x i16]* %weight_buffer_31_1, [9 x i16]* %weight_buffer_31_2, [9 x i16]* %weight_buffer_31_3, i3 %next_t3_0_V_1_load, i3 %next_t4_0_V_1_load, i6 %TM_MIN_6b_V, i3 %TN_MIN_3b_V, i1 %tmp_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="8" op_9_bw="1" op_10_bw="1">
<![CDATA[
:0  %tmp_6 = call fastcc { i3, i3 } @weight_mmcpy_everyKx(i32* %Weight, i30 %Weight_offset_read, [64 x i32]* nocapture @weight_memcpy_buffer, i2 %p_0, i3 %p_1, i3 %next_t3_0_V_1_load, i3 %next_t4_0_V_1_load, i8 %ReadLength_cast6, i1 %p_s, i1 %tmp_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %tmp_2 = icmp ne i3 %p_1, 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="3" op_131_bw="3" op_132_bw="6" op_133_bw="3" op_134_bw="1">
<![CDATA[
:4  call fastcc void @load_weight2buf_ever([64 x i32]* @weight_memcpy_buffer_1, [9 x i16]* %weight_buffer_0_0, [9 x i16]* %weight_buffer_0_1, [9 x i16]* %weight_buffer_0_2, [9 x i16]* %weight_buffer_0_3, [9 x i16]* %weight_buffer_1_0, [9 x i16]* %weight_buffer_1_1, [9 x i16]* %weight_buffer_1_2, [9 x i16]* %weight_buffer_1_3, [9 x i16]* %weight_buffer_2_0, [9 x i16]* %weight_buffer_2_1, [9 x i16]* %weight_buffer_2_2, [9 x i16]* %weight_buffer_2_3, [9 x i16]* %weight_buffer_3_0, [9 x i16]* %weight_buffer_3_1, [9 x i16]* %weight_buffer_3_2, [9 x i16]* %weight_buffer_3_3, [9 x i16]* %weight_buffer_4_0, [9 x i16]* %weight_buffer_4_1, [9 x i16]* %weight_buffer_4_2, [9 x i16]* %weight_buffer_4_3, [9 x i16]* %weight_buffer_5_0, [9 x i16]* %weight_buffer_5_1, [9 x i16]* %weight_buffer_5_2, [9 x i16]* %weight_buffer_5_3, [9 x i16]* %weight_buffer_6_0, [9 x i16]* %weight_buffer_6_1, [9 x i16]* %weight_buffer_6_2, [9 x i16]* %weight_buffer_6_3, [9 x i16]* %weight_buffer_7_0, [9 x i16]* %weight_buffer_7_1, [9 x i16]* %weight_buffer_7_2, [9 x i16]* %weight_buffer_7_3, [9 x i16]* %weight_buffer_8_0, [9 x i16]* %weight_buffer_8_1, [9 x i16]* %weight_buffer_8_2, [9 x i16]* %weight_buffer_8_3, [9 x i16]* %weight_buffer_9_0, [9 x i16]* %weight_buffer_9_1, [9 x i16]* %weight_buffer_9_2, [9 x i16]* %weight_buffer_9_3, [9 x i16]* %weight_buffer_10_0, [9 x i16]* %weight_buffer_10_1, [9 x i16]* %weight_buffer_10_2, [9 x i16]* %weight_buffer_10_3, [9 x i16]* %weight_buffer_11_0, [9 x i16]* %weight_buffer_11_1, [9 x i16]* %weight_buffer_11_2, [9 x i16]* %weight_buffer_11_3, [9 x i16]* %weight_buffer_12_0, [9 x i16]* %weight_buffer_12_1, [9 x i16]* %weight_buffer_12_2, [9 x i16]* %weight_buffer_12_3, [9 x i16]* %weight_buffer_13_0, [9 x i16]* %weight_buffer_13_1, [9 x i16]* %weight_buffer_13_2, [9 x i16]* %weight_buffer_13_3, [9 x i16]* %weight_buffer_14_0, [9 x i16]* %weight_buffer_14_1, [9 x i16]* %weight_buffer_14_2, [9 x i16]* %weight_buffer_14_3, [9 x i16]* %weight_buffer_15_0, [9 x i16]* %weight_buffer_15_1, [9 x i16]* %weight_buffer_15_2, [9 x i16]* %weight_buffer_15_3, [9 x i16]* %weight_buffer_16_0, [9 x i16]* %weight_buffer_16_1, [9 x i16]* %weight_buffer_16_2, [9 x i16]* %weight_buffer_16_3, [9 x i16]* %weight_buffer_17_0, [9 x i16]* %weight_buffer_17_1, [9 x i16]* %weight_buffer_17_2, [9 x i16]* %weight_buffer_17_3, [9 x i16]* %weight_buffer_18_0, [9 x i16]* %weight_buffer_18_1, [9 x i16]* %weight_buffer_18_2, [9 x i16]* %weight_buffer_18_3, [9 x i16]* %weight_buffer_19_0, [9 x i16]* %weight_buffer_19_1, [9 x i16]* %weight_buffer_19_2, [9 x i16]* %weight_buffer_19_3, [9 x i16]* %weight_buffer_20_0, [9 x i16]* %weight_buffer_20_1, [9 x i16]* %weight_buffer_20_2, [9 x i16]* %weight_buffer_20_3, [9 x i16]* %weight_buffer_21_0, [9 x i16]* %weight_buffer_21_1, [9 x i16]* %weight_buffer_21_2, [9 x i16]* %weight_buffer_21_3, [9 x i16]* %weight_buffer_22_0, [9 x i16]* %weight_buffer_22_1, [9 x i16]* %weight_buffer_22_2, [9 x i16]* %weight_buffer_22_3, [9 x i16]* %weight_buffer_23_0, [9 x i16]* %weight_buffer_23_1, [9 x i16]* %weight_buffer_23_2, [9 x i16]* %weight_buffer_23_3, [9 x i16]* %weight_buffer_24_0, [9 x i16]* %weight_buffer_24_1, [9 x i16]* %weight_buffer_24_2, [9 x i16]* %weight_buffer_24_3, [9 x i16]* %weight_buffer_25_0, [9 x i16]* %weight_buffer_25_1, [9 x i16]* %weight_buffer_25_2, [9 x i16]* %weight_buffer_25_3, [9 x i16]* %weight_buffer_26_0, [9 x i16]* %weight_buffer_26_1, [9 x i16]* %weight_buffer_26_2, [9 x i16]* %weight_buffer_26_3, [9 x i16]* %weight_buffer_27_0, [9 x i16]* %weight_buffer_27_1, [9 x i16]* %weight_buffer_27_2, [9 x i16]* %weight_buffer_27_3, [9 x i16]* %weight_buffer_28_0, [9 x i16]* %weight_buffer_28_1, [9 x i16]* %weight_buffer_28_2, [9 x i16]* %weight_buffer_28_3, [9 x i16]* %weight_buffer_29_0, [9 x i16]* %weight_buffer_29_1, [9 x i16]* %weight_buffer_29_2, [9 x i16]* %weight_buffer_29_3, [9 x i16]* %weight_buffer_30_0, [9 x i16]* %weight_buffer_30_1, [9 x i16]* %weight_buffer_30_2, [9 x i16]* %weight_buffer_30_3, [9 x i16]* %weight_buffer_31_0, [9 x i16]* %weight_buffer_31_1, [9 x i16]* %weight_buffer_31_2, [9 x i16]* %weight_buffer_31_3, i3 %next_t31_0_V_1_load, i3 %next_t41_0_V_1_load, i6 %TM_MIN_6b_V, i3 %TN_MIN_3b_V, i1 %tmp_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.preheader299.loopexit:0  br label %.preheader299

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="8" op_9_bw="1" op_10_bw="1">
<![CDATA[
:0  %tmp_7 = call fastcc { i3, i3 } @weight_mmcpy_everyKx(i32* %Weight, i30 %Weight_offset_read, [64 x i32]* nocapture @weight_memcpy_buffer_1, i2 %p_0, i3 %p_1, i3 %next_t31_0_V_1_load, i3 %next_t41_0_V_1_load, i8 %ReadLength_cast6, i1 %p_s, i1 %tmp_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="6">
<![CDATA[
:1  %next_t31_0_V = extractvalue { i3, i3 } %tmp_7, 0

]]></Node>
<StgValue><ssdm name="next_t31_0_V"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="3" op_0_bw="6">
<![CDATA[
:2  %next_t41_0_V = extractvalue { i3, i3 } %tmp_7, 1

]]></Node>
<StgValue><ssdm name="next_t41_0_V"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="3" op_131_bw="3" op_132_bw="6" op_133_bw="3" op_134_bw="1">
<![CDATA[
:4  call fastcc void @load_weight2buf_ever([64 x i32]* @weight_memcpy_buffer, [9 x i16]* %weight_buffer_0_0, [9 x i16]* %weight_buffer_0_1, [9 x i16]* %weight_buffer_0_2, [9 x i16]* %weight_buffer_0_3, [9 x i16]* %weight_buffer_1_0, [9 x i16]* %weight_buffer_1_1, [9 x i16]* %weight_buffer_1_2, [9 x i16]* %weight_buffer_1_3, [9 x i16]* %weight_buffer_2_0, [9 x i16]* %weight_buffer_2_1, [9 x i16]* %weight_buffer_2_2, [9 x i16]* %weight_buffer_2_3, [9 x i16]* %weight_buffer_3_0, [9 x i16]* %weight_buffer_3_1, [9 x i16]* %weight_buffer_3_2, [9 x i16]* %weight_buffer_3_3, [9 x i16]* %weight_buffer_4_0, [9 x i16]* %weight_buffer_4_1, [9 x i16]* %weight_buffer_4_2, [9 x i16]* %weight_buffer_4_3, [9 x i16]* %weight_buffer_5_0, [9 x i16]* %weight_buffer_5_1, [9 x i16]* %weight_buffer_5_2, [9 x i16]* %weight_buffer_5_3, [9 x i16]* %weight_buffer_6_0, [9 x i16]* %weight_buffer_6_1, [9 x i16]* %weight_buffer_6_2, [9 x i16]* %weight_buffer_6_3, [9 x i16]* %weight_buffer_7_0, [9 x i16]* %weight_buffer_7_1, [9 x i16]* %weight_buffer_7_2, [9 x i16]* %weight_buffer_7_3, [9 x i16]* %weight_buffer_8_0, [9 x i16]* %weight_buffer_8_1, [9 x i16]* %weight_buffer_8_2, [9 x i16]* %weight_buffer_8_3, [9 x i16]* %weight_buffer_9_0, [9 x i16]* %weight_buffer_9_1, [9 x i16]* %weight_buffer_9_2, [9 x i16]* %weight_buffer_9_3, [9 x i16]* %weight_buffer_10_0, [9 x i16]* %weight_buffer_10_1, [9 x i16]* %weight_buffer_10_2, [9 x i16]* %weight_buffer_10_3, [9 x i16]* %weight_buffer_11_0, [9 x i16]* %weight_buffer_11_1, [9 x i16]* %weight_buffer_11_2, [9 x i16]* %weight_buffer_11_3, [9 x i16]* %weight_buffer_12_0, [9 x i16]* %weight_buffer_12_1, [9 x i16]* %weight_buffer_12_2, [9 x i16]* %weight_buffer_12_3, [9 x i16]* %weight_buffer_13_0, [9 x i16]* %weight_buffer_13_1, [9 x i16]* %weight_buffer_13_2, [9 x i16]* %weight_buffer_13_3, [9 x i16]* %weight_buffer_14_0, [9 x i16]* %weight_buffer_14_1, [9 x i16]* %weight_buffer_14_2, [9 x i16]* %weight_buffer_14_3, [9 x i16]* %weight_buffer_15_0, [9 x i16]* %weight_buffer_15_1, [9 x i16]* %weight_buffer_15_2, [9 x i16]* %weight_buffer_15_3, [9 x i16]* %weight_buffer_16_0, [9 x i16]* %weight_buffer_16_1, [9 x i16]* %weight_buffer_16_2, [9 x i16]* %weight_buffer_16_3, [9 x i16]* %weight_buffer_17_0, [9 x i16]* %weight_buffer_17_1, [9 x i16]* %weight_buffer_17_2, [9 x i16]* %weight_buffer_17_3, [9 x i16]* %weight_buffer_18_0, [9 x i16]* %weight_buffer_18_1, [9 x i16]* %weight_buffer_18_2, [9 x i16]* %weight_buffer_18_3, [9 x i16]* %weight_buffer_19_0, [9 x i16]* %weight_buffer_19_1, [9 x i16]* %weight_buffer_19_2, [9 x i16]* %weight_buffer_19_3, [9 x i16]* %weight_buffer_20_0, [9 x i16]* %weight_buffer_20_1, [9 x i16]* %weight_buffer_20_2, [9 x i16]* %weight_buffer_20_3, [9 x i16]* %weight_buffer_21_0, [9 x i16]* %weight_buffer_21_1, [9 x i16]* %weight_buffer_21_2, [9 x i16]* %weight_buffer_21_3, [9 x i16]* %weight_buffer_22_0, [9 x i16]* %weight_buffer_22_1, [9 x i16]* %weight_buffer_22_2, [9 x i16]* %weight_buffer_22_3, [9 x i16]* %weight_buffer_23_0, [9 x i16]* %weight_buffer_23_1, [9 x i16]* %weight_buffer_23_2, [9 x i16]* %weight_buffer_23_3, [9 x i16]* %weight_buffer_24_0, [9 x i16]* %weight_buffer_24_1, [9 x i16]* %weight_buffer_24_2, [9 x i16]* %weight_buffer_24_3, [9 x i16]* %weight_buffer_25_0, [9 x i16]* %weight_buffer_25_1, [9 x i16]* %weight_buffer_25_2, [9 x i16]* %weight_buffer_25_3, [9 x i16]* %weight_buffer_26_0, [9 x i16]* %weight_buffer_26_1, [9 x i16]* %weight_buffer_26_2, [9 x i16]* %weight_buffer_26_3, [9 x i16]* %weight_buffer_27_0, [9 x i16]* %weight_buffer_27_1, [9 x i16]* %weight_buffer_27_2, [9 x i16]* %weight_buffer_27_3, [9 x i16]* %weight_buffer_28_0, [9 x i16]* %weight_buffer_28_1, [9 x i16]* %weight_buffer_28_2, [9 x i16]* %weight_buffer_28_3, [9 x i16]* %weight_buffer_29_0, [9 x i16]* %weight_buffer_29_1, [9 x i16]* %weight_buffer_29_2, [9 x i16]* %weight_buffer_29_3, [9 x i16]* %weight_buffer_30_0, [9 x i16]* %weight_buffer_30_1, [9 x i16]* %weight_buffer_30_2, [9 x i16]* %weight_buffer_30_3, [9 x i16]* %weight_buffer_31_0, [9 x i16]* %weight_buffer_31_1, [9 x i16]* %weight_buffer_31_2, [9 x i16]* %weight_buffer_31_3, i3 %next_t3_0_V_1_load, i3 %next_t4_0_V_1_load, i6 %TM_MIN_6b_V, i3 %TN_MIN_3b_V, i1 %tmp_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %next_t41_0_V, i3* %next_t41_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  store i3 %next_t31_0_V, i3* %next_t31_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp><literal name="pingpong_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="6" op_0_bw="6" op_1_bw="32" op_2_bw="30" op_3_bw="32" op_4_bw="2" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="8" op_9_bw="1" op_10_bw="1">
<![CDATA[
:0  %tmp_6 = call fastcc { i3, i3 } @weight_mmcpy_everyKx(i32* %Weight, i30 %Weight_offset_read, [64 x i32]* nocapture @weight_memcpy_buffer, i2 %p_0, i3 %p_1, i3 %next_t3_0_V_1_load, i3 %next_t4_0_V_1_load, i8 %ReadLength_cast6, i1 %p_s, i1 %tmp_1)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="6">
<![CDATA[
:1  %next_t3_0_V = extractvalue { i3, i3 } %tmp_6, 0

]]></Node>
<StgValue><ssdm name="next_t3_0_V"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="6">
<![CDATA[
:2  %next_t4_0_V = extractvalue { i3, i3 } %tmp_6, 1

]]></Node>
<StgValue><ssdm name="next_t4_0_V"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="16" op_30_bw="16" op_31_bw="16" op_32_bw="16" op_33_bw="16" op_34_bw="16" op_35_bw="16" op_36_bw="16" op_37_bw="16" op_38_bw="16" op_39_bw="16" op_40_bw="16" op_41_bw="16" op_42_bw="16" op_43_bw="16" op_44_bw="16" op_45_bw="16" op_46_bw="16" op_47_bw="16" op_48_bw="16" op_49_bw="16" op_50_bw="16" op_51_bw="16" op_52_bw="16" op_53_bw="16" op_54_bw="16" op_55_bw="16" op_56_bw="16" op_57_bw="16" op_58_bw="16" op_59_bw="16" op_60_bw="16" op_61_bw="16" op_62_bw="16" op_63_bw="16" op_64_bw="16" op_65_bw="16" op_66_bw="16" op_67_bw="16" op_68_bw="16" op_69_bw="16" op_70_bw="16" op_71_bw="16" op_72_bw="16" op_73_bw="16" op_74_bw="16" op_75_bw="16" op_76_bw="16" op_77_bw="16" op_78_bw="16" op_79_bw="16" op_80_bw="16" op_81_bw="16" op_82_bw="16" op_83_bw="16" op_84_bw="16" op_85_bw="16" op_86_bw="16" op_87_bw="16" op_88_bw="16" op_89_bw="16" op_90_bw="16" op_91_bw="16" op_92_bw="16" op_93_bw="16" op_94_bw="16" op_95_bw="16" op_96_bw="16" op_97_bw="16" op_98_bw="16" op_99_bw="16" op_100_bw="16" op_101_bw="16" op_102_bw="16" op_103_bw="16" op_104_bw="16" op_105_bw="16" op_106_bw="16" op_107_bw="16" op_108_bw="16" op_109_bw="16" op_110_bw="16" op_111_bw="16" op_112_bw="16" op_113_bw="16" op_114_bw="16" op_115_bw="16" op_116_bw="16" op_117_bw="16" op_118_bw="16" op_119_bw="16" op_120_bw="16" op_121_bw="16" op_122_bw="16" op_123_bw="16" op_124_bw="16" op_125_bw="16" op_126_bw="16" op_127_bw="16" op_128_bw="16" op_129_bw="16" op_130_bw="3" op_131_bw="3" op_132_bw="6" op_133_bw="3" op_134_bw="1">
<![CDATA[
:4  call fastcc void @load_weight2buf_ever([64 x i32]* @weight_memcpy_buffer_1, [9 x i16]* %weight_buffer_0_0, [9 x i16]* %weight_buffer_0_1, [9 x i16]* %weight_buffer_0_2, [9 x i16]* %weight_buffer_0_3, [9 x i16]* %weight_buffer_1_0, [9 x i16]* %weight_buffer_1_1, [9 x i16]* %weight_buffer_1_2, [9 x i16]* %weight_buffer_1_3, [9 x i16]* %weight_buffer_2_0, [9 x i16]* %weight_buffer_2_1, [9 x i16]* %weight_buffer_2_2, [9 x i16]* %weight_buffer_2_3, [9 x i16]* %weight_buffer_3_0, [9 x i16]* %weight_buffer_3_1, [9 x i16]* %weight_buffer_3_2, [9 x i16]* %weight_buffer_3_3, [9 x i16]* %weight_buffer_4_0, [9 x i16]* %weight_buffer_4_1, [9 x i16]* %weight_buffer_4_2, [9 x i16]* %weight_buffer_4_3, [9 x i16]* %weight_buffer_5_0, [9 x i16]* %weight_buffer_5_1, [9 x i16]* %weight_buffer_5_2, [9 x i16]* %weight_buffer_5_3, [9 x i16]* %weight_buffer_6_0, [9 x i16]* %weight_buffer_6_1, [9 x i16]* %weight_buffer_6_2, [9 x i16]* %weight_buffer_6_3, [9 x i16]* %weight_buffer_7_0, [9 x i16]* %weight_buffer_7_1, [9 x i16]* %weight_buffer_7_2, [9 x i16]* %weight_buffer_7_3, [9 x i16]* %weight_buffer_8_0, [9 x i16]* %weight_buffer_8_1, [9 x i16]* %weight_buffer_8_2, [9 x i16]* %weight_buffer_8_3, [9 x i16]* %weight_buffer_9_0, [9 x i16]* %weight_buffer_9_1, [9 x i16]* %weight_buffer_9_2, [9 x i16]* %weight_buffer_9_3, [9 x i16]* %weight_buffer_10_0, [9 x i16]* %weight_buffer_10_1, [9 x i16]* %weight_buffer_10_2, [9 x i16]* %weight_buffer_10_3, [9 x i16]* %weight_buffer_11_0, [9 x i16]* %weight_buffer_11_1, [9 x i16]* %weight_buffer_11_2, [9 x i16]* %weight_buffer_11_3, [9 x i16]* %weight_buffer_12_0, [9 x i16]* %weight_buffer_12_1, [9 x i16]* %weight_buffer_12_2, [9 x i16]* %weight_buffer_12_3, [9 x i16]* %weight_buffer_13_0, [9 x i16]* %weight_buffer_13_1, [9 x i16]* %weight_buffer_13_2, [9 x i16]* %weight_buffer_13_3, [9 x i16]* %weight_buffer_14_0, [9 x i16]* %weight_buffer_14_1, [9 x i16]* %weight_buffer_14_2, [9 x i16]* %weight_buffer_14_3, [9 x i16]* %weight_buffer_15_0, [9 x i16]* %weight_buffer_15_1, [9 x i16]* %weight_buffer_15_2, [9 x i16]* %weight_buffer_15_3, [9 x i16]* %weight_buffer_16_0, [9 x i16]* %weight_buffer_16_1, [9 x i16]* %weight_buffer_16_2, [9 x i16]* %weight_buffer_16_3, [9 x i16]* %weight_buffer_17_0, [9 x i16]* %weight_buffer_17_1, [9 x i16]* %weight_buffer_17_2, [9 x i16]* %weight_buffer_17_3, [9 x i16]* %weight_buffer_18_0, [9 x i16]* %weight_buffer_18_1, [9 x i16]* %weight_buffer_18_2, [9 x i16]* %weight_buffer_18_3, [9 x i16]* %weight_buffer_19_0, [9 x i16]* %weight_buffer_19_1, [9 x i16]* %weight_buffer_19_2, [9 x i16]* %weight_buffer_19_3, [9 x i16]* %weight_buffer_20_0, [9 x i16]* %weight_buffer_20_1, [9 x i16]* %weight_buffer_20_2, [9 x i16]* %weight_buffer_20_3, [9 x i16]* %weight_buffer_21_0, [9 x i16]* %weight_buffer_21_1, [9 x i16]* %weight_buffer_21_2, [9 x i16]* %weight_buffer_21_3, [9 x i16]* %weight_buffer_22_0, [9 x i16]* %weight_buffer_22_1, [9 x i16]* %weight_buffer_22_2, [9 x i16]* %weight_buffer_22_3, [9 x i16]* %weight_buffer_23_0, [9 x i16]* %weight_buffer_23_1, [9 x i16]* %weight_buffer_23_2, [9 x i16]* %weight_buffer_23_3, [9 x i16]* %weight_buffer_24_0, [9 x i16]* %weight_buffer_24_1, [9 x i16]* %weight_buffer_24_2, [9 x i16]* %weight_buffer_24_3, [9 x i16]* %weight_buffer_25_0, [9 x i16]* %weight_buffer_25_1, [9 x i16]* %weight_buffer_25_2, [9 x i16]* %weight_buffer_25_3, [9 x i16]* %weight_buffer_26_0, [9 x i16]* %weight_buffer_26_1, [9 x i16]* %weight_buffer_26_2, [9 x i16]* %weight_buffer_26_3, [9 x i16]* %weight_buffer_27_0, [9 x i16]* %weight_buffer_27_1, [9 x i16]* %weight_buffer_27_2, [9 x i16]* %weight_buffer_27_3, [9 x i16]* %weight_buffer_28_0, [9 x i16]* %weight_buffer_28_1, [9 x i16]* %weight_buffer_28_2, [9 x i16]* %weight_buffer_28_3, [9 x i16]* %weight_buffer_29_0, [9 x i16]* %weight_buffer_29_1, [9 x i16]* %weight_buffer_29_2, [9 x i16]* %weight_buffer_29_3, [9 x i16]* %weight_buffer_30_0, [9 x i16]* %weight_buffer_30_1, [9 x i16]* %weight_buffer_30_2, [9 x i16]* %weight_buffer_30_3, [9 x i16]* %weight_buffer_31_0, [9 x i16]* %weight_buffer_31_1, [9 x i16]* %weight_buffer_31_2, [9 x i16]* %weight_buffer_31_3, i3 %next_t31_0_V_1_load, i3 %next_t41_0_V_1_load, i6 %TM_MIN_6b_V, i3 %TN_MIN_3b_V, i1 %tmp_2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:5  store i3 %next_t4_0_V, i3* %next_t4_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  store i3 %next_t3_0_V, i3* %next_t3_0_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="pingpong_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader.backedge:0  %pingpong_1_be = phi i1 [ false, %2 ], [ true, %3 ]

]]></Node>
<StgValue><ssdm name="pingpong_1_be"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader.backedge:1  store i1 %pingpong_1_be, i1* %pingpong

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
