// Seed: 3908270100
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0,
    input reg id_1,
    output reg id_2,
    output id_3
);
  type_8(
      id_3, id_1
  ); type_9(
      1'b0, 1'b0, id_3, id_2
  );
  always @(posedge 1 or posedge "") begin
    if (1) id_2 <= ({1, 1} - id_1);
  end
  logic id_4;
endmodule
