###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       293695   # Number of WRITE/WRITEP commands
num_reads_done                 =       797906   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       571397   # Number of read row buffer hits
num_read_cmds                  =       797905   # Number of READ/READP commands
num_writes_done                =       293696   # Number of read requests issued
num_write_row_hits             =       237651   # Number of write row buffer hits
num_act_cmds                   =       283757   # Number of ACT commands
num_pre_cmds                   =       283726   # Number of PRE commands
num_ondemand_pres              =       259037   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9502427   # Cyles of rank active rank.0
rank_active_cycles.1           =      9265690   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       497573   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       734310   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1031198   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9893   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4763   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5060   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8699   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5965   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1379   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1870   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1518   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          412   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20848   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           36   # Write cmd latency (cycles)
write_latency[20-39]           =          510   # Write cmd latency (cycles)
write_latency[40-59]           =          894   # Write cmd latency (cycles)
write_latency[60-79]           =         1585   # Write cmd latency (cycles)
write_latency[80-99]           =         3147   # Write cmd latency (cycles)
write_latency[100-119]         =         4597   # Write cmd latency (cycles)
write_latency[120-139]         =         6762   # Write cmd latency (cycles)
write_latency[140-159]         =         9149   # Write cmd latency (cycles)
write_latency[160-179]         =        11904   # Write cmd latency (cycles)
write_latency[180-199]         =        13852   # Write cmd latency (cycles)
write_latency[200-]            =       241259   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       276067   # Read request latency (cycles)
read_latency[40-59]            =        88717   # Read request latency (cycles)
read_latency[60-79]            =       128206   # Read request latency (cycles)
read_latency[80-99]            =        51063   # Read request latency (cycles)
read_latency[100-119]          =        40515   # Read request latency (cycles)
read_latency[120-139]          =        33887   # Read request latency (cycles)
read_latency[140-159]          =        21488   # Read request latency (cycles)
read_latency[160-179]          =        15937   # Read request latency (cycles)
read_latency[180-199]          =        12916   # Read request latency (cycles)
read_latency[200-]             =       129107   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.46613e+09   # Write energy
read_energy                    =  3.21715e+09   # Read energy
act_energy                     =  7.76359e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.38835e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.52469e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92951e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78179e+09   # Active standby energy rank.1
average_read_latency           =      132.429   # Average read request latency (cycles)
average_interarrival           =      9.16082   # Average request interarrival latency (cycles)
total_energy                   =  1.84669e+10   # Total energy (pJ)
average_power                  =      1846.69   # Average power (mW)
average_bandwidth              =        9.315   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       281274   # Number of WRITE/WRITEP commands
num_reads_done                 =       767382   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       542674   # Number of read row buffer hits
num_read_cmds                  =       767377   # Number of READ/READP commands
num_writes_done                =       281276   # Number of read requests issued
num_write_row_hits             =       218665   # Number of write row buffer hits
num_act_cmds                   =       288372   # Number of ACT commands
num_pre_cmds                   =       288344   # Number of PRE commands
num_ondemand_pres              =       264100   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9392086   # Cyles of rank active rank.0
rank_active_cycles.1           =      9401835   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       607914   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       598165   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       985764   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12341   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4741   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5017   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         8525   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6259   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1368   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1877   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1529   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          409   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20831   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           20   # Write cmd latency (cycles)
write_latency[20-39]           =          448   # Write cmd latency (cycles)
write_latency[40-59]           =          825   # Write cmd latency (cycles)
write_latency[60-79]           =         1445   # Write cmd latency (cycles)
write_latency[80-99]           =         2896   # Write cmd latency (cycles)
write_latency[100-119]         =         4390   # Write cmd latency (cycles)
write_latency[120-139]         =         6794   # Write cmd latency (cycles)
write_latency[140-159]         =         9530   # Write cmd latency (cycles)
write_latency[160-179]         =        12279   # Write cmd latency (cycles)
write_latency[180-199]         =        14283   # Write cmd latency (cycles)
write_latency[200-]            =       228364   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       272364   # Read request latency (cycles)
read_latency[40-59]            =        85790   # Read request latency (cycles)
read_latency[60-79]            =       132789   # Read request latency (cycles)
read_latency[80-99]            =        48156   # Read request latency (cycles)
read_latency[100-119]          =        38863   # Read request latency (cycles)
read_latency[120-139]          =        33406   # Read request latency (cycles)
read_latency[140-159]          =        19389   # Read request latency (cycles)
read_latency[160-179]          =        15021   # Read request latency (cycles)
read_latency[180-199]          =        11472   # Read request latency (cycles)
read_latency[200-]             =       110127   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.40412e+09   # Write energy
read_energy                    =  3.09406e+09   # Read energy
act_energy                     =  7.88986e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.91799e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.87119e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86066e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.86675e+09   # Active standby energy rank.1
average_read_latency           =      119.753   # Average read request latency (cycles)
average_interarrival           =      9.53597   # Average request interarrival latency (cycles)
total_energy                   =  1.82981e+10   # Total energy (pJ)
average_power                  =      1829.81   # Average power (mW)
average_bandwidth              =      8.94855   # Average bandwidth
