# ELBREAD: Elaboration process.
# ELBREAD: Error: Configuration testbench_for_processor (library simple_processor) not found.
# ELBREAD: Error: Elaboration process completed with errors.
# Design: Error: Elaboration failed
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Error: VLM_0026: Cannot write data to the MGF file - possibly no space on disk or MGF file corrupted. In the second case, please use command vdel -all to empty library "simple_processor".
# Error: DAGGEN_0700: Fatal error : INTERNAL CODE GENERATOR ERROR
#  (when resetting code generator for package (null))
# Error: COMP96_0236: Fatal error : INTERNAL COMPILER ERROR (compiled file "d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd" - global process).
# Compile failure 3 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Error: COMP96_0015: processor_TB.vhd : (85, 24): ')' expected.
# Error: COMP96_0019: processor_TB.vhd : (86, 4): Keyword 'then' expected.
# Error: COMP96_0019: processor_TB.vhd : (87, 7): Keyword 'process' expected.
# Error: COMP96_0015: processor_TB.vhd : (88, 6): ';' expected.
# Error: COMP96_0016: processor_TB.vhd : (88, 13): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.6 [s]
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Error: COMP96_0015: processor_TB.vhd : (92, 8): ';' expected.
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile failure 1 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Error: COMP96_0078: processor_TB.vhd : (79, 19): Unknown identifier "newInstruction".
# Error: COMP96_0133: processor_TB.vhd : (79, 19): Cannot find object declaration.
# Error: COMP96_0077: processor_TB.vhd : (79, 19): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: processor_TB.vhd : (86, 19): Unknown identifier "newInstruction".
# Error: COMP96_0133: processor_TB.vhd : (86, 19): Cannot find object declaration.
# Error: COMP96_0077: processor_TB.vhd : (86, 19): Undefined type of expression. Expected type 'STD_ULOGIC_VECTOR'.
# Error: COMP96_0078: processor_TB.vhd : (93, 3): Unknown identifier "newInstruction".
# Error: COMP96_0133: processor_TB.vhd : (93, 3): Cannot find object declaration.
# Error: COMP96_0078: processor_TB.vhd : (95, 3): Unknown identifier "newInstruction".
# Error: COMP96_0133: processor_TB.vhd : (95, 3): Cannot find object declaration.
# Error: COMP96_0078: processor_TB.vhd : (97, 3): Unknown identifier "newInstruction".
# Error: COMP96_0133: processor_TB.vhd : (97, 3): Cannot find object declaration.
# Error: COMP96_0078: processor_TB.vhd : (99, 3): Unknown identifier "newInstruction".
# Error: COMP96_0133: processor_TB.vhd : (99, 3): Cannot find object declaration.
# Error: COMP96_0078: processor_TB.vhd : (101, 3): Unknown identifier "newInstruction".
# Error: COMP96_0133: processor_TB.vhd : (101, 3): Cannot find object declaration.
# Error: COMP96_0078: processor_TB.vhd : (103, 3): Unknown identifier "newInstruction".
# Error: COMP96_0133: processor_TB.vhd : (103, 3): Cannot find object declaration.
# Error: COMP96_0078: processor_TB.vhd : (105, 3): Unknown identifier "newInstruction".
# Error: COMP96_0133: processor_TB.vhd : (105, 3): Cannot find object declaration.
# Error: COMP96_0078: processor_TB.vhd : (107, 3): Unknown identifier "newInstruction".
# Error: COMP96_0133: processor_TB.vhd : (107, 3): Cannot find object declaration.
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile failure 22 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Error: COMP96_0019: processor_TB.vhd : (68, 2): Keyword 'end' expected.
# Error: COMP96_0016: processor_TB.vhd : (68, 9): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.8 [s]
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Error: COMP96_0019: processor_TB.vhd : (68, 2): Keyword 'end' expected.
# Error: COMP96_0016: processor_TB.vhd : (68, 9): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Error: COMP96_0019: processor_TB.vhd : (68, 2): Keyword 'end' expected.
# Error: COMP96_0016: processor_TB.vhd : (68, 9): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Error: COMP96_0019: processor_TB.vhd : (68, 2): Keyword 'end' expected.
# Error: COMP96_0016: processor_TB.vhd : (68, 9): Design unit declaration expected.
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.9 [s]
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
# Design: Design Simple_Processor already active.
# 
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+processor processor behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6221 kB (elbread=1027 elab2=5098 kernel=95 sdf=0)
#  12:06 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: processor (behavioral)
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+register_file_16x8 register_file_16x8 behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6173 kB (elbread=1023 elab2=5057 kernel=92 sdf=0)
#  12:07 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: register_file_16x8 (behavioral)
# Signal /processor/instruction not found in design.
# Signal /processor/clk not found in design.
# Signal /processor/opCode not found in design.
# Signal /processor/inst_a not found in design.
# Signal /processor/inst_b not found in design.
# Signal /processor/inst_dest not found in design.
# Signal /processor/inst_value not found in design.
# Signal /processor/regWrite not found in design.
# Signal /processor/memToReg not found in design.
# Signal /processor/aluSrc not found in design.
# Signal /processor/regNewData not found in design.
# Signal /processor/aluSrcOutput not found in design.
# Signal /processor/aluOutput not found in design.
# Signal /processor/status not found in design.
# Signal /processor/ramOutput not found in design.
run @1us
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+processor_tb processor_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6225 kB (elbread=1027 elab2=5103 kernel=95 sdf=0)
#  12:08 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: processor_tb (TB_ARCHITECTURE)
# Signal /processor/instruction not found in design.
# Signal /processor/clk not found in design.
# Signal /processor/opCode not found in design.
# Signal /processor/inst_a not found in design.
# Signal /processor/inst_b not found in design.
# Signal /processor/inst_dest not found in design.
# Signal /processor/inst_value not found in design.
# Signal /processor/regWrite not found in design.
# Signal /processor/memToReg not found in design.
# Signal /processor/aluSrc not found in design.
# Signal /processor/regNewData not found in design.
# Signal /processor/aluSrcOutput not found in design.
# Signal /processor/aluOutput not found in design.
# Signal /processor/status not found in design.
# Signal /processor/ramOutput not found in design.
# Signal /register_file_16x8/register_file(0) not found in design.
# Signal /register_file_16x8/register_file(1) not found in design.
# Signal /register_file_16x8/register_file(2) not found in design.
# Signal /register_file_16x8/register_file(3) not found in design.
# Signal /register_file_16x8/register_file(4) not found in design.
# Signal /register_file_16x8/register_file(5) not found in design.
# Signal /register_file_16x8/register_file(6) not found in design.
# Signal /register_file_16x8/register_file(7) not found in design.
run @1us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 320 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 1 us
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+processor_tb processor_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6225 kB (elbread=1027 elab2=5103 kernel=95 sdf=0)
#  12:09 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: processor_tb (TB_ARCHITECTURE)
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+register_file_16x8 register_file_16x8 behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6173 kB (elbread=1023 elab2=5057 kernel=92 sdf=0)
#  12:09 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: register_file_16x8 (behavioral)
# Signal /processor_tb/instruction not found in design.
# Signal /processor_tb/clk not found in design.
run @1us
# KERNEL: stopped at time: 1 us
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
#  Simulation has been stopped
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+processor_tb processor_tb TB_ARCHITECTURE
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6225 kB (elbread=1027 elab2=5103 kernel=95 sdf=0)
#  12:11 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: processor_tb (TB_ARCHITECTURE)
#  Simulation has been stopped
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6225 kB (elbread=1027 elab2=5103 kernel=95 sdf=0)
#  12:12 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run @5us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 320 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 5 us
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6225 kB (elbread=1027 elab2=5103 kernel=95 sdf=0)
#  12:15 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run @5us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 480 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 5 us
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6225 kB (elbread=1027 elab2=5103 kernel=95 sdf=0)
#  12:15 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run @5us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 320 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 350 ns,  Iteration: 3,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 5 us
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.5 [s]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6225 kB (elbread=1027 elab2=5103 kernel=95 sdf=0)
#  12:15 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run @5us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 320 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 350 ns,  Iteration: 3,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 5 us
endsim
#  Simulation has been stopped
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6225 kB (elbread=1027 elab2=5103 kernel=95 sdf=0)
#  12:16 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run @5us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 320 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 350 ns,  Iteration: 3,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 5 us
endsim
#  Simulation has been stopped
acom -reorder -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Top-level unit(s) detected:
# Entity => ram_256
# Configuration => TESTBENCH_FOR_processor
# Entity => processor_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6225 kB (elbread=1027 elab2=5102 kernel=95 sdf=0)
#  12:18 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run @5us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 320 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 5 us
endsim
#  Simulation has been stopped
acom -reorder -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Top-level unit(s) detected:
# Entity => ram_256
# Configuration => TESTBENCH_FOR_processor
# Entity => processor_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6224 kB (elbread=1027 elab2=5102 kernel=95 sdf=0)
#  12:19 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run @5us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 160 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 5 us
endsim
#  Simulation has been stopped
acom -reorder -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Top-level unit(s) detected:
# Entity => ram_256
# Configuration => TESTBENCH_FOR_processor
# Entity => processor_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.7 [s]
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6224 kB (elbread=1027 elab2=5102 kernel=95 sdf=0)
#  12:25 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 160 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
endsim
# KERNEL: stopped at time: 19086250 ns
#  Simulation has been stopped
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6224 kB (elbread=1027 elab2=5102 kernel=95 sdf=0)
#  12:26 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run 5000 ns
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 160 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 5 us
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6224 kB (elbread=1027 elab2=5102 kernel=95 sdf=0)
#  12:26 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run @5us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 160 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 5 us
acom -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
acom -reorder -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Top-level unit(s) detected:
# Entity => ram_256
# Configuration => TESTBENCH_FOR_processor
# Entity => processor_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.8 [s]
endsim
#  Simulation has been stopped
asim -O5 +access +r +m+testbench_for_processor testbench_for_processor
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL EDU Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6224 kB (elbread=1027 elab2=5102 kernel=95 sdf=0)
#  12:32 PM, Wednesday, December 3, 2014
#  Simulation has been initialized
#  Selected Top-Level: testbench_for_processor
run @5us
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 160 ns,  Iteration: 4,  Instance: /processor_tb/UUT/alu1/Multiplier,  Process: line__29.
# KERNEL: stopped at time: 5 us
acom -reorder -O3 -work simple_processor -2008  $dsn/src/ram_256.vhd $dsn/src/multiplier16.vhd $dsn/src/register_file_16x8.vhd $dsn/src/mux2.vhd $dsn/src/mux16.vhd $dsn/src/half_adder.vhd $dsn/src/FullAdder.vhd $dsn/src/adder16.vhd $dsn/src/subtractor16.vhd $dsn/src/ALU.vhd $dsn/src/processor.vhd $dsn/src/TestBench/processor_TB.vhd
# Compile with File Reorder...
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints, code coverage, and assertion debug will not be available.
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ram_256.vhd
# Compile Entity "ram_256"
# Compile Architecture "behavioral" of Entity "ram_256"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\multiplier16.vhd
# Compile Entity "multiplier16"
# Compile Architecture "multiply" of Entity "multiplier16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\register_file_16x8.vhd
# Compile Entity "register_file_16x8"
# Compile Architecture "behavioral" of Entity "register_file_16x8"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux2.vhd
# Compile Entity "mux2"
# Compile Architecture "behavioral" of Entity "mux2"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\mux16.vhd
# Compile Entity "mux16"
# Compile Architecture "mux" of Entity "mux16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\half_adder.vhd
# Compile Entity "andGate"
# Compile Architecture "func" of Entity "andGate"
# Compile Entity "xorGate"
# Compile Architecture "func" of Entity "xorGate"
# Compile Entity "half_adder"
# Compile Architecture "adder" of Entity "half_adder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\FullAdder.vhd
# Compile Entity "orGate"
# Compile Architecture "func" of Entity "orGate"
# Compile Entity "FullAdder"
# Compile Architecture "func" of Entity "fullAdder"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\adder16.vhd
# Compile Entity "adder16"
# Compile Architecture "func" of Entity "adder16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\subtractor16.vhd
# Compile Entity "subtractor16"
# Compile Architecture "subtract" of Entity "subtractor16"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\ALU.vhd
# Compile Entity "ALU"
# Compile Architecture "ALU_arc" of Entity "ALU"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\processor.vhd
# Compile Entity "processor"
# Compile Architecture "behavioral" of Entity "processor"
# File: d:\GitHub\ECE443_Lab3\ECE443_Lab3\ProcessorLab\Simple_Processor\src\TestBench\processor_TB.vhd
# Compile Entity "processor_tb"
# Compile Architecture "TB_ARCHITECTURE" of Entity "processor_tb"
# Compile Configuration "TESTBENCH_FOR_processor"
# Top-level unit(s) detected:
# Entity => ram_256
# Configuration => TESTBENCH_FOR_processor
# Entity => processor_tb
# Compile success 0 Errors 0 Warnings  Analysis time :  0.9 [s]
endsim
#  Simulation has been stopped
