

================================================================
== Vitis HLS Report for 'main_Pipeline_VITIS_LOOP_45_1'
================================================================
* Date:           Tue Feb  8 11:02:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.877 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4264|     4264|  42.640 us|  42.640 us|  4264|  4264|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |     4262|     4262|         2|          2|          1|  2131|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      91|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      55|    -|
|Register         |        -|     -|      28|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      28|     146|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln45_fu_107_p2    |         +|   0|  0|  19|          12|           1|
    |add_ln46_1_fu_161_p2  |         +|   0|  0|  20|          13|           2|
    |add_ln46_fu_145_p2    |         +|   0|  0|  20|          13|           1|
    |sub_ln46_fu_134_p2    |         -|   0|  0|  20|          13|          13|
    |icmp_ln45_fu_101_p2   |      icmp|   0|  0|  12|          12|          12|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  91|          63|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  14|          3|    1|          3|
    |ap_done_int         |   9|          2|    1|          2|
    |ap_sig_allocacmp_i  |   9|          2|   12|         24|
    |i_28_fu_40          |   9|          2|   12|         24|
    |r_num_address0      |  14|          3|   13|         39|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  55|         12|   39|         92|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   2|   0|    2|          0|
    |ap_done_reg       |   1|   0|    1|          0|
    |i_28_fu_40        |  12|   0|   12|          0|
    |sub_ln46_reg_181  |  13|   0|   13|          0|
    +------------------+----+----+-----+-----------+
    |Total             |  28|   0|   28|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+----------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  main_Pipeline_VITIS_LOOP_45_1|  return value|
|r_num_address0  |  out|   13|   ap_memory|                          r_num|         array|
|r_num_ce0       |  out|    1|   ap_memory|                          r_num|         array|
|r_num_we0       |  out|    1|   ap_memory|                          r_num|         array|
|r_num_d0        |  out|   32|   ap_memory|                          r_num|         array|
|r_num_address1  |  out|   13|   ap_memory|                          r_num|         array|
|r_num_ce1       |  out|    1|   ap_memory|                          r_num|         array|
|r_num_we1       |  out|    1|   ap_memory|                          r_num|         array|
|r_num_d1        |  out|   32|   ap_memory|                          r_num|         array|
|r_p_address0    |  out|   12|   ap_memory|                            r_p|         array|
|r_p_ce0         |  out|    1|   ap_memory|                            r_p|         array|
|r_p_we0         |  out|    1|   ap_memory|                            r_p|         array|
|r_p_d0          |  out|   32|   ap_memory|                            r_p|         array|
+----------------+-----+-----+------------+-------------------------------+--------------+

