# ======================================================
# Verilog Project Makefile
# ä½¿ã„æ–¹:
#   make tb=tb_not
#   make tb=tb_and
# ======================================================

# src ä»¥ä¸‹ã®å…¨ã¦ã® Verilog ãƒ•ã‚¡ã‚¤ãƒ«ã‚’é›†ã‚ã‚‹
SRC := $(wildcard src/**/*.v)  # src ä»¥ä¸‹ã®ã‚µãƒ–ãƒ•ã‚©ãƒ«ãƒ€ã‚‚å«ã‚€

# ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒï¼ˆã‚³ãƒãƒ³ãƒ‰ãƒ©ã‚¤ãƒ³ã§æŒ‡å®šã€ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆã¯ tb_notï¼‰
TB  ?= tb_not

# ãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒãƒ•ã‚©ãƒ«ãƒ€è‡ªå‹•åˆ¤å®š
# tb_not ãŒ gates, alu, flipflops ãªã©ã«å±ã™ã‚‹å ´åˆã«è‡ªå‹•ã§é¸æŠ
TB_DIR := $(shell find sim -type f -name "$(TB).v" -exec dirname {} \;)
TB_PATH := $(TB_DIR)/$(TB).v

# å‡ºåŠ›ãƒ•ã‚¡ã‚¤ãƒ«å
OUT := build/$(TB).out

# æ³¢å½¢ãƒ•ã‚©ãƒ«ãƒ€ï¼ˆè‡ªå‹•ä½œæˆï¼‰
WAVE_DIR := sim/waveforms
$(shell mkdir -p $(WAVE_DIR) build)

# ãƒ“ãƒ«ãƒ‰ & å®Ÿè¡Œ
all:
	@echo "ğŸ”§ Building $(TB)..."
	@echo "SRC files: $(SRC)"
	@echo "TB file: $(TB_PATH)"
	iverilog -o $(OUT) $(SRC) $(TB_PATH)
	@echo "ğŸš€ Running simulation..."
	vvp $(OUT)

# æƒé™¤ã‚³ãƒãƒ³ãƒ‰
clean:
	rm -f build/*.out
