Info: Starting: Create simulation model
Info: qsys-generate D:\Homework\AD9238\ADCUDP_e11\nco0.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=D:\Homework\AD9238\ADCUDP_e11\nco0\simulation --family="Cyclone IV E" --part=EP4CE30F23C8
Progress: Loading ADCUDP_e11/nco0.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 18.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nco0: Generating nco0 "nco0" for SIM_VERILOG
Info: nco_ii_0: "nco0" instantiated altera_nco_ii "nco_ii_0"
Info: nco0: Done "nco0" with 2 modules, 34 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:\Homework\AD9238\ADCUDP_e11\nco0\nco0.spd --output-directory=D:/Homework/AD9238/ADCUDP_e11/nco0/simulation/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=D:\Homework\AD9238\ADCUDP_e11\nco0\nco0.spd --output-directory=D:/Homework/AD9238/ADCUDP_e11/nco0/simulation/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in D:/Homework/AD9238/ADCUDP_e11/nco0/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in D:/Homework/AD9238/ADCUDP_e11/nco0/simulation/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in D:/Homework/AD9238/ADCUDP_e11/nco0/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Homework/AD9238/ADCUDP_e11/nco0/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in D:/Homework/AD9238/ADCUDP_e11/nco0/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/Homework/AD9238/ADCUDP_e11/nco0/simulation/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Homework\AD9238\ADCUDP_e11\nco0.qsys --block-symbol-file --output-directory=D:\Homework\AD9238\ADCUDP_e11\nco0 --family="Cyclone IV E" --part=EP4CE30F23C8
Progress: Loading ADCUDP_e11/nco0.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 18.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Homework\AD9238\ADCUDP_e11\nco0.qsys --synthesis=VERILOG --output-directory=D:\Homework\AD9238\ADCUDP_e11\nco0\synthesis --family="Cyclone IV E" --part=EP4CE30F23C8
Progress: Loading ADCUDP_e11/nco0.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 18.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nco0: Generating nco0 "nco0" for QUARTUS_SYNTH
Info: nco_ii_0: "nco0" instantiated altera_nco_ii "nco_ii_0"
Info: nco0: Done "nco0" with 2 modules, 21 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
