// RUN: rm -rf %t
// RUN: mkdir -p %t/bin %t/ot %t/work
// RUN: printf 'target_name\tfusesoc_core\ttask\tflow\tsub_flow\trel_path\tsource_kind\tsource_cfg_file\troot_cfg_file\nbar_fpv\tlowrisc:fpv:bar_fpv\tFpvSecCm\tformal\tfpv\thw/top_earlgrey/formal/ip/bar\tinline\t%t/top.hjson\t%t/top.hjson\n' > %t/manifest.tsv
// RUN: printf '#!/usr/bin/env python3\nimport pathlib,sys\ncore = sys.argv[-1]\ntool = sys.argv[sys.argv.index(\"--tool\") + 1]\ntarget = sys.argv[sys.argv.index(\"--target\") + 1]\ncore_token = core.replace(\":\", \"_\").replace(\".\", \"_\")\nout_dir = pathlib.Path.cwd() / \"build\" / core_token / f\"{target}-{tool}\"\nout_dir.mkdir(parents=True, exist_ok=True)\neda = out_dir / f\"{core_token}.eda.yml\"\neda.write_text(\"\"\"toplevel: bar_tb\\nfiles:\\n- core: lowrisc:bar:pkg:0\\n  file_type: systemVerilogSource\\n  name: ../src/bar_pkg.sv\\n\"\"\")\nprint(\"fake fusesoc setup partial\")\nraise SystemExit(9)\n' > %t/bin/fusesoc
// RUN: chmod +x %t/bin/fusesoc
// RUN: python3 %S/../../utils/resolve_opentitan_formal_compile_contracts.py --manifest %t/manifest.tsv --opentitan-root %t/ot --out-contracts %t/contracts.tsv --workdir %t/work --fusesoc-bin %t/bin/fusesoc
// RUN: FileCheck %s < %t/contracts.tsv
//
// CHECK: #opentitan_compile_contract_schema_version=1
// CHECK: bar_fpv{{[[:space:]]+}}lowrisc:fpv:bar_fpv{{[[:space:]]+}}FpvSecCm{{[[:space:]]+}}formal{{[[:space:]]+}}fpv{{[[:space:]]+}}hw/top_earlgrey/formal/ip/bar{{[[:space:]]+}}bar_tb{{[[:space:]]+}}partial{{[[:space:]]+}}1{{[[:space:]]+}}0{{[[:space:]]+}}0{{[[:space:]]+}}{{[0-9a-f]+}}{{[[:space:]]+}}{{[0-9a-f]+}}{{[[:space:]]+}}{{[0-9a-f]+}}{{[[:space:]]+}}{{[0-9a-f]+}}{{[[:space:]]+}}0{{[[:space:]]+}}{{[0-9a-f]+}}{{[[:space:]]+}}fpv_sec_cm{{[[:space:]]+}}1{{[[:space:]]+}}task_defined{{[[:space:]]+}}prim_count,prim_double_lfsr{{[[:space:]]+}}{{[0-9a-f]+}}
