Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu May  5 21:33:31 2022
| Host         : daniel-VirtualBox running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (317)
5. checking no_input_delay (18)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: afe_dclkp (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: afe_fclkp (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (317)
--------------------------------------------------
 There are 299 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.626        0.000                      0                 5481        0.100        0.000                      0                 5481        4.500        0.000                       0                   775  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
clk100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100              0.626        0.000                      0                 5161        0.100        0.000                      0                 5161        4.500        0.000                       0                   775  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk100             clk100                   5.579        0.000                      0                  320        1.156        0.000                      0                  320  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        0.626ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 memoryAdressed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk100 rise@10.000ns - clk100 fall@5.000ns)
  Data Path Delay:        3.014ns  (logic 0.915ns (30.361%)  route 2.099ns (69.639%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.663ns = ( 8.663 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 fall edge)     5.000     5.000 f  
    R4                                                0.000     5.000 f  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     6.475 f  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     7.275    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     7.371 f  BUFG/O
                         net (fo=1, unplaced)         0.584     7.955    invSysClk_O
                         LUT1 (Prop_lut1_I0_O)        0.124     8.079 r  resetReadingFlags_reg[3]_i_3/O
                         net (fo=30, unplaced)        0.584     8.663    sys180_clk
                         FDRE                                         r  memoryAdressed_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     9.159 f  memoryAdressed_reg[0]/Q
                         net (fo=72, unplaced)        0.832     9.991    FIFO_DUALCLOCK_MACRO_1/user_led2_OBUF
                         LUT4 (Prop_lut4_I1_O)        0.295    10.286 f  FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl_i_3__8/O
                         net (fo=3, unplaced)         0.467    10.753    FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl_i_3__8_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124    10.877 r  FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl_i_1__310/O
                         net (fo=1, unplaced)         0.800    11.677    FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl_i_1__310_n_0
                         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    12.164    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, unplaced)       0.439    12.694    FIFO_DUALCLOCK_MACRO_1/out
                         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.071    12.765    
                         clock uncertainty           -0.035    12.729    
                         FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.427    12.302    FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         12.302    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                  0.626    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 FIFO_DUALCLOCK_MACRO_39/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl/DI[0]
                            (rising edge-triggered cell FIFO36E1 clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.204ns (37.701%)  route 0.337ns (62.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.580    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, unplaced)       0.114     0.720    FIFO_DUALCLOCK_MACRO_39/out
                         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_39/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
  -------------------------------------------------------------------    -------------------
                         FIFO36E1 (Prop_fifo36e1_RDCLK_DO[0])
                                                      0.204     0.924 r  FIFO_DUALCLOCK_MACRO_39/genblk5_0.fifo_36_bl.fifo_36_bl/DO[0]
                         net (fo=1, unplaced)         0.337     1.261    FIFO_DUALCLOCK_MACRO_1/FSM_sequential_fsmreadfifo0_state_reg[1]_1[0]
                         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.786    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, unplaced)       0.259     1.074    FIFO_DUALCLOCK_MACRO_1/out
                         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl/WRCLK
                         clock pessimism             -0.209     0.865    
                         FIFO36E1 (Hold_fifo36e1_WRCLK_DI[0])
                                                      0.296     1.161    FIFO_DUALCLOCK_MACRO_1/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424                FIFO_DUALCLOCK_MACRO_117/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500                FSM_onehot_fsmbit_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500                FSM_onehot_fsmbit_state_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        5.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 multififo0_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 0.751ns (40.102%)  route 1.122ns (59.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    2.955ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.800     2.275    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.371 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, unplaced)       0.584     2.955    sys_clk
                         FDRE                                         r  multififo0_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     3.411 f  multififo0_automaticReset_reg/Q
                         net (fo=2, unplaced)         0.322     3.733    FIFO_DUALCLOCK_MACRO_39/writeCounter_reg[10]
                         LUT2 (Prop_lut2_I1_O)        0.295     4.028 f  FIFO_DUALCLOCK_MACRO_39/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__7/O
                         net (fo=40, unplaced)        0.800     4.828    FIFO_DUALCLOCK_MACRO/multififo0_fifo0_reset
                         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    R4                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.760    12.164    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.255 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, unplaced)       0.439    12.694    FIFO_DUALCLOCK_MACRO/out
                         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.115    12.810    
                         clock uncertainty           -0.035    12.774    
                         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    10.406    FIFO_DUALCLOCK_MACRO/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         10.406    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  5.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 multififo0_automaticReset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_DUALCLOCK_MACRO/genblk5_0.fifo_36_bl.fifo_36_bl/RST
                            (removal check against rising-edge clock clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.239ns (33.576%)  route 0.473ns (66.424%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.074ns
    Source Clock Delay      (SCD):    0.720ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.580    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.606 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, unplaced)       0.114     0.720    sys_clk
                         FDRE                                         r  multififo0_automaticReset_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.861 f  multififo0_automaticReset_reg/Q
                         net (fo=2, unplaced)         0.136     0.997    FIFO_DUALCLOCK_MACRO_39/writeCounter_reg[10]
                         LUT2 (Prop_lut2_I1_O)        0.098     1.095 f  FIFO_DUALCLOCK_MACRO_39/genblk5_0.fifo_36_bl.fifo_36_bl_i_2__7/O
                         net (fo=40, unplaced)        0.337     1.432    FIFO_DUALCLOCK_MACRO/multififo0_fifo0_reset
                         FIFO36E1                                     f  FIFO_DUALCLOCK_MACRO/genblk5_0.fifo_36_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    R4                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk100_IBUF_inst/O
                         net (fo=2, unplaced)         0.355     0.786    clk100_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.815 r  clk100_IBUF_BUFG_inst/O
                         net (fo=743, unplaced)       0.259     1.074    FIFO_DUALCLOCK_MACRO/out
                         FIFO36E1                                     r  FIFO_DUALCLOCK_MACRO/genblk5_0.fifo_36_bl.fifo_36_bl/RDCLK
                         clock pessimism             -0.209     0.865    
                         FIFO36E1 (Remov_fifo36e1_RDCLK_RST)
                                                     -0.589     0.276    FIFO_DUALCLOCK_MACRO/genblk5_0.fifo_36_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  1.156    





