ARM GAS  /tmp/ccNKDSho.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"spi.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/spi.c"
  18              		.global	hspi1
  19              		.section	.bss.hspi1,"aw",%nobits
  20              		.align	2
  23              	hspi1:
  24 0000 00000000 		.space	88
  24      00000000 
  24      00000000 
  24      00000000 
  24      00000000 
  25              		.global	hdma_spi1_rx
  26              		.section	.bss.hdma_spi1_rx,"aw",%nobits
  27              		.align	2
  30              	hdma_spi1_rx:
  31 0000 00000000 		.space	68
  31      00000000 
  31      00000000 
  31      00000000 
  31      00000000 
  32              		.global	hdma_spi1_tx
  33              		.section	.bss.hdma_spi1_tx,"aw",%nobits
  34              		.align	2
  37              	hdma_spi1_tx:
  38 0000 00000000 		.space	68
  38      00000000 
  38      00000000 
  38      00000000 
  38      00000000 
  39              		.section	.text.MX_SPI1_Init,"ax",%progbits
  40              		.align	1
  41              		.global	MX_SPI1_Init
  42              		.syntax unified
  43              		.thumb
  44              		.thumb_func
  46              	MX_SPI1_Init:
  47              	.LFB65:
   1:Core/Src/spi.c **** /* USER CODE BEGIN Header */
   2:Core/Src/spi.c **** /**
   3:Core/Src/spi.c ****   ******************************************************************************
   4:Core/Src/spi.c ****   * @file    spi.c
   5:Core/Src/spi.c ****   * @brief   This file provides code for the configuration
ARM GAS  /tmp/ccNKDSho.s 			page 2


   6:Core/Src/spi.c ****   *          of the SPI instances.
   7:Core/Src/spi.c ****   ******************************************************************************
   8:Core/Src/spi.c ****   * @attention
   9:Core/Src/spi.c ****   *
  10:Core/Src/spi.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/spi.c ****   * All rights reserved.
  12:Core/Src/spi.c ****   *
  13:Core/Src/spi.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/spi.c ****   * in the root directory of this software component.
  15:Core/Src/spi.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/spi.c ****   *
  17:Core/Src/spi.c ****   ******************************************************************************
  18:Core/Src/spi.c ****   */
  19:Core/Src/spi.c **** /* USER CODE END Header */
  20:Core/Src/spi.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/spi.c **** #include "spi.h"
  22:Core/Src/spi.c **** 
  23:Core/Src/spi.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/spi.c **** 
  25:Core/Src/spi.c **** /* USER CODE END 0 */
  26:Core/Src/spi.c **** 
  27:Core/Src/spi.c **** SPI_HandleTypeDef hspi1;
  28:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_rx;
  29:Core/Src/spi.c **** DMA_HandleTypeDef hdma_spi1_tx;
  30:Core/Src/spi.c **** 
  31:Core/Src/spi.c **** /* SPI1 init function */
  32:Core/Src/spi.c **** void MX_SPI1_Init(void)
  33:Core/Src/spi.c **** {
  48              		.loc 1 33 1
  49              		.cfi_startproc
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 1, uses_anonymous_args = 0
  52 0000 80B5     		push	{r7, lr}
  53              	.LCFI0:
  54              		.cfi_def_cfa_offset 8
  55              		.cfi_offset 7, -8
  56              		.cfi_offset 14, -4
  57 0002 00AF     		add	r7, sp, #0
  58              	.LCFI1:
  59              		.cfi_def_cfa_register 7
  34:Core/Src/spi.c **** 
  35:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 0 */
  36:Core/Src/spi.c **** 
  37:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 0 */
  38:Core/Src/spi.c **** 
  39:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 1 */
  40:Core/Src/spi.c **** 
  41:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 1 */
  42:Core/Src/spi.c ****   hspi1.Instance = SPI1;
  60              		.loc 1 42 18
  61 0004 174B     		ldr	r3, .L4
  62 0006 184A     		ldr	r2, .L4+4
  63 0008 1A60     		str	r2, [r3]
  43:Core/Src/spi.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
  64              		.loc 1 43 19
  65 000a 164B     		ldr	r3, .L4
  66 000c 4FF48272 		mov	r2, #260
ARM GAS  /tmp/ccNKDSho.s 			page 3


  67 0010 5A60     		str	r2, [r3, #4]
  44:Core/Src/spi.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  68              		.loc 1 44 24
  69 0012 144B     		ldr	r3, .L4
  70 0014 0022     		movs	r2, #0
  71 0016 9A60     		str	r2, [r3, #8]
  45:Core/Src/spi.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  72              		.loc 1 45 23
  73 0018 124B     		ldr	r3, .L4
  74 001a 0022     		movs	r2, #0
  75 001c DA60     		str	r2, [r3, #12]
  46:Core/Src/spi.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  76              		.loc 1 46 26
  77 001e 114B     		ldr	r3, .L4
  78 0020 0022     		movs	r2, #0
  79 0022 1A61     		str	r2, [r3, #16]
  47:Core/Src/spi.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  80              		.loc 1 47 23
  81 0024 0F4B     		ldr	r3, .L4
  82 0026 0022     		movs	r2, #0
  83 0028 5A61     		str	r2, [r3, #20]
  48:Core/Src/spi.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
  84              		.loc 1 48 18
  85 002a 0E4B     		ldr	r3, .L4
  86 002c 4FF40072 		mov	r2, #512
  87 0030 9A61     		str	r2, [r3, #24]
  49:Core/Src/spi.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
  88              		.loc 1 49 32
  89 0032 0C4B     		ldr	r3, .L4
  90 0034 0022     		movs	r2, #0
  91 0036 DA61     		str	r2, [r3, #28]
  50:Core/Src/spi.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  92              		.loc 1 50 23
  93 0038 0A4B     		ldr	r3, .L4
  94 003a 0022     		movs	r2, #0
  95 003c 1A62     		str	r2, [r3, #32]
  51:Core/Src/spi.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  96              		.loc 1 51 21
  97 003e 094B     		ldr	r3, .L4
  98 0040 0022     		movs	r2, #0
  99 0042 5A62     		str	r2, [r3, #36]
  52:Core/Src/spi.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 100              		.loc 1 52 29
 101 0044 074B     		ldr	r3, .L4
 102 0046 0022     		movs	r2, #0
 103 0048 9A62     		str	r2, [r3, #40]
  53:Core/Src/spi.c ****   hspi1.Init.CRCPolynomial = 10;
 104              		.loc 1 53 28
 105 004a 064B     		ldr	r3, .L4
 106 004c 0A22     		movs	r2, #10
 107 004e DA62     		str	r2, [r3, #44]
  54:Core/Src/spi.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 108              		.loc 1 54 7
 109 0050 0448     		ldr	r0, .L4
 110 0052 FFF7FEFF 		bl	HAL_SPI_Init
 111 0056 0346     		mov	r3, r0
 112              		.loc 1 54 6 discriminator 1
ARM GAS  /tmp/ccNKDSho.s 			page 4


 113 0058 002B     		cmp	r3, #0
 114 005a 01D0     		beq	.L3
  55:Core/Src/spi.c ****   {
  56:Core/Src/spi.c ****     Error_Handler();
 115              		.loc 1 56 5
 116 005c FFF7FEFF 		bl	Error_Handler
 117              	.L3:
  57:Core/Src/spi.c ****   }
  58:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_Init 2 */
  59:Core/Src/spi.c **** 
  60:Core/Src/spi.c ****   /* USER CODE END SPI1_Init 2 */
  61:Core/Src/spi.c **** 
  62:Core/Src/spi.c **** }
 118              		.loc 1 62 1
 119 0060 00BF     		nop
 120 0062 80BD     		pop	{r7, pc}
 121              	.L5:
 122              		.align	2
 123              	.L4:
 124 0064 00000000 		.word	hspi1
 125 0068 00300140 		.word	1073819648
 126              		.cfi_endproc
 127              	.LFE65:
 129              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 130              		.align	1
 131              		.global	HAL_SPI_MspInit
 132              		.syntax unified
 133              		.thumb
 134              		.thumb_func
 136              	HAL_SPI_MspInit:
 137              	.LFB66:
  63:Core/Src/spi.c **** 
  64:Core/Src/spi.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
  65:Core/Src/spi.c **** {
 138              		.loc 1 65 1
 139              		.cfi_startproc
 140              		@ args = 0, pretend = 0, frame = 32
 141              		@ frame_needed = 1, uses_anonymous_args = 0
 142 0000 80B5     		push	{r7, lr}
 143              	.LCFI2:
 144              		.cfi_def_cfa_offset 8
 145              		.cfi_offset 7, -8
 146              		.cfi_offset 14, -4
 147 0002 88B0     		sub	sp, sp, #32
 148              	.LCFI3:
 149              		.cfi_def_cfa_offset 40
 150 0004 00AF     		add	r7, sp, #0
 151              	.LCFI4:
 152              		.cfi_def_cfa_register 7
 153 0006 7860     		str	r0, [r7, #4]
  66:Core/Src/spi.c **** 
  67:Core/Src/spi.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 154              		.loc 1 67 20
 155 0008 07F11003 		add	r3, r7, #16
 156 000c 0022     		movs	r2, #0
 157 000e 1A60     		str	r2, [r3]
 158 0010 5A60     		str	r2, [r3, #4]
ARM GAS  /tmp/ccNKDSho.s 			page 5


 159 0012 9A60     		str	r2, [r3, #8]
 160 0014 DA60     		str	r2, [r3, #12]
  68:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 161              		.loc 1 68 15
 162 0016 7B68     		ldr	r3, [r7, #4]
 163 0018 1B68     		ldr	r3, [r3]
 164              		.loc 1 68 5
 165 001a 464A     		ldr	r2, .L11
 166 001c 9342     		cmp	r3, r2
 167 001e 40F08480 		bne	.L10
 168              	.LBB2:
  69:Core/Src/spi.c ****   {
  70:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
  71:Core/Src/spi.c **** 
  72:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 0 */
  73:Core/Src/spi.c ****     /* SPI1 clock enable */
  74:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 169              		.loc 1 74 5
 170 0022 454B     		ldr	r3, .L11+4
 171 0024 9B69     		ldr	r3, [r3, #24]
 172 0026 444A     		ldr	r2, .L11+4
 173 0028 43F48053 		orr	r3, r3, #4096
 174 002c 9361     		str	r3, [r2, #24]
 175 002e 424B     		ldr	r3, .L11+4
 176 0030 9B69     		ldr	r3, [r3, #24]
 177 0032 03F48053 		and	r3, r3, #4096
 178 0036 FB60     		str	r3, [r7, #12]
 179 0038 FB68     		ldr	r3, [r7, #12]
 180              	.LBE2:
 181              	.LBB3:
  75:Core/Src/spi.c **** 
  76:Core/Src/spi.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 182              		.loc 1 76 5
 183 003a 3F4B     		ldr	r3, .L11+4
 184 003c 9B69     		ldr	r3, [r3, #24]
 185 003e 3E4A     		ldr	r2, .L11+4
 186 0040 43F00403 		orr	r3, r3, #4
 187 0044 9361     		str	r3, [r2, #24]
 188 0046 3C4B     		ldr	r3, .L11+4
 189 0048 9B69     		ldr	r3, [r3, #24]
 190 004a 03F00403 		and	r3, r3, #4
 191 004e BB60     		str	r3, [r7, #8]
 192 0050 BB68     		ldr	r3, [r7, #8]
 193              	.LBE3:
  77:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
  78:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
  79:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
  80:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
  81:Core/Src/spi.c ****     */
  82:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 194              		.loc 1 82 25
 195 0052 A023     		movs	r3, #160
 196 0054 3B61     		str	r3, [r7, #16]
  83:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 197              		.loc 1 83 26
 198 0056 0223     		movs	r3, #2
 199 0058 7B61     		str	r3, [r7, #20]
ARM GAS  /tmp/ccNKDSho.s 			page 6


  84:Core/Src/spi.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 200              		.loc 1 84 27
 201 005a 0323     		movs	r3, #3
 202 005c FB61     		str	r3, [r7, #28]
  85:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 203              		.loc 1 85 5
 204 005e 07F11003 		add	r3, r7, #16
 205 0062 1946     		mov	r1, r3
 206 0064 3548     		ldr	r0, .L11+8
 207 0066 FFF7FEFF 		bl	HAL_GPIO_Init
  86:Core/Src/spi.c **** 
  87:Core/Src/spi.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 208              		.loc 1 87 25
 209 006a 4023     		movs	r3, #64
 210 006c 3B61     		str	r3, [r7, #16]
  88:Core/Src/spi.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 211              		.loc 1 88 26
 212 006e 0023     		movs	r3, #0
 213 0070 7B61     		str	r3, [r7, #20]
  89:Core/Src/spi.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 214              		.loc 1 89 26
 215 0072 0023     		movs	r3, #0
 216 0074 BB61     		str	r3, [r7, #24]
  90:Core/Src/spi.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 217              		.loc 1 90 5
 218 0076 07F11003 		add	r3, r7, #16
 219 007a 1946     		mov	r1, r3
 220 007c 2F48     		ldr	r0, .L11+8
 221 007e FFF7FEFF 		bl	HAL_GPIO_Init
  91:Core/Src/spi.c **** 
  92:Core/Src/spi.c ****     /* SPI1 DMA Init */
  93:Core/Src/spi.c ****     /* SPI1_RX Init */
  94:Core/Src/spi.c ****     hdma_spi1_rx.Instance = DMA1_Channel2;
 222              		.loc 1 94 27
 223 0082 2F4B     		ldr	r3, .L11+12
 224 0084 2F4A     		ldr	r2, .L11+16
 225 0086 1A60     		str	r2, [r3]
  95:Core/Src/spi.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 226              		.loc 1 95 33
 227 0088 2D4B     		ldr	r3, .L11+12
 228 008a 0022     		movs	r2, #0
 229 008c 5A60     		str	r2, [r3, #4]
  96:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 230              		.loc 1 96 33
 231 008e 2C4B     		ldr	r3, .L11+12
 232 0090 0022     		movs	r2, #0
 233 0092 9A60     		str	r2, [r3, #8]
  97:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 234              		.loc 1 97 30
 235 0094 2A4B     		ldr	r3, .L11+12
 236 0096 8022     		movs	r2, #128
 237 0098 DA60     		str	r2, [r3, #12]
  98:Core/Src/spi.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 238              		.loc 1 98 43
 239 009a 294B     		ldr	r3, .L11+12
 240 009c 0022     		movs	r2, #0
 241 009e 1A61     		str	r2, [r3, #16]
ARM GAS  /tmp/ccNKDSho.s 			page 7


  99:Core/Src/spi.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 242              		.loc 1 99 40
 243 00a0 274B     		ldr	r3, .L11+12
 244 00a2 0022     		movs	r2, #0
 245 00a4 5A61     		str	r2, [r3, #20]
 100:Core/Src/spi.c ****     hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 246              		.loc 1 100 28
 247 00a6 264B     		ldr	r3, .L11+12
 248 00a8 0022     		movs	r2, #0
 249 00aa 9A61     		str	r2, [r3, #24]
 101:Core/Src/spi.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 250              		.loc 1 101 32
 251 00ac 244B     		ldr	r3, .L11+12
 252 00ae 0022     		movs	r2, #0
 253 00b0 DA61     		str	r2, [r3, #28]
 102:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 254              		.loc 1 102 9
 255 00b2 2348     		ldr	r0, .L11+12
 256 00b4 FFF7FEFF 		bl	HAL_DMA_Init
 257 00b8 0346     		mov	r3, r0
 258              		.loc 1 102 8 discriminator 1
 259 00ba 002B     		cmp	r3, #0
 260 00bc 01D0     		beq	.L8
 103:Core/Src/spi.c ****     {
 104:Core/Src/spi.c ****       Error_Handler();
 261              		.loc 1 104 7
 262 00be FFF7FEFF 		bl	Error_Handler
 263              	.L8:
 105:Core/Src/spi.c ****     }
 106:Core/Src/spi.c **** 
 107:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 264              		.loc 1 107 5
 265 00c2 7B68     		ldr	r3, [r7, #4]
 266 00c4 1E4A     		ldr	r2, .L11+12
 267 00c6 DA64     		str	r2, [r3, #76]
 268 00c8 1D4A     		ldr	r2, .L11+12
 269 00ca 7B68     		ldr	r3, [r7, #4]
 270 00cc 5362     		str	r3, [r2, #36]
 108:Core/Src/spi.c **** 
 109:Core/Src/spi.c ****     /* SPI1_TX Init */
 110:Core/Src/spi.c ****     hdma_spi1_tx.Instance = DMA1_Channel3;
 271              		.loc 1 110 27
 272 00ce 1E4B     		ldr	r3, .L11+20
 273 00d0 1E4A     		ldr	r2, .L11+24
 274 00d2 1A60     		str	r2, [r3]
 111:Core/Src/spi.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 275              		.loc 1 111 33
 276 00d4 1C4B     		ldr	r3, .L11+20
 277 00d6 1022     		movs	r2, #16
 278 00d8 5A60     		str	r2, [r3, #4]
 112:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 279              		.loc 1 112 33
 280 00da 1B4B     		ldr	r3, .L11+20
 281 00dc 0022     		movs	r2, #0
 282 00de 9A60     		str	r2, [r3, #8]
 113:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 283              		.loc 1 113 30
ARM GAS  /tmp/ccNKDSho.s 			page 8


 284 00e0 194B     		ldr	r3, .L11+20
 285 00e2 8022     		movs	r2, #128
 286 00e4 DA60     		str	r2, [r3, #12]
 114:Core/Src/spi.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 287              		.loc 1 114 43
 288 00e6 184B     		ldr	r3, .L11+20
 289 00e8 0022     		movs	r2, #0
 290 00ea 1A61     		str	r2, [r3, #16]
 115:Core/Src/spi.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 291              		.loc 1 115 40
 292 00ec 164B     		ldr	r3, .L11+20
 293 00ee 0022     		movs	r2, #0
 294 00f0 5A61     		str	r2, [r3, #20]
 116:Core/Src/spi.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 295              		.loc 1 116 28
 296 00f2 154B     		ldr	r3, .L11+20
 297 00f4 0022     		movs	r2, #0
 298 00f6 9A61     		str	r2, [r3, #24]
 117:Core/Src/spi.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 299              		.loc 1 117 32
 300 00f8 134B     		ldr	r3, .L11+20
 301 00fa 0022     		movs	r2, #0
 302 00fc DA61     		str	r2, [r3, #28]
 118:Core/Src/spi.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 303              		.loc 1 118 9
 304 00fe 1248     		ldr	r0, .L11+20
 305 0100 FFF7FEFF 		bl	HAL_DMA_Init
 306 0104 0346     		mov	r3, r0
 307              		.loc 1 118 8 discriminator 1
 308 0106 002B     		cmp	r3, #0
 309 0108 01D0     		beq	.L9
 119:Core/Src/spi.c ****     {
 120:Core/Src/spi.c ****       Error_Handler();
 310              		.loc 1 120 7
 311 010a FFF7FEFF 		bl	Error_Handler
 312              	.L9:
 121:Core/Src/spi.c ****     }
 122:Core/Src/spi.c **** 
 123:Core/Src/spi.c ****     __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 313              		.loc 1 123 5
 314 010e 7B68     		ldr	r3, [r7, #4]
 315 0110 0D4A     		ldr	r2, .L11+20
 316 0112 9A64     		str	r2, [r3, #72]
 317 0114 0C4A     		ldr	r2, .L11+20
 318 0116 7B68     		ldr	r3, [r7, #4]
 319 0118 5362     		str	r3, [r2, #36]
 124:Core/Src/spi.c **** 
 125:Core/Src/spi.c ****     /* SPI1 interrupt Init */
 126:Core/Src/spi.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 320              		.loc 1 126 5
 321 011a 0022     		movs	r2, #0
 322 011c 0021     		movs	r1, #0
 323 011e 2320     		movs	r0, #35
 324 0120 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 127:Core/Src/spi.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 325              		.loc 1 127 5
 326 0124 2320     		movs	r0, #35
ARM GAS  /tmp/ccNKDSho.s 			page 9


 327 0126 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 328              	.L10:
 128:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 129:Core/Src/spi.c **** 
 130:Core/Src/spi.c ****   /* USER CODE END SPI1_MspInit 1 */
 131:Core/Src/spi.c ****   }
 132:Core/Src/spi.c **** }
 329              		.loc 1 132 1
 330 012a 00BF     		nop
 331 012c 2037     		adds	r7, r7, #32
 332              	.LCFI5:
 333              		.cfi_def_cfa_offset 8
 334 012e BD46     		mov	sp, r7
 335              	.LCFI6:
 336              		.cfi_def_cfa_register 13
 337              		@ sp needed
 338 0130 80BD     		pop	{r7, pc}
 339              	.L12:
 340 0132 00BF     		.align	2
 341              	.L11:
 342 0134 00300140 		.word	1073819648
 343 0138 00100240 		.word	1073876992
 344 013c 00080140 		.word	1073809408
 345 0140 00000000 		.word	hdma_spi1_rx
 346 0144 1C000240 		.word	1073872924
 347 0148 00000000 		.word	hdma_spi1_tx
 348 014c 30000240 		.word	1073872944
 349              		.cfi_endproc
 350              	.LFE66:
 352              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 353              		.align	1
 354              		.global	HAL_SPI_MspDeInit
 355              		.syntax unified
 356              		.thumb
 357              		.thumb_func
 359              	HAL_SPI_MspDeInit:
 360              	.LFB67:
 133:Core/Src/spi.c **** 
 134:Core/Src/spi.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
 135:Core/Src/spi.c **** {
 361              		.loc 1 135 1
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 8
 364              		@ frame_needed = 1, uses_anonymous_args = 0
 365 0000 80B5     		push	{r7, lr}
 366              	.LCFI7:
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 7, -8
 369              		.cfi_offset 14, -4
 370 0002 82B0     		sub	sp, sp, #8
 371              	.LCFI8:
 372              		.cfi_def_cfa_offset 16
 373 0004 00AF     		add	r7, sp, #0
 374              	.LCFI9:
 375              		.cfi_def_cfa_register 7
 376 0006 7860     		str	r0, [r7, #4]
 136:Core/Src/spi.c **** 
ARM GAS  /tmp/ccNKDSho.s 			page 10


 137:Core/Src/spi.c ****   if(spiHandle->Instance==SPI1)
 377              		.loc 1 137 15
 378 0008 7B68     		ldr	r3, [r7, #4]
 379 000a 1B68     		ldr	r3, [r3]
 380              		.loc 1 137 5
 381 000c 0E4A     		ldr	r2, .L16
 382 000e 9342     		cmp	r3, r2
 383 0010 16D1     		bne	.L15
 138:Core/Src/spi.c ****   {
 139:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 140:Core/Src/spi.c **** 
 141:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 142:Core/Src/spi.c ****     /* Peripheral clock disable */
 143:Core/Src/spi.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 384              		.loc 1 143 5
 385 0012 0E4B     		ldr	r3, .L16+4
 386 0014 9B69     		ldr	r3, [r3, #24]
 387 0016 0D4A     		ldr	r2, .L16+4
 388 0018 23F48053 		bic	r3, r3, #4096
 389 001c 9361     		str	r3, [r2, #24]
 144:Core/Src/spi.c **** 
 145:Core/Src/spi.c ****     /**SPI1 GPIO Configuration
 146:Core/Src/spi.c ****     PA5     ------> SPI1_SCK
 147:Core/Src/spi.c ****     PA6     ------> SPI1_MISO
 148:Core/Src/spi.c ****     PA7     ------> SPI1_MOSI
 149:Core/Src/spi.c ****     */
 150:Core/Src/spi.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 390              		.loc 1 150 5
 391 001e E021     		movs	r1, #224
 392 0020 0B48     		ldr	r0, .L16+8
 393 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 151:Core/Src/spi.c **** 
 152:Core/Src/spi.c ****     /* SPI1 DMA DeInit */
 153:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmarx);
 394              		.loc 1 153 5
 395 0026 7B68     		ldr	r3, [r7, #4]
 396 0028 DB6C     		ldr	r3, [r3, #76]
 397 002a 1846     		mov	r0, r3
 398 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 154:Core/Src/spi.c ****     HAL_DMA_DeInit(spiHandle->hdmatx);
 399              		.loc 1 154 5
 400 0030 7B68     		ldr	r3, [r7, #4]
 401 0032 9B6C     		ldr	r3, [r3, #72]
 402 0034 1846     		mov	r0, r3
 403 0036 FFF7FEFF 		bl	HAL_DMA_DeInit
 155:Core/Src/spi.c **** 
 156:Core/Src/spi.c ****     /* SPI1 interrupt Deinit */
 157:Core/Src/spi.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 404              		.loc 1 157 5
 405 003a 2320     		movs	r0, #35
 406 003c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 407              	.L15:
 158:Core/Src/spi.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 159:Core/Src/spi.c **** 
 160:Core/Src/spi.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 161:Core/Src/spi.c ****   }
 162:Core/Src/spi.c **** }
ARM GAS  /tmp/ccNKDSho.s 			page 11


 408              		.loc 1 162 1
 409 0040 00BF     		nop
 410 0042 0837     		adds	r7, r7, #8
 411              	.LCFI10:
 412              		.cfi_def_cfa_offset 8
 413 0044 BD46     		mov	sp, r7
 414              	.LCFI11:
 415              		.cfi_def_cfa_register 13
 416              		@ sp needed
 417 0046 80BD     		pop	{r7, pc}
 418              	.L17:
 419              		.align	2
 420              	.L16:
 421 0048 00300140 		.word	1073819648
 422 004c 00100240 		.word	1073876992
 423 0050 00080140 		.word	1073809408
 424              		.cfi_endproc
 425              	.LFE67:
 427              		.text
 428              	.Letext0:
 429              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103x6.h"
 430              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 431              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 432              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 433              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 434              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 435              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 436              		.file 9 "Core/Inc/spi.h"
 437              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 438              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccNKDSho.s 			page 12


DEFINED SYMBOLS
                            *ABS*:00000000 spi.c
     /tmp/ccNKDSho.s:23     .bss.hspi1:00000000 hspi1
     /tmp/ccNKDSho.s:20     .bss.hspi1:00000000 $d
     /tmp/ccNKDSho.s:30     .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
     /tmp/ccNKDSho.s:27     .bss.hdma_spi1_rx:00000000 $d
     /tmp/ccNKDSho.s:37     .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
     /tmp/ccNKDSho.s:34     .bss.hdma_spi1_tx:00000000 $d
     /tmp/ccNKDSho.s:40     .text.MX_SPI1_Init:00000000 $t
     /tmp/ccNKDSho.s:46     .text.MX_SPI1_Init:00000000 MX_SPI1_Init
     /tmp/ccNKDSho.s:124    .text.MX_SPI1_Init:00000064 $d
     /tmp/ccNKDSho.s:130    .text.HAL_SPI_MspInit:00000000 $t
     /tmp/ccNKDSho.s:136    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
     /tmp/ccNKDSho.s:342    .text.HAL_SPI_MspInit:00000134 $d
     /tmp/ccNKDSho.s:353    .text.HAL_SPI_MspDeInit:00000000 $t
     /tmp/ccNKDSho.s:359    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
     /tmp/ccNKDSho.s:421    .text.HAL_SPI_MspDeInit:00000048 $d

UNDEFINED SYMBOLS
HAL_SPI_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
