###############################################################
#  Generated by:      Cadence Innovus 19.11-s128_1
#  OS:                Linux x86_64(Host ID engnx04a.utdallas.edu)
#  Generated on:      Sat May  3 15:05:25 2025
#  Design:            MSDAP
#  Command:           report_timing -early -max_paths 3 > reports/hold.rpt
###############################################################
Path 1: VIOLATED (-0.434 ps) Hold Check with Pin Co_mem_R/cs_vec_reg[0]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: Sclk
         Startpoint: (R) main_ctrl/Coefficient_Read_Address_reg[7]/CLK
              Clock: (R) Sclk
           Endpoint: (F) Co_mem_R/cs_vec_reg[0]/D
              Clock: (R) Sclk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -57.656      -57.656
        Net Latency:+   82.500 (P)   58.800 (P)
            Arrival:=   24.844        1.144

               Hold:+   14.334
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  139.178
       Launch Clock:=    1.144
          Data Path:+  137.600
              Slack:=   -0.434
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                               |       |         |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------------------------+-------+---------+------+------------------------+--------+--------+--------+---------| 
     | main_ctrl/Coefficient_Read_Address_reg[7]/CLK |       | CLK     |  R   | (arrival)              |     40 | 36.600 |        |   1.144 | 
     | main_ctrl/Coefficient_Read_Address_reg[7]/QN  |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 | 36.600 | 27.100 |  28.244 | 
     | main_ctrl/FE_PHC611_FE_RN_1/Y                 |       | A->Y    |  R   | HB2xp67_ASAP7_75t_SRAM |      1 |  9.900 | 25.100 |  53.344 | 
     | main_ctrl/FE_PHC147_coeffwrite_7/Y            |       | A->Y    |  R   | HB4xp67_ASAP7_75t_SRAM |      3 | 11.000 | 56.400 | 109.744 | 
     | Co_mem_R/FE_PHC856_coeffwrite_7/Y             |       | A->Y    |  R   | HB1xp67_ASAP7_75t_SL   |      1 | 32.000 | 12.300 | 122.044 | 
     | Co_mem_R/g732__3680/Y                         |       | B1->Y   |  F   | AOI22xp5_ASAP7_75t_SL  |      5 |  8.300 | 16.700 | 138.744 | 
     | Co_mem_R/cs_vec_reg[0]/D                      |       | D       |  F   | DFFHQNx1_ASAP7_75t_L   |      5 | 33.700 |  0.000 | 138.744 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED (-0.180 ps) Hold Check with Pin alu_ctrl/inputR_addr_reg[1]/CLK->D
               View: PVT_0P77V_0C.hold_view
              Group: Sclk
         Startpoint: (F) alu_ctrl/inputR_addr_reg[1]/CLK
              Clock: (F) Sclk
           Endpoint: (R) alu_ctrl/inputR_addr_reg[1]/D
              Clock: (F) Sclk

                         Capture          Launch
         Clock Edge:+  16666.650       16666.650
        Src Latency:+    -59.525         -59.525
        Net Latency:+     61.699 (P)      54.796 (P)
            Arrival:=  16668.824       16661.922

               Hold:+     12.078
        Uncertainty:+    100.000
        Cppr Adjust:-      0.000
      Required Time:=  16780.902
       Launch Clock:=  16661.922
          Data Path:+    118.801
              Slack:=     -0.180
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |            Timing Point            | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans |  Delay |  Arrival  | 
     |                                    |       |         |      |                        |        |  (ps)  |  (ps)  |   (ps)    | 
     |------------------------------------+-------+---------+------+------------------------+--------+--------+--------+-----------| 
     | alu_ctrl/inputR_addr_reg[1]/CLK    |       | CLK     |  F   | (arrival)              |     46 | 28.600 |        | 16661.922 | 
     | alu_ctrl/inputR_addr_reg[1]/QN     |       | CLK->QN |  F   | DFFLQNx1_ASAP7_75t_SL  |      2 | 28.600 | 30.800 | 16692.723 | 
     | alu_ctrl/FE_PHC583_inputR_addr_1/Y |       | A->Y    |  F   | HB3xp67_ASAP7_75t_R    |      1 | 13.300 | 34.000 | 16726.723 | 
     | alu_ctrl/g10716__9315/Y            |       | B1->Y   |  R   | AOI22xp5_ASAP7_75t_SL  |      1 | 11.600 |  6.900 | 16733.623 | 
     | alu_ctrl/FE_PHC505_n_225/Y         |       | A->Y    |  R   | HB4xp67_ASAP7_75t_SRAM |      1 | 10.500 | 47.100 | 16780.723 | 
     | alu_ctrl/inputR_addr_reg[1]/D      |       | D       |  R   | DFFLQNx1_ASAP7_75t_SL  |      1 | 17.500 |  0.000 | 16780.723 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED (-0.067 ps) Hold Check with Pin Co_mem_R/mem_0_3/CE->A[2]
               View: PVT_0P77V_0C.hold_view
              Group: Sclk
         Startpoint: (R) main_ctrl/Coefficient_Read_Address_reg[2]/CLK
              Clock: (R) Sclk
           Endpoint: (R) Co_mem_R/mem_0_3/A[2]
              Clock: (R) Sclk

                       Capture       Launch
         Clock Edge:+    0.000        0.000
        Src Latency:+  -57.656      -57.656
        Net Latency:+   60.400 (P)   48.200 (P)
            Arrival:=    2.744       -9.456

               Hold:+   15.367
        Uncertainty:+  100.000
        Cppr Adjust:-    0.000
      Required Time:=  118.111
       Launch Clock:=   -9.456
          Data Path:+  127.500
              Slack:=   -0.067
     +--------------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Timing Point                  | Flags |   Arc   | Edge |          Cell          | Fanout |  Trans |  Delay | Arrival | 
     |                                               |       |         |      |                        |        |  (ps)  |  (ps)  |  (ps)   | 
     |-----------------------------------------------+-------+---------+------+------------------------+--------+--------+--------+---------| 
     | main_ctrl/Coefficient_Read_Address_reg[2]/CLK |       | CLK     |  R   | (arrival)              |     81 | 38.900 |        |  -9.456 | 
     | main_ctrl/Coefficient_Read_Address_reg[2]/QN  |       | CLK->QN |  R   | DFFHQNx1_ASAP7_75t_SL  |      1 | 38.900 | 27.700 |  18.244 | 
     | main_ctrl/FE_PHC221_coeffwrite_2/Y            |       | A->Y    |  R   | HB4xp67_ASAP7_75t_SRAM |      3 | 10.700 | 54.600 |  72.844 | 
     | Co_mem_R/g731__6783/Y                         |       | B1->Y   |  R   | AO22x1_ASAP7_75t_SL    |      2 | 28.300 | 45.200 | 118.044 | 
     | Co_mem_R/mem_0_3/A[2]                         |       | A[2]    |  R   | SRAM1RW128x12          |      2 | 54.900 |  0.000 | 118.044 | 
     +--------------------------------------------------------------------------------------------------------------------------------------+ 

