// Seed: 181939955
`define pp_2 0
`define pp_3 0
`celldefine `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  reg id_2;
  type_7(
      1, 1, 1
  );
  logic id_3;
  initial begin
    id_3 = 1;
    id_2 = id_2;
    id_2 <= id_2;
    id_3 = id_3;
    id_2 <= id_2;
    if (1) begin
      if (1) id_2 <= id_2 < 1;
    end else begin
      #1 id_2 <= #1 1;
    end
  end
  logic id_4;
  logic id_5 = 1;
  always @(posedge id_5) begin
    if (id_2) begin
      id_5 = id_5;
      SystemTFIdentifier;
    end
  end
endmodule
