library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity tb_mux4to1 is
end tb_mux4to1;

architecture sim of tb_mux4to1 is
    signal sel_tb : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal in0_tb : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    signal in1_tb : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    signal in2_tb : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    signal in3_tb : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    signal y_tb   : STD_LOGIC_VECTOR (3 downto 0);
begin
    -- Instansiasi Design Under Test (DUT)
    DUT: entity work.mux4to1
        port map (
            sel => sel_tb,
            in0 => in0_tb,
            in1 => in1_tb,
            in2 => in2_tb,
            in3 => in3_tb,
            y   => y_tb
        );

    -- Pembangkitan stimulus
    stim_proc: process
    begin
        sel_tb <= "00";
        wait for 20 ns;
        assert (y_tb = "0001") report "Error pada sel 00!" severity error;

        sel_tb <= "01";
        wait for 20 ns;
        assert (y_tb = "0010") report "Error pada sel 01!" severity error;

        sel_tb <= "10";
        wait for 20 ns;
        assert (y_tb = "0100") report "Error pada sel 10!" severity error;

        sel_tb <= "11";
        wait for 20 ns;
        assert (y_tb = "1000") report "Error pada sel 11!" severity error;

        report "Simulasi Sukses!";
        wait;
    end process;
end sim;