<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>emuxkireg.h source code [netbsd/sys/dev/pci/emuxkireg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/emuxkireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='emuxkireg.h.html'>emuxkireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: emuxkireg.h,v 1.8 2008/04/28 20:23:54 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Yannick Montulet.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_EMUXKIREG_H_">_DEV_PCI_EMUXKIREG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define <dfn class="macro" id="_M/_DEV_PCI_EMUXKIREG_H_" data-ref="_M/_DEV_PCI_EMUXKIREG_H_">_DEV_PCI_EMUXKIREG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Register values for Creative EMU10000. The register values have been</i></td></tr>
<tr><th id="37">37</th><td><i> * taken from GPLed SBLive! header file published by Creative. The comments</i></td></tr>
<tr><th id="38">38</th><td><i> * have been stripped to avoid GPL pollution in kernel. The Creative version</i></td></tr>
<tr><th id="39">39</th><td><i> * including comments is available in Linux 2.4.* kernel as file</i></td></tr>
<tr><th id="40">40</th><td><i> *	drivers/sound/emu10k1/8010.h</i></td></tr>
<tr><th id="41">41</th><td><i> */</i></td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><i>/*</i></td></tr>
<tr><th id="44">44</th><td><i> * Audigy specific registers contain an '_A_'</i></td></tr>
<tr><th id="45">45</th><td><i> * Audigy2 specific registers contain an '_A2_'</i></td></tr>
<tr><th id="46">46</th><td><i> */</i></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define	<dfn class="macro" id="_M/EMU_MKSUBREG" data-ref="_M/EMU_MKSUBREG">EMU_MKSUBREG</dfn>(sz, idx, reg)	(((sz) &lt;&lt; 24) | ((idx) &lt;&lt; 16) | (reg))</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/EMU_PTR" data-ref="_M/EMU_PTR">EMU_PTR</dfn>	0x00</u></td></tr>
<tr><th id="51">51</th><td><u>#define  <dfn class="macro" id="_M/EMU_PTR_CHNO_MASK" data-ref="_M/EMU_PTR_CHNO_MASK">EMU_PTR_CHNO_MASK</dfn>	0x0000003f</u></td></tr>
<tr><th id="52">52</th><td><u>#define  <dfn class="macro" id="_M/EMU_PTR_ADDR_MASK" data-ref="_M/EMU_PTR_ADDR_MASK">EMU_PTR_ADDR_MASK</dfn>	0x07ff0000</u></td></tr>
<tr><th id="53">53</th><td><u>#define  <dfn class="macro" id="_M/EMU_A_PTR_ADDR_MASK" data-ref="_M/EMU_A_PTR_ADDR_MASK">EMU_A_PTR_ADDR_MASK</dfn>	0x0fff0000</u></td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/EMU_DATA" data-ref="_M/EMU_DATA">EMU_DATA</dfn>	0x04</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/EMU_IPR" data-ref="_M/EMU_IPR">EMU_IPR</dfn>	0x08</u></td></tr>
<tr><th id="58">58</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_RATETRCHANGE" data-ref="_M/EMU_IPR_RATETRCHANGE">EMU_IPR_RATETRCHANGE</dfn>	0x01000000</u></td></tr>
<tr><th id="59">59</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_FXDSP" data-ref="_M/EMU_IPR_FXDSP">EMU_IPR_FXDSP</dfn>		0x00800000</u></td></tr>
<tr><th id="60">60</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_FORCEINT" data-ref="_M/EMU_IPR_FORCEINT">EMU_IPR_FORCEINT</dfn>	0x00400000</u></td></tr>
<tr><th id="61">61</th><td><u>#define  <dfn class="macro" id="_M/EMU_PCIERROR" data-ref="_M/EMU_PCIERROR">EMU_PCIERROR</dfn>		0x00200000</u></td></tr>
<tr><th id="62">62</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_VOLINCR" data-ref="_M/EMU_IPR_VOLINCR">EMU_IPR_VOLINCR</dfn>	0x00100000</u></td></tr>
<tr><th id="63">63</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_VOLDECR" data-ref="_M/EMU_IPR_VOLDECR">EMU_IPR_VOLDECR</dfn>	0x00080000</u></td></tr>
<tr><th id="64">64</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_MUTE" data-ref="_M/EMU_IPR_MUTE">EMU_IPR_MUTE</dfn>		0x00040000</u></td></tr>
<tr><th id="65">65</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_MICBUFFULL" data-ref="_M/EMU_IPR_MICBUFFULL">EMU_IPR_MICBUFFULL</dfn>	0x00020000</u></td></tr>
<tr><th id="66">66</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_MICBUFHALFFULL" data-ref="_M/EMU_IPR_MICBUFHALFFULL">EMU_IPR_MICBUFHALFFULL</dfn>	0x00010000</u></td></tr>
<tr><th id="67">67</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_ADCBUFFULL" data-ref="_M/EMU_IPR_ADCBUFFULL">EMU_IPR_ADCBUFFULL</dfn>	0x00008000</u></td></tr>
<tr><th id="68">68</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_ADCBUFHALFFULL" data-ref="_M/EMU_IPR_ADCBUFHALFFULL">EMU_IPR_ADCBUFHALFFULL</dfn>	0x00004000</u></td></tr>
<tr><th id="69">69</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_EFXBUFFULL" data-ref="_M/EMU_IPR_EFXBUFFULL">EMU_IPR_EFXBUFFULL</dfn>	0x00002000</u></td></tr>
<tr><th id="70">70</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_EFXBUFHALFFULL" data-ref="_M/EMU_IPR_EFXBUFHALFFULL">EMU_IPR_EFXBUFHALFFULL</dfn>	0x00001000</u></td></tr>
<tr><th id="71">71</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_GPSPDIFSTCHANGE" data-ref="_M/EMU_IPR_GPSPDIFSTCHANGE">EMU_IPR_GPSPDIFSTCHANGE</dfn> 0x00000800</u></td></tr>
<tr><th id="72">72</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_CDROMSTCHANGE" data-ref="_M/EMU_IPR_CDROMSTCHANGE">EMU_IPR_CDROMSTCHANGE</dfn>	0x00000400</u></td></tr>
<tr><th id="73">73</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_INTERVALTIMER" data-ref="_M/EMU_IPR_INTERVALTIMER">EMU_IPR_INTERVALTIMER</dfn>	0x00000200</u></td></tr>
<tr><th id="74">74</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_MIDITRANSBUFE" data-ref="_M/EMU_IPR_MIDITRANSBUFE">EMU_IPR_MIDITRANSBUFE</dfn>	0x00000100</u></td></tr>
<tr><th id="75">75</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_MIDIRECVBUFE" data-ref="_M/EMU_IPR_MIDIRECVBUFE">EMU_IPR_MIDIRECVBUFE</dfn>	0x00000080</u></td></tr>
<tr><th id="76">76</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_A_MIDITRANSBUFE2" data-ref="_M/EMU_IPR_A_MIDITRANSBUFE2">EMU_IPR_A_MIDITRANSBUFE2</dfn> 0x10000000</u></td></tr>
<tr><th id="77">77</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_A_MIDIRECBUFE2" data-ref="_M/EMU_IPR_A_MIDIRECBUFE2">EMU_IPR_A_MIDIRECBUFE2</dfn>	0x08000000</u></td></tr>
<tr><th id="78">78</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_CHANNELLOOP" data-ref="_M/EMU_IPR_CHANNELLOOP">EMU_IPR_CHANNELLOOP</dfn>	0x00000040</u></td></tr>
<tr><th id="79">79</th><td><u>#define  <dfn class="macro" id="_M/EMU_IPR_CHNOMASK" data-ref="_M/EMU_IPR_CHNOMASK">EMU_IPR_CHNOMASK</dfn>	0x0000003f</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/EMU_INTE" data-ref="_M/EMU_INTE">EMU_INTE</dfn>	0x0c</u></td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_VSB_MASK" data-ref="_M/EMU_INTE_VSB_MASK">EMU_INTE_VSB_MASK</dfn>	0xc0000000</u></td></tr>
<tr><th id="84">84</th><td><u>#define   <dfn class="macro" id="_M/EMU_INTE_VSB_220" data-ref="_M/EMU_INTE_VSB_220">EMU_INTE_VSB_220</dfn>	0x00000000</u></td></tr>
<tr><th id="85">85</th><td><u>#define   <dfn class="macro" id="_M/EMU_INTE_VSB_240" data-ref="_M/EMU_INTE_VSB_240">EMU_INTE_VSB_240</dfn>	0x40000000</u></td></tr>
<tr><th id="86">86</th><td><u>#define   <dfn class="macro" id="_M/EMU_INTE_VSB_260" data-ref="_M/EMU_INTE_VSB_260">EMU_INTE_VSB_260</dfn>	0x80000000</u></td></tr>
<tr><th id="87">87</th><td><u>#define   <dfn class="macro" id="_M/EMU_INTE_VSB_280" data-ref="_M/EMU_INTE_VSB_280">EMU_INTE_VSB_280</dfn>	0xc0000000</u></td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_VMPU_MASK" data-ref="_M/EMU_INTE_VMPU_MASK">EMU_INTE_VMPU_MASK</dfn>	0x30000000</u></td></tr>
<tr><th id="90">90</th><td><u>#define   <dfn class="macro" id="_M/EMU_INTE_VMPU_300" data-ref="_M/EMU_INTE_VMPU_300">EMU_INTE_VMPU_300</dfn>	0x00000000</u></td></tr>
<tr><th id="91">91</th><td><u>#define   <dfn class="macro" id="_M/EMU_INTE_VMPU_310" data-ref="_M/EMU_INTE_VMPU_310">EMU_INTE_VMPU_310</dfn>	0x10000000</u></td></tr>
<tr><th id="92">92</th><td><u>#define   <dfn class="macro" id="_M/EMU_INTE_VMPU_320" data-ref="_M/EMU_INTE_VMPU_320">EMU_INTE_VMPU_320</dfn>	0x20000000</u></td></tr>
<tr><th id="93">93</th><td><u>#define   <dfn class="macro" id="_M/EMU_INTE_VMPU_330" data-ref="_M/EMU_INTE_VMPU_330">EMU_INTE_VMPU_330</dfn>	0x30000000</u></td></tr>
<tr><th id="94">94</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_MDMAENABLE" data-ref="_M/EMU_INTE_MDMAENABLE">EMU_INTE_MDMAENABLE</dfn>	0x08000000</u></td></tr>
<tr><th id="95">95</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_SDMAENABLE" data-ref="_M/EMU_INTE_SDMAENABLE">EMU_INTE_SDMAENABLE</dfn>	0x04000000</u></td></tr>
<tr><th id="96">96</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_MPICENABLE" data-ref="_M/EMU_INTE_MPICENABLE">EMU_INTE_MPICENABLE</dfn>	0x02000000</u></td></tr>
<tr><th id="97">97</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_SPICENABLE" data-ref="_M/EMU_INTE_SPICENABLE">EMU_INTE_SPICENABLE</dfn>	0x01000000</u></td></tr>
<tr><th id="98">98</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_VSBENABLE" data-ref="_M/EMU_INTE_VSBENABLE">EMU_INTE_VSBENABLE</dfn>	0x00800000</u></td></tr>
<tr><th id="99">99</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_ADLIBENABLE" data-ref="_M/EMU_INTE_ADLIBENABLE">EMU_INTE_ADLIBENABLE</dfn>	0x00400000</u></td></tr>
<tr><th id="100">100</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_MPUENABLE" data-ref="_M/EMU_INTE_MPUENABLE">EMU_INTE_MPUENABLE</dfn>	0x00200000</u></td></tr>
<tr><th id="101">101</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_FORCEINT" data-ref="_M/EMU_INTE_FORCEINT">EMU_INTE_FORCEINT</dfn>	0x00100000</u></td></tr>
<tr><th id="102">102</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_MRHANDENABLE" data-ref="_M/EMU_INTE_MRHANDENABLE">EMU_INTE_MRHANDENABLE</dfn>	0x00080000</u></td></tr>
<tr><th id="103">103</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_SAMPLERATER" data-ref="_M/EMU_INTE_SAMPLERATER">EMU_INTE_SAMPLERATER</dfn>	0x00002000</u></td></tr>
<tr><th id="104">104</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_FXDSPENABLE" data-ref="_M/EMU_INTE_FXDSPENABLE">EMU_INTE_FXDSPENABLE</dfn>	0x00001000</u></td></tr>
<tr><th id="105">105</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_PCIERRENABLE" data-ref="_M/EMU_INTE_PCIERRENABLE">EMU_INTE_PCIERRENABLE</dfn>	0x00000800</u></td></tr>
<tr><th id="106">106</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_VOLINCRENABLE" data-ref="_M/EMU_INTE_VOLINCRENABLE">EMU_INTE_VOLINCRENABLE</dfn>	0x00000400</u></td></tr>
<tr><th id="107">107</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_VOLDECRENABLE" data-ref="_M/EMU_INTE_VOLDECRENABLE">EMU_INTE_VOLDECRENABLE</dfn>	0x00000200</u></td></tr>
<tr><th id="108">108</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_MUTEENABLE" data-ref="_M/EMU_INTE_MUTEENABLE">EMU_INTE_MUTEENABLE</dfn>	0x00000100</u></td></tr>
<tr><th id="109">109</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_MICBUFENABLE" data-ref="_M/EMU_INTE_MICBUFENABLE">EMU_INTE_MICBUFENABLE</dfn>	0x00000080</u></td></tr>
<tr><th id="110">110</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_ADCBUFENABLE" data-ref="_M/EMU_INTE_ADCBUFENABLE">EMU_INTE_ADCBUFENABLE</dfn>	0x00000040</u></td></tr>
<tr><th id="111">111</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_EFXBUFENABLE" data-ref="_M/EMU_INTE_EFXBUFENABLE">EMU_INTE_EFXBUFENABLE</dfn>	0x00000020</u></td></tr>
<tr><th id="112">112</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_GPSPDIFENABLE" data-ref="_M/EMU_INTE_GPSPDIFENABLE">EMU_INTE_GPSPDIFENABLE</dfn>	0x00000010</u></td></tr>
<tr><th id="113">113</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_CDSPDIFENABLE" data-ref="_M/EMU_INTE_CDSPDIFENABLE">EMU_INTE_CDSPDIFENABLE</dfn>	0x00000008</u></td></tr>
<tr><th id="114">114</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_INTERTIMERENB" data-ref="_M/EMU_INTE_INTERTIMERENB">EMU_INTE_INTERTIMERENB</dfn>	0x00000004</u></td></tr>
<tr><th id="115">115</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_MIDITXENABLE" data-ref="_M/EMU_INTE_MIDITXENABLE">EMU_INTE_MIDITXENABLE</dfn>	0x00000002</u></td></tr>
<tr><th id="116">116</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_MIDIRXENABLE" data-ref="_M/EMU_INTE_MIDIRXENABLE">EMU_INTE_MIDIRXENABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="117">117</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_A_MIDITXENABLE2" data-ref="_M/EMU_INTE_A_MIDITXENABLE2">EMU_INTE_A_MIDITXENABLE2</dfn> 0x00020000</u></td></tr>
<tr><th id="118">118</th><td><u>#define  <dfn class="macro" id="_M/EMU_INTE_A_MIDIRXENABLE2" data-ref="_M/EMU_INTE_A_MIDIRXENABLE2">EMU_INTE_A_MIDIRXENABLE2</dfn> 0x00010000</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/EMU_WC" data-ref="_M/EMU_WC">EMU_WC</dfn>	0x10</u></td></tr>
<tr><th id="121">121</th><td><u>#define  <dfn class="macro" id="_M/EMU_WC_SAMPLECOUNTER_MASK" data-ref="_M/EMU_WC_SAMPLECOUNTER_MASK">EMU_WC_SAMPLECOUNTER_MASK</dfn>	0x03FFFFC0</u></td></tr>
<tr><th id="122">122</th><td><u>#define  <dfn class="macro" id="_M/EMU_WC_SAMPLECOUNTER" data-ref="_M/EMU_WC_SAMPLECOUNTER">EMU_WC_SAMPLECOUNTER</dfn>		EMU_MKSUBREG(20, 6, EMU_WC)</u></td></tr>
<tr><th id="123">123</th><td><u>#define  <dfn class="macro" id="_M/EMU_WC_CURRENTCHANNEL" data-ref="_M/EMU_WC_CURRENTCHANNEL">EMU_WC_CURRENTCHANNEL</dfn>		0x0000003F</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/EMU_HCFG" data-ref="_M/EMU_HCFG">EMU_HCFG</dfn>	0x14</u></td></tr>
<tr><th id="126">126</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYFUNC_MASK" data-ref="_M/EMU_HCFG_LEGACYFUNC_MASK">EMU_HCFG_LEGACYFUNC_MASK</dfn>	0xe0000000</u></td></tr>
<tr><th id="127">127</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYFUNC_MPU" data-ref="_M/EMU_HCFG_LEGACYFUNC_MPU">EMU_HCFG_LEGACYFUNC_MPU</dfn>	0x00000000</u></td></tr>
<tr><th id="128">128</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYFUNC_SB" data-ref="_M/EMU_HCFG_LEGACYFUNC_SB">EMU_HCFG_LEGACYFUNC_SB</dfn>		0x40000000</u></td></tr>
<tr><th id="129">129</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYFUNC_AD" data-ref="_M/EMU_HCFG_LEGACYFUNC_AD">EMU_HCFG_LEGACYFUNC_AD</dfn>		0x60000000</u></td></tr>
<tr><th id="130">130</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYFUNC_MPIC" data-ref="_M/EMU_HCFG_LEGACYFUNC_MPIC">EMU_HCFG_LEGACYFUNC_MPIC</dfn>	0x80000000</u></td></tr>
<tr><th id="131">131</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYFUNC_MDMA" data-ref="_M/EMU_HCFG_LEGACYFUNC_MDMA">EMU_HCFG_LEGACYFUNC_MDMA</dfn>	0xa0000000</u></td></tr>
<tr><th id="132">132</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYFUNC_SPCI" data-ref="_M/EMU_HCFG_LEGACYFUNC_SPCI">EMU_HCFG_LEGACYFUNC_SPCI</dfn>	0xc0000000</u></td></tr>
<tr><th id="133">133</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYFUNC_SDMA" data-ref="_M/EMU_HCFG_LEGACYFUNC_SDMA">EMU_HCFG_LEGACYFUNC_SDMA</dfn>	0xe0000000</u></td></tr>
<tr><th id="134">134</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_IOCAPTUREADDR" data-ref="_M/EMU_HCFG_IOCAPTUREADDR">EMU_HCFG_IOCAPTUREADDR</dfn>		0x1f000000</u></td></tr>
<tr><th id="135">135</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYWRITE" data-ref="_M/EMU_HCFG_LEGACYWRITE">EMU_HCFG_LEGACYWRITE</dfn>		0x00800000</u></td></tr>
<tr><th id="136">136</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYWORD" data-ref="_M/EMU_HCFG_LEGACYWORD">EMU_HCFG_LEGACYWORD</dfn>		0x00400000</u></td></tr>
<tr><th id="137">137</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LEGACYINT" data-ref="_M/EMU_HCFG_LEGACYINT">EMU_HCFG_LEGACYINT</dfn>		0x00200000</u></td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_CODECFMT_MASK" data-ref="_M/EMU_HCFG_CODECFMT_MASK">EMU_HCFG_CODECFMT_MASK</dfn>		0x00070000</u></td></tr>
<tr><th id="140">140</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_CODECFMT_AC97" data-ref="_M/EMU_HCFG_CODECFMT_AC97">EMU_HCFG_CODECFMT_AC97</dfn>		0x00000000</u></td></tr>
<tr><th id="141">141</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_CODECFMT_I2S" data-ref="_M/EMU_HCFG_CODECFMT_I2S">EMU_HCFG_CODECFMT_I2S</dfn>		0x00010000</u></td></tr>
<tr><th id="142">142</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_GPINPUT0" data-ref="_M/EMU_HCFG_GPINPUT0">EMU_HCFG_GPINPUT0</dfn>		0x00004000</u></td></tr>
<tr><th id="143">143</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_GPINPUT1" data-ref="_M/EMU_HCFG_GPINPUT1">EMU_HCFG_GPINPUT1</dfn>		0x00002000</u></td></tr>
<tr><th id="144">144</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_GPOUTPUT_MASK" data-ref="_M/EMU_HCFG_GPOUTPUT_MASK">EMU_HCFG_GPOUTPUT_MASK</dfn>		0x00001c00</u></td></tr>
<tr><th id="145">145</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_JOYENABLE" data-ref="_M/EMU_HCFG_JOYENABLE">EMU_HCFG_JOYENABLE</dfn>		0x00000200</u></td></tr>
<tr><th id="146">146</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_PHASETRACKENABLE" data-ref="_M/EMU_HCFG_PHASETRACKENABLE">EMU_HCFG_PHASETRACKENABLE</dfn>	0x00000100</u></td></tr>
<tr><th id="147">147</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_AC3ENABLE_MASK" data-ref="_M/EMU_HCFG_AC3ENABLE_MASK">EMU_HCFG_AC3ENABLE_MASK</dfn>	0x000000e0</u></td></tr>
<tr><th id="148">148</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_AC3ENABLE_ZVIDEO" data-ref="_M/EMU_HCFG_AC3ENABLE_ZVIDEO">EMU_HCFG_AC3ENABLE_ZVIDEO</dfn>	0x00000080</u></td></tr>
<tr><th id="149">149</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_AC3ENABLE_CDSPDIF" data-ref="_M/EMU_HCFG_AC3ENABLE_CDSPDIF">EMU_HCFG_AC3ENABLE_CDSPDIF</dfn>	0x00000040</u></td></tr>
<tr><th id="150">150</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_AC3ENABLE_GPSPDIF" data-ref="_M/EMU_HCFG_AC3ENABLE_GPSPDIF">EMU_HCFG_AC3ENABLE_GPSPDIF</dfn>	0x00000020</u></td></tr>
<tr><th id="151">151</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_AUTOMUTE" data-ref="_M/EMU_HCFG_AUTOMUTE">EMU_HCFG_AUTOMUTE</dfn>		0x00000010</u></td></tr>
<tr><th id="152">152</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LOCKSOUNDCACHE" data-ref="_M/EMU_HCFG_LOCKSOUNDCACHE">EMU_HCFG_LOCKSOUNDCACHE</dfn>	0x00000008</u></td></tr>
<tr><th id="153">153</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LOCKTANKCACHE_MASK" data-ref="_M/EMU_HCFG_LOCKTANKCACHE_MASK">EMU_HCFG_LOCKTANKCACHE_MASK</dfn>	0x00000004</u></td></tr>
<tr><th id="154">154</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_LOCKTANKCACHE" data-ref="_M/EMU_HCFG_LOCKTANKCACHE">EMU_HCFG_LOCKTANKCACHE</dfn>		EMU_MKSUBREG(1, 2, EMU_HCFG)</u></td></tr>
<tr><th id="155">155</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_MUTEBUTTONENABLE" data-ref="_M/EMU_HCFG_MUTEBUTTONENABLE">EMU_HCFG_MUTEBUTTONENABLE</dfn>	0x00000002</u></td></tr>
<tr><th id="156">156</th><td><u>#define  <dfn class="macro" id="_M/EMU_HCFG_AUDIOENABLE" data-ref="_M/EMU_HCFG_AUDIOENABLE">EMU_HCFG_AUDIOENABLE</dfn>		0x00000001</u></td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/EMU_MUDATA" data-ref="_M/EMU_MUDATA">EMU_MUDATA</dfn>	0x18</u></td></tr>
<tr><th id="159">159</th><td><u>#define <dfn class="macro" id="_M/EMU_MUCMD" data-ref="_M/EMU_MUCMD">EMU_MUCMD</dfn>	0x19</u></td></tr>
<tr><th id="160">160</th><td><u>#define  <dfn class="macro" id="_M/EMU_MUCMD_RESET" data-ref="_M/EMU_MUCMD_RESET">EMU_MUCMD_RESET</dfn>		0xff</u></td></tr>
<tr><th id="161">161</th><td><u>#define  <dfn class="macro" id="_M/EMU_MUCMD_ENTERUARTMODE" data-ref="_M/EMU_MUCMD_ENTERUARTMODE">EMU_MUCMD_ENTERUARTMODE</dfn>	0x3f</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/EMU_MUSTAT" data-ref="_M/EMU_MUSTAT">EMU_MUSTAT</dfn>	EMU_MUCMD</u></td></tr>
<tr><th id="164">164</th><td><u>#define  <dfn class="macro" id="_M/EMU_MUSTAT_IRDYN" data-ref="_M/EMU_MUSTAT_IRDYN">EMU_MUSTAT_IRDYN</dfn>		0x80</u></td></tr>
<tr><th id="165">165</th><td><u>#define  <dfn class="macro" id="_M/EMU_MUSTAT_ORDYN" data-ref="_M/EMU_MUSTAT_ORDYN">EMU_MUSTAT_ORDYN</dfn>		0x40</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/EMU_A_IOCFG" data-ref="_M/EMU_A_IOCFG">EMU_A_IOCFG</dfn>			0x18</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/EMU_A_GPINPUT_MASK" data-ref="_M/EMU_A_GPINPUT_MASK">EMU_A_GPINPUT_MASK</dfn>		0xff00</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/EMU_A_GPOUTPUT_MASK" data-ref="_M/EMU_A_GPOUTPUT_MASK">EMU_A_GPOUTPUT_MASK</dfn>		0x00ff</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/EMU_A_IOCFG_GPOUT0" data-ref="_M/EMU_A_IOCFG_GPOUT0">EMU_A_IOCFG_GPOUT0</dfn>		0x0040</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/EMU_A_IOCFG_GPOUT1" data-ref="_M/EMU_A_IOCFG_GPOUT1">EMU_A_IOCFG_GPOUT1</dfn>		0x0004</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/EMU_TIMER" data-ref="_M/EMU_TIMER">EMU_TIMER</dfn>	0x1a</u></td></tr>
<tr><th id="174">174</th><td><u>#define  <dfn class="macro" id="_M/EMU_TIMER_RATE_MASK" data-ref="_M/EMU_TIMER_RATE_MASK">EMU_TIMER_RATE_MASK</dfn>	0x000003ff</u></td></tr>
<tr><th id="175">175</th><td><u>#define  <dfn class="macro" id="_M/EMU_TIMER_RATE" data-ref="_M/EMU_TIMER_RATE">EMU_TIMER_RATE</dfn>		EMU_MKSUBREG(10, 0, EMU_TIMER)</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/EMU_AC97DATA" data-ref="_M/EMU_AC97DATA">EMU_AC97DATA</dfn>	0x1c</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/EMU_AC97ADDR" data-ref="_M/EMU_AC97ADDR">EMU_AC97ADDR</dfn>	0x1e</u></td></tr>
<tr><th id="179">179</th><td><u>#define  <dfn class="macro" id="_M/EMU_AC97ADDR_RDY" data-ref="_M/EMU_AC97ADDR_RDY">EMU_AC97ADDR_RDY</dfn>	0x80</u></td></tr>
<tr><th id="180">180</th><td><u>#define  <dfn class="macro" id="_M/EMU_AC97ADDR_ADDR" data-ref="_M/EMU_AC97ADDR_ADDR">EMU_AC97ADDR_ADDR</dfn>	0x7f</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/EMU_A2_PTR" data-ref="_M/EMU_A2_PTR">EMU_A2_PTR</dfn>		0x20</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/EMU_A2_DATA" data-ref="_M/EMU_A2_DATA">EMU_A2_DATA</dfn>		0x24</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/EMU_A2_SRCSEL" data-ref="_M/EMU_A2_SRCSEL">EMU_A2_SRCSEL</dfn>			0x600000</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/EMU_A2_SRCSEL_ENABLE_SPDIF" data-ref="_M/EMU_A2_SRCSEL_ENABLE_SPDIF">EMU_A2_SRCSEL_ENABLE_SPDIF</dfn>	0x00000004</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/EMU_A2_SRCSEL_ENABLE_SRCMULTI" data-ref="_M/EMU_A2_SRCSEL_ENABLE_SRCMULTI">EMU_A2_SRCSEL_ENABLE_SRCMULTI</dfn>	0x00000010</u></td></tr>
<tr><th id="188">188</th><td><u>#define <dfn class="macro" id="_M/EMU_A2_SRCMULTI" data-ref="_M/EMU_A2_SRCMULTI">EMU_A2_SRCMULTI</dfn>			0x6e0000</u></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/EMU_A2_SRCMULTI_ENABLE_INPUT" data-ref="_M/EMU_A2_SRCMULTI_ENABLE_INPUT">EMU_A2_SRCMULTI_ENABLE_INPUT</dfn>	0xff00ff00</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i>/* -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=- */</i></td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CPF" data-ref="_M/EMU_CHAN_CPF">EMU_CHAN_CPF</dfn>	0x00</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CPF_PITCH_MASK" data-ref="_M/EMU_CHAN_CPF_PITCH_MASK">EMU_CHAN_CPF_PITCH_MASK</dfn>	0xffff0000</u></td></tr>
<tr><th id="196">196</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CPF_PITCH" data-ref="_M/EMU_CHAN_CPF_PITCH">EMU_CHAN_CPF_PITCH</dfn>	EMU_MKSUBREG(16, 16, EMU_CHAN_CPF)</u></td></tr>
<tr><th id="197">197</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CPF_STEREO_MASK" data-ref="_M/EMU_CHAN_CPF_STEREO_MASK">EMU_CHAN_CPF_STEREO_MASK</dfn>	0x00008000</u></td></tr>
<tr><th id="198">198</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CPF_STEREO" data-ref="_M/EMU_CHAN_CPF_STEREO">EMU_CHAN_CPF_STEREO</dfn>	EMU_MKSUBREG(1, 15, EMU_CHAN_CPF)</u></td></tr>
<tr><th id="199">199</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CPF_STOP_MASK" data-ref="_M/EMU_CHAN_CPF_STOP_MASK">EMU_CHAN_CPF_STOP_MASK</dfn>	0x00004000</u></td></tr>
<tr><th id="200">200</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CPF_FRACADDRESS_MASK" data-ref="_M/EMU_CHAN_CPF_FRACADDRESS_MASK">EMU_CHAN_CPF_FRACADDRESS_MASK</dfn>	0x00003fff</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_PTRX" data-ref="_M/EMU_CHAN_PTRX">EMU_CHAN_PTRX</dfn>	0x01</u></td></tr>
<tr><th id="204">204</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PTRX_PITCHTARGET_MASK" data-ref="_M/EMU_CHAN_PTRX_PITCHTARGET_MASK">EMU_CHAN_PTRX_PITCHTARGET_MASK</dfn>	0xffff0000</u></td></tr>
<tr><th id="205">205</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PTRX_PITCHTARGET" data-ref="_M/EMU_CHAN_PTRX_PITCHTARGET">EMU_CHAN_PTRX_PITCHTARGET</dfn>	EMU_MKSUBREG(16, 16, EMU_CHAN_PTRX)</u></td></tr>
<tr><th id="206">206</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PTRX_FXSENDAMOUNT_A_MASK" data-ref="_M/EMU_CHAN_PTRX_FXSENDAMOUNT_A_MASK">EMU_CHAN_PTRX_FXSENDAMOUNT_A_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="207">207</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PTRX_FXSENDAMOUNT_A" data-ref="_M/EMU_CHAN_PTRX_FXSENDAMOUNT_A">EMU_CHAN_PTRX_FXSENDAMOUNT_A</dfn> EMU_MKSUBREG(8, 8, EMU_CHAN_PTRX)</u></td></tr>
<tr><th id="208">208</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PTRX_FXSENDAMOUNT_B_MASK" data-ref="_M/EMU_CHAN_PTRX_FXSENDAMOUNT_B_MASK">EMU_CHAN_PTRX_FXSENDAMOUNT_B_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="209">209</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PTRX_FXSENDAMOUNT_B" data-ref="_M/EMU_CHAN_PTRX_FXSENDAMOUNT_B">EMU_CHAN_PTRX_FXSENDAMOUNT_B</dfn> EMU_MKSUBREG(8, 0, EMU_CHAN_PTRX)</u></td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CVCF" data-ref="_M/EMU_CHAN_CVCF">EMU_CHAN_CVCF</dfn>	0x02</u></td></tr>
<tr><th id="212">212</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CVCF_CURRVOL_MASK" data-ref="_M/EMU_CHAN_CVCF_CURRVOL_MASK">EMU_CHAN_CVCF_CURRVOL_MASK</dfn>	0xffff0000</u></td></tr>
<tr><th id="213">213</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CVCF_CURRVOL" data-ref="_M/EMU_CHAN_CVCF_CURRVOL">EMU_CHAN_CVCF_CURRVOL</dfn>	EMU_MKSUBREG(16, 16, EMU_CHAN_CVCF)</u></td></tr>
<tr><th id="214">214</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CVCF_CURRFILTER_MASK" data-ref="_M/EMU_CHAN_CVCF_CURRFILTER_MASK">EMU_CHAN_CVCF_CURRFILTER_MASK</dfn>	0x0000ffff</u></td></tr>
<tr><th id="215">215</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CVCF_CURRFILTER" data-ref="_M/EMU_CHAN_CVCF_CURRFILTER">EMU_CHAN_CVCF_CURRFILTER</dfn> EMU_MKSUBREG(16, 0, EMU_CHAN_CVCF)</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_VTFT" data-ref="_M/EMU_CHAN_VTFT">EMU_CHAN_VTFT</dfn>	0x03</u></td></tr>
<tr><th id="218">218</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_VTFT_VOLUMETARGET_MASK" data-ref="_M/EMU_CHAN_VTFT_VOLUMETARGET_MASK">EMU_CHAN_VTFT_VOLUMETARGET_MASK</dfn>	0xffff0000</u></td></tr>
<tr><th id="219">219</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_VTFT_VOLUMETARGET" data-ref="_M/EMU_CHAN_VTFT_VOLUMETARGET">EMU_CHAN_VTFT_VOLUMETARGET</dfn>	EMU_MKSUBREG(16, 16, EMU_CHAN_VTFT)</u></td></tr>
<tr><th id="220">220</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_VTFT_FILTERTARGET_MASK" data-ref="_M/EMU_CHAN_VTFT_FILTERTARGET_MASK">EMU_CHAN_VTFT_FILTERTARGET_MASK</dfn>	0x0000ffff</u></td></tr>
<tr><th id="221">221</th><td><u>#define	 <dfn class="macro" id="_M/EMU_CHAN_VTFT_FILTERTARGET" data-ref="_M/EMU_CHAN_VTFT_FILTERTARGET">EMU_CHAN_VTFT_FILTERTARGET</dfn>	EMU_MKSUBREG(16, 0, EMU_CHAN_VTFT)</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_Z1" data-ref="_M/EMU_CHAN_Z1">EMU_CHAN_Z1</dfn>	0x05</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_Z2" data-ref="_M/EMU_CHAN_Z2">EMU_CHAN_Z2</dfn>	0x04</u></td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_PSST" data-ref="_M/EMU_CHAN_PSST">EMU_CHAN_PSST</dfn>	0x06</u></td></tr>
<tr><th id="227">227</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PSST_FXSENDAMOUNT_C_MASK" data-ref="_M/EMU_CHAN_PSST_FXSENDAMOUNT_C_MASK">EMU_CHAN_PSST_FXSENDAMOUNT_C_MASK</dfn>	0xff000000</u></td></tr>
<tr><th id="228">228</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PSST_FXSENDAMOUNT_C" data-ref="_M/EMU_CHAN_PSST_FXSENDAMOUNT_C">EMU_CHAN_PSST_FXSENDAMOUNT_C</dfn> EMU_MKSUBREG(8, 24, EMU_CHAN_PSST)</u></td></tr>
<tr><th id="229">229</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PSST_LOOPSTARTADDR_MASK" data-ref="_M/EMU_CHAN_PSST_LOOPSTARTADDR_MASK">EMU_CHAN_PSST_LOOPSTARTADDR_MASK</dfn>	0x00ffffff</u></td></tr>
<tr><th id="230">230</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PSST_LOOPSTARTADDR" data-ref="_M/EMU_CHAN_PSST_LOOPSTARTADDR">EMU_CHAN_PSST_LOOPSTARTADDR</dfn>  EMU_MKSUBREG(24, 0, EMU_CHAN_PSST)</u></td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_DSL" data-ref="_M/EMU_CHAN_DSL">EMU_CHAN_DSL</dfn>	0x07</u></td></tr>
<tr><th id="233">233</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DSL_FXSENDAMOUNT_D_MASK" data-ref="_M/EMU_CHAN_DSL_FXSENDAMOUNT_D_MASK">EMU_CHAN_DSL_FXSENDAMOUNT_D_MASK</dfn>	0xff000000</u></td></tr>
<tr><th id="234">234</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DSL_FXSENDAMOUNT_D" data-ref="_M/EMU_CHAN_DSL_FXSENDAMOUNT_D">EMU_CHAN_DSL_FXSENDAMOUNT_D</dfn>  EMU_MKSUBREG(8, 24, EMU_CHAN_DSL)</u></td></tr>
<tr><th id="235">235</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DSL_LOOPENDADDR_MASK" data-ref="_M/EMU_CHAN_DSL_LOOPENDADDR_MASK">EMU_CHAN_DSL_LOOPENDADDR_MASK</dfn>	0x00ffffff</u></td></tr>
<tr><th id="236">236</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DSL_LOOPENDADDR" data-ref="_M/EMU_CHAN_DSL_LOOPENDADDR">EMU_CHAN_DSL_LOOPENDADDR</dfn>	 EMU_MKSUBREG(24, 0, EMU_CHAN_DSL)</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CCCA" data-ref="_M/EMU_CHAN_CCCA">EMU_CHAN_CCCA</dfn>	0x08</u></td></tr>
<tr><th id="239">239</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCCA_RESONANCE" data-ref="_M/EMU_CHAN_CCCA_RESONANCE">EMU_CHAN_CCCA_RESONANCE</dfn>		0xf0000000</u></td></tr>
<tr><th id="240">240</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCCA_INTERPROMMASK" data-ref="_M/EMU_CHAN_CCCA_INTERPROMMASK">EMU_CHAN_CCCA_INTERPROMMASK</dfn>		0x0e000000</u></td></tr>
<tr><th id="241">241</th><td><u>#define   <dfn class="macro" id="_M/EMU_CHAN_CCCA_INTERPROM_0" data-ref="_M/EMU_CHAN_CCCA_INTERPROM_0">EMU_CHAN_CCCA_INTERPROM_0</dfn>		0x00000000</u></td></tr>
<tr><th id="242">242</th><td><u>#define   <dfn class="macro" id="_M/EMU_CHAN_CCCA_INTERPROM_1" data-ref="_M/EMU_CHAN_CCCA_INTERPROM_1">EMU_CHAN_CCCA_INTERPROM_1</dfn>		0x02000000</u></td></tr>
<tr><th id="243">243</th><td><u>#define   <dfn class="macro" id="_M/EMU_CHAN_CCCA_INTERPROM_2" data-ref="_M/EMU_CHAN_CCCA_INTERPROM_2">EMU_CHAN_CCCA_INTERPROM_2</dfn>		0x04000000</u></td></tr>
<tr><th id="244">244</th><td><u>#define   <dfn class="macro" id="_M/EMU_CHAN_CCCA_INTERPROM_3" data-ref="_M/EMU_CHAN_CCCA_INTERPROM_3">EMU_CHAN_CCCA_INTERPROM_3</dfn>		0x06000000</u></td></tr>
<tr><th id="245">245</th><td><u>#define   <dfn class="macro" id="_M/EMU_CHAN_CCCA_INTERPROM_4" data-ref="_M/EMU_CHAN_CCCA_INTERPROM_4">EMU_CHAN_CCCA_INTERPROM_4</dfn>		0x08000000</u></td></tr>
<tr><th id="246">246</th><td><u>#define   <dfn class="macro" id="_M/EMU_CHAN_CCCA_INTERPROM_5" data-ref="_M/EMU_CHAN_CCCA_INTERPROM_5">EMU_CHAN_CCCA_INTERPROM_5</dfn>		0x0a000000</u></td></tr>
<tr><th id="247">247</th><td><u>#define   <dfn class="macro" id="_M/EMU_CHAN_CCCA_INTERPROM_6" data-ref="_M/EMU_CHAN_CCCA_INTERPROM_6">EMU_CHAN_CCCA_INTERPROM_6</dfn>		0x0c000000</u></td></tr>
<tr><th id="248">248</th><td><u>#define   <dfn class="macro" id="_M/EMU_CHAN_CCCA_INTERPROM_7" data-ref="_M/EMU_CHAN_CCCA_INTERPROM_7">EMU_CHAN_CCCA_INTERPROM_7</dfn>		0x0e000000</u></td></tr>
<tr><th id="249">249</th><td><u>#define   <dfn class="macro" id="_M/EMU_CHAN_CCCA_8BITSELECT" data-ref="_M/EMU_CHAN_CCCA_8BITSELECT">EMU_CHAN_CCCA_8BITSELECT</dfn>		0x01000000</u></td></tr>
<tr><th id="250">250</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCCA_CURRADDR_MASK" data-ref="_M/EMU_CHAN_CCCA_CURRADDR_MASK">EMU_CHAN_CCCA_CURRADDR_MASK</dfn>		0x00ffffff</u></td></tr>
<tr><th id="251">251</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCCA_CURRADDR" data-ref="_M/EMU_CHAN_CCCA_CURRADDR">EMU_CHAN_CCCA_CURRADDR</dfn>	EMU_MKSUBREG(24, 0, EMU_CHAN_CCCA)</u></td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CCR" data-ref="_M/EMU_CHAN_CCR">EMU_CHAN_CCR</dfn>	0x09</u></td></tr>
<tr><th id="254">254</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCR_CACHEINVALIDSIZE_MASK" data-ref="_M/EMU_CHAN_CCR_CACHEINVALIDSIZE_MASK">EMU_CHAN_CCR_CACHEINVALIDSIZE_MASK</dfn>	0xfe000000</u></td></tr>
<tr><th id="255">255</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCR_CACHEINVALIDSIZE" data-ref="_M/EMU_CHAN_CCR_CACHEINVALIDSIZE">EMU_CHAN_CCR_CACHEINVALIDSIZE</dfn> EMU_MKSUBREG(7, 25, EMU_CHAN_CCR)</u></td></tr>
<tr><th id="256">256</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCR_CACHELOOPFLAG" data-ref="_M/EMU_CHAN_CCR_CACHELOOPFLAG">EMU_CHAN_CCR_CACHELOOPFLAG</dfn>		0x01000000</u></td></tr>
<tr><th id="257">257</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCR_INTERLEAVEDSAMPLES" data-ref="_M/EMU_CHAN_CCR_INTERLEAVEDSAMPLES">EMU_CHAN_CCR_INTERLEAVEDSAMPLES</dfn>	0x00800000</u></td></tr>
<tr><th id="258">258</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCR_WORDSIZEDSAMPLES" data-ref="_M/EMU_CHAN_CCR_WORDSIZEDSAMPLES">EMU_CHAN_CCR_WORDSIZEDSAMPLES</dfn>	0x00400000</u></td></tr>
<tr><th id="259">259</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCR_READADDRESS_MASK" data-ref="_M/EMU_CHAN_CCR_READADDRESS_MASK">EMU_CHAN_CCR_READADDRESS_MASK</dfn>	0x003f0000</u></td></tr>
<tr><th id="260">260</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCR_READADDRESS" data-ref="_M/EMU_CHAN_CCR_READADDRESS">EMU_CHAN_CCR_READADDRESS</dfn>	EMU_MKSUBREG(6, 16, EMU_CHAN_CCR)</u></td></tr>
<tr><th id="261">261</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCR_LOOPINVALSIZE" data-ref="_M/EMU_CHAN_CCR_LOOPINVALSIZE">EMU_CHAN_CCR_LOOPINVALSIZE</dfn>	0x0000fe00</u></td></tr>
<tr><th id="262">262</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCR_LOOPFLAG" data-ref="_M/EMU_CHAN_CCR_LOOPFLAG">EMU_CHAN_CCR_LOOPFLAG</dfn>		0x00000100</u></td></tr>
<tr><th id="263">263</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CCR_CACHELOOPADDRHI" data-ref="_M/EMU_CHAN_CCR_CACHELOOPADDRHI">EMU_CHAN_CCR_CACHELOOPADDRHI</dfn>	0x000000ff</u></td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CLP" data-ref="_M/EMU_CHAN_CLP">EMU_CHAN_CLP</dfn>	0x0a</u></td></tr>
<tr><th id="266">266</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_CLP_CACHELOOPADDR" data-ref="_M/EMU_CHAN_CLP_CACHELOOPADDR">EMU_CHAN_CLP_CACHELOOPADDR</dfn>	0x0000ffff</u></td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_FXRT" data-ref="_M/EMU_CHAN_FXRT">EMU_CHAN_FXRT</dfn>	0x0b</u></td></tr>
<tr><th id="269">269</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_FXRT_CHANNELA" data-ref="_M/EMU_CHAN_FXRT_CHANNELA">EMU_CHAN_FXRT_CHANNELA</dfn>		0x000f0000</u></td></tr>
<tr><th id="270">270</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_FXRT_CHANNELB" data-ref="_M/EMU_CHAN_FXRT_CHANNELB">EMU_CHAN_FXRT_CHANNELB</dfn>		0x00f00000</u></td></tr>
<tr><th id="271">271</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_FXRT_CHANNELC" data-ref="_M/EMU_CHAN_FXRT_CHANNELC">EMU_CHAN_FXRT_CHANNELC</dfn>		0x0f000000</u></td></tr>
<tr><th id="272">272</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_FXRT_CHANNELD" data-ref="_M/EMU_CHAN_FXRT_CHANNELD">EMU_CHAN_FXRT_CHANNELD</dfn>		0xf0000000</u></td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_MAPA" data-ref="_M/EMU_CHAN_MAPA">EMU_CHAN_MAPA</dfn>	0x0c</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_MAPB" data-ref="_M/EMU_CHAN_MAPB">EMU_CHAN_MAPB</dfn>	0x0d</u></td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_MAP_PTE_MASK" data-ref="_M/EMU_CHAN_MAP_PTE_MASK">EMU_CHAN_MAP_PTE_MASK</dfn>		0xffffe000</u></td></tr>
<tr><th id="278">278</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_MAP_PTI_MASK" data-ref="_M/EMU_CHAN_MAP_PTI_MASK">EMU_CHAN_MAP_PTI_MASK</dfn>		0x00001fff</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_ENVVOL" data-ref="_M/EMU_CHAN_ENVVOL">EMU_CHAN_ENVVOL</dfn>	0x10</u></td></tr>
<tr><th id="282">282</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_ENVVOL_MASK" data-ref="_M/EMU_CHAN_ENVVOL_MASK">EMU_CHAN_ENVVOL_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_ATKHLDV" data-ref="_M/EMU_CHAN_ATKHLDV">EMU_CHAN_ATKHLDV</dfn> 0x11</u></td></tr>
<tr><th id="286">286</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_ATKHLDV_PHASE0" data-ref="_M/EMU_CHAN_ATKHLDV_PHASE0">EMU_CHAN_ATKHLDV_PHASE0</dfn>	0x00008000</u></td></tr>
<tr><th id="287">287</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_ATKHLDV_HOLDTIME_MASK" data-ref="_M/EMU_CHAN_ATKHLDV_HOLDTIME_MASK">EMU_CHAN_ATKHLDV_HOLDTIME_MASK</dfn>	0x00007f00</u></td></tr>
<tr><th id="288">288</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_ATKHLDV_ATTACKTIME_MASK" data-ref="_M/EMU_CHAN_ATKHLDV_ATTACKTIME_MASK">EMU_CHAN_ATKHLDV_ATTACKTIME_MASK</dfn>	0x0000007f</u></td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_DCYSUSV" data-ref="_M/EMU_CHAN_DCYSUSV">EMU_CHAN_DCYSUSV</dfn>	0x12</u></td></tr>
<tr><th id="292">292</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DCYSUSV_PHASE1_MASK" data-ref="_M/EMU_CHAN_DCYSUSV_PHASE1_MASK">EMU_CHAN_DCYSUSV_PHASE1_MASK</dfn>		0x00008000</u></td></tr>
<tr><th id="293">293</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DCYSUSV_SUSTAINLEVEL_MASK" data-ref="_M/EMU_CHAN_DCYSUSV_SUSTAINLEVEL_MASK">EMU_CHAN_DCYSUSV_SUSTAINLEVEL_MASK</dfn>	0x00007f00</u></td></tr>
<tr><th id="294">294</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DCYSUSV_CHANNELENABLE_MASK" data-ref="_M/EMU_CHAN_DCYSUSV_CHANNELENABLE_MASK">EMU_CHAN_DCYSUSV_CHANNELENABLE_MASK</dfn>	0x00000080</u></td></tr>
<tr><th id="295">295</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DCYSUSV_DECAYTIME_MASK" data-ref="_M/EMU_CHAN_DCYSUSV_DECAYTIME_MASK">EMU_CHAN_DCYSUSV_DECAYTIME_MASK</dfn>	0x0000007f</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_LFOVAL1" data-ref="_M/EMU_CHAN_LFOVAL1">EMU_CHAN_LFOVAL1</dfn>	0x13</u></td></tr>
<tr><th id="299">299</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_LFOVAL_MASK" data-ref="_M/EMU_CHAN_LFOVAL_MASK">EMU_CHAN_LFOVAL_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_ENVVAL" data-ref="_M/EMU_CHAN_ENVVAL">EMU_CHAN_ENVVAL</dfn>		0x14</u></td></tr>
<tr><th id="302">302</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_ENVVAL_MASK" data-ref="_M/EMU_CHAN_ENVVAL_MASK">EMU_CHAN_ENVVAL_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_ATKHLDM" data-ref="_M/EMU_CHAN_ATKHLDM">EMU_CHAN_ATKHLDM</dfn>	0x15</u></td></tr>
<tr><th id="305">305</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_ATKHLDM_PHASE0" data-ref="_M/EMU_CHAN_ATKHLDM_PHASE0">EMU_CHAN_ATKHLDM_PHASE0</dfn>	0x00008000</u></td></tr>
<tr><th id="306">306</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_ATKHLDM_HOLDTIME" data-ref="_M/EMU_CHAN_ATKHLDM_HOLDTIME">EMU_CHAN_ATKHLDM_HOLDTIME</dfn>	0x00007f00</u></td></tr>
<tr><th id="307">307</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_ATKHLDM_ATTACKTIME" data-ref="_M/EMU_CHAN_ATKHLDM_ATTACKTIME">EMU_CHAN_ATKHLDM_ATTACKTIME</dfn>	0x0000007f</u></td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_DCYSUSM" data-ref="_M/EMU_CHAN_DCYSUSM">EMU_CHAN_DCYSUSM</dfn>	0x16</u></td></tr>
<tr><th id="310">310</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DCYSUSM_PHASE1_MASK" data-ref="_M/EMU_CHAN_DCYSUSM_PHASE1_MASK">EMU_CHAN_DCYSUSM_PHASE1_MASK</dfn>		0x00008000</u></td></tr>
<tr><th id="311">311</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DCYSUSM_SUSTAINLEVEL_MASK" data-ref="_M/EMU_CHAN_DCYSUSM_SUSTAINLEVEL_MASK">EMU_CHAN_DCYSUSM_SUSTAINLEVEL_MASK</dfn>	0x00007f00</u></td></tr>
<tr><th id="312">312</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_DCYSUSM_DECAYTIME_MASK" data-ref="_M/EMU_CHAN_DCYSUSM_DECAYTIME_MASK">EMU_CHAN_DCYSUSM_DECAYTIME_MASK</dfn>	0x0000007f</u></td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_LFOVAL2" data-ref="_M/EMU_CHAN_LFOVAL2">EMU_CHAN_LFOVAL2</dfn>	0x17</u></td></tr>
<tr><th id="315">315</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_LFOVAL2_MASK" data-ref="_M/EMU_CHAN_LFOVAL2_MASK">EMU_CHAN_LFOVAL2_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_IP" data-ref="_M/EMU_CHAN_IP">EMU_CHAN_IP</dfn>		0x18</u></td></tr>
<tr><th id="318">318</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_IP_MASK" data-ref="_M/EMU_CHAN_IP_MASK">EMU_CHAN_IP_MASK</dfn>			0x0000ffff</u></td></tr>
<tr><th id="319">319</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_IP_UNITY" data-ref="_M/EMU_CHAN_IP_UNITY">EMU_CHAN_IP_UNITY</dfn>			0x0000e000</u></td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_IFATN" data-ref="_M/EMU_CHAN_IFATN">EMU_CHAN_IFATN</dfn>		0x19</u></td></tr>
<tr><th id="322">322</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_IFATN_FILTERCUTOFF_MASK" data-ref="_M/EMU_CHAN_IFATN_FILTERCUTOFF_MASK">EMU_CHAN_IFATN_FILTERCUTOFF_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="323">323</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_IFATN_FILTERCUTOFF" data-ref="_M/EMU_CHAN_IFATN_FILTERCUTOFF">EMU_CHAN_IFATN_FILTERCUTOFF</dfn> EMU_MKSUBREG(8, 8,	EMU_CHAN_IFATN)</u></td></tr>
<tr><th id="324">324</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_IFATN_ATTENUATION_MASK" data-ref="_M/EMU_CHAN_IFATN_ATTENUATION_MASK">EMU_CHAN_IFATN_ATTENUATION_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="325">325</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_IFATN_ATTENUATION" data-ref="_M/EMU_CHAN_IFATN_ATTENUATION">EMU_CHAN_IFATN_ATTENUATION</dfn>	 EMU_MKSUBREG(8, 0, EMU_CHAN_IFATN)</u></td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_PEFE" data-ref="_M/EMU_CHAN_PEFE">EMU_CHAN_PEFE</dfn>		0x1a</u></td></tr>
<tr><th id="328">328</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PEFE_PITCHAMOUNT_MASK" data-ref="_M/EMU_CHAN_PEFE_PITCHAMOUNT_MASK">EMU_CHAN_PEFE_PITCHAMOUNT_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="329">329</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PEFE_PITCHAMOUNT" data-ref="_M/EMU_CHAN_PEFE_PITCHAMOUNT">EMU_CHAN_PEFE_PITCHAMOUNT</dfn>	EMU_MKSUBREG(8, 8, EMU_CHAN_PEFE)</u></td></tr>
<tr><th id="330">330</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PEFE_FILTERAMOUNT_MASK" data-ref="_M/EMU_CHAN_PEFE_FILTERAMOUNT_MASK">EMU_CHAN_PEFE_FILTERAMOUNT_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="331">331</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_PEFE_FILTERAMOUNT" data-ref="_M/EMU_CHAN_PEFE_FILTERAMOUNT">EMU_CHAN_PEFE_FILTERAMOUNT</dfn>	EMU_MKSUBREG(8, 0, EMU_CHAN_PEFE)</u></td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_FMMOD" data-ref="_M/EMU_CHAN_FMMOD">EMU_CHAN_FMMOD</dfn>	0x1b</u></td></tr>
<tr><th id="334">334</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_FMMOD_MODVIBRATO" data-ref="_M/EMU_CHAN_FMMOD_MODVIBRATO">EMU_CHAN_FMMOD_MODVIBRATO</dfn>	0x0000ff00</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_FMMOD_MOFILTER" data-ref="_M/EMU_CHAN_FMMOD_MOFILTER">EMU_CHAN_FMMOD_MOFILTER</dfn>		0x000000ff</u></td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_TREMFRQ" data-ref="_M/EMU_CHAN_TREMFRQ">EMU_CHAN_TREMFRQ</dfn>	0x1c</u></td></tr>
<tr><th id="338">338</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_TREMFRQ_DEPTH" data-ref="_M/EMU_CHAN_TREMFRQ_DEPTH">EMU_CHAN_TREMFRQ_DEPTH</dfn>		0x0000ff00</u></td></tr>
<tr><th id="339">339</th><td></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_FM2FRQ2" data-ref="_M/EMU_CHAN_FM2FRQ2">EMU_CHAN_FM2FRQ2</dfn>	0x1d</u></td></tr>
<tr><th id="341">341</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_FM2FRQ2_DEPTH" data-ref="_M/EMU_CHAN_FM2FRQ2_DEPTH">EMU_CHAN_FM2FRQ2_DEPTH</dfn>		0x0000ff00</u></td></tr>
<tr><th id="342">342</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_FM2FRQ2_FREQUENCY" data-ref="_M/EMU_CHAN_FM2FRQ2_FREQUENCY">EMU_CHAN_FM2FRQ2_FREQUENCY</dfn>	0x000000ff</u></td></tr>
<tr><th id="343">343</th><td></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_TEMPENV" data-ref="_M/EMU_CHAN_TEMPENV">EMU_CHAN_TEMPENV</dfn>	0x1e</u></td></tr>
<tr><th id="345">345</th><td><u>#define  <dfn class="macro" id="_M/EMU_CHAN_TEMPENV_MASK" data-ref="_M/EMU_CHAN_TEMPENV_MASK">EMU_CHAN_TEMPENV_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CD0" data-ref="_M/EMU_CHAN_CD0">EMU_CHAN_CD0</dfn>	0x20</u></td></tr>
<tr><th id="348">348</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CD1" data-ref="_M/EMU_CHAN_CD1">EMU_CHAN_CD1</dfn>	0x21</u></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CD2" data-ref="_M/EMU_CHAN_CD2">EMU_CHAN_CD2</dfn>	0x22</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CD3" data-ref="_M/EMU_CHAN_CD3">EMU_CHAN_CD3</dfn>	0x23</u></td></tr>
<tr><th id="351">351</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CD4" data-ref="_M/EMU_CHAN_CD4">EMU_CHAN_CD4</dfn>	0x24</u></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CD5" data-ref="_M/EMU_CHAN_CD5">EMU_CHAN_CD5</dfn>	0x25</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CD6" data-ref="_M/EMU_CHAN_CD6">EMU_CHAN_CD6</dfn>	0x26</u></td></tr>
<tr><th id="354">354</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CD7" data-ref="_M/EMU_CHAN_CD7">EMU_CHAN_CD7</dfn>	0x27</u></td></tr>
<tr><th id="355">355</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CD8" data-ref="_M/EMU_CHAN_CD8">EMU_CHAN_CD8</dfn>	0x28</u></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CD9" data-ref="_M/EMU_CHAN_CD9">EMU_CHAN_CD9</dfn>	0x29</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CDA" data-ref="_M/EMU_CHAN_CDA">EMU_CHAN_CDA</dfn>	0x2a</u></td></tr>
<tr><th id="358">358</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CDB" data-ref="_M/EMU_CHAN_CDB">EMU_CHAN_CDB</dfn>	0x2b</u></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CDC" data-ref="_M/EMU_CHAN_CDC">EMU_CHAN_CDC</dfn>	0x2c</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CDD" data-ref="_M/EMU_CHAN_CDD">EMU_CHAN_CDD</dfn>	0x2d</u></td></tr>
<tr><th id="361">361</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CDE" data-ref="_M/EMU_CHAN_CDE">EMU_CHAN_CDE</dfn>	0x2e</u></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/EMU_CHAN_CDF" data-ref="_M/EMU_CHAN_CDF">EMU_CHAN_CDF</dfn>	0x2f</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><i>/* -=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=- */</i></td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/EMU_PTB" data-ref="_M/EMU_PTB">EMU_PTB</dfn>		0x40</u></td></tr>
<tr><th id="367">367</th><td><u>#define  <dfn class="macro" id="_M/EMU_PTB_MASK" data-ref="_M/EMU_PTB_MASK">EMU_PTB_MASK</dfn>			0xfffff000</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/EMU_TCB" data-ref="_M/EMU_TCB">EMU_TCB</dfn>		0x41</u></td></tr>
<tr><th id="370">370</th><td><u>#define  <dfn class="macro" id="_M/EMU_TCB_MASK" data-ref="_M/EMU_TCB_MASK">EMU_TCB_MASK</dfn>			0xfffff000</u></td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/EMU_ADCCR" data-ref="_M/EMU_ADCCR">EMU_ADCCR</dfn>	0x42</u></td></tr>
<tr><th id="373">373</th><td><u>#define  <dfn class="macro" id="_M/EMU_ADCCR_RCHANENABLE" data-ref="_M/EMU_ADCCR_RCHANENABLE">EMU_ADCCR_RCHANENABLE</dfn>		0x00000010</u></td></tr>
<tr><th id="374">374</th><td><u>#define  <dfn class="macro" id="_M/EMU_A_ADCCR_RCHANENABLE" data-ref="_M/EMU_A_ADCCR_RCHANENABLE">EMU_A_ADCCR_RCHANENABLE</dfn>	0x00000020</u></td></tr>
<tr><th id="375">375</th><td><u>#define  <dfn class="macro" id="_M/EMU_ADCCR_LCHANENABLE" data-ref="_M/EMU_ADCCR_LCHANENABLE">EMU_ADCCR_LCHANENABLE</dfn>		0x00000008</u></td></tr>
<tr><th id="376">376</th><td><u>#define  <dfn class="macro" id="_M/EMU_A_ADCCR_LCHANENABLE" data-ref="_M/EMU_A_ADCCR_LCHANENABLE">EMU_A_ADCCR_LCHANENABLE</dfn>	0x00000010</u></td></tr>
<tr><th id="377">377</th><td><u>#define  <dfn class="macro" id="_M/EMU_ADCCR_SAMPLERATE_MASK" data-ref="_M/EMU_ADCCR_SAMPLERATE_MASK">EMU_ADCCR_SAMPLERATE_MASK</dfn>	0x00000007</u></td></tr>
<tr><th id="378">378</th><td><u>#define  <dfn class="macro" id="_M/EMU_A_ADCCR_SAMPLERATE_MASK" data-ref="_M/EMU_A_ADCCR_SAMPLERATE_MASK">EMU_A_ADCCR_SAMPLERATE_MASK</dfn>    0x0000000f</u></td></tr>
<tr><th id="379">379</th><td><u>#define   <dfn class="macro" id="_M/EMU_ADCCR_SAMPLERATE_48" data-ref="_M/EMU_ADCCR_SAMPLERATE_48">EMU_ADCCR_SAMPLERATE_48</dfn>	0x00000000</u></td></tr>
<tr><th id="380">380</th><td><u>#define   <dfn class="macro" id="_M/EMU_ADCCR_SAMPLERATE_44" data-ref="_M/EMU_ADCCR_SAMPLERATE_44">EMU_ADCCR_SAMPLERATE_44</dfn>	0x00000001</u></td></tr>
<tr><th id="381">381</th><td><u>#define   <dfn class="macro" id="_M/EMU_ADCCR_SAMPLERATE_32" data-ref="_M/EMU_ADCCR_SAMPLERATE_32">EMU_ADCCR_SAMPLERATE_32</dfn>	0x00000002</u></td></tr>
<tr><th id="382">382</th><td><u>#define   <dfn class="macro" id="_M/EMU_ADCCR_SAMPLERATE_24" data-ref="_M/EMU_ADCCR_SAMPLERATE_24">EMU_ADCCR_SAMPLERATE_24</dfn>	0x00000003</u></td></tr>
<tr><th id="383">383</th><td><u>#define   <dfn class="macro" id="_M/EMU_ADCCR_SAMPLERATE_22" data-ref="_M/EMU_ADCCR_SAMPLERATE_22">EMU_ADCCR_SAMPLERATE_22</dfn>	0x00000004</u></td></tr>
<tr><th id="384">384</th><td><u>#define   <dfn class="macro" id="_M/EMU_ADCCR_SAMPLERATE_16" data-ref="_M/EMU_ADCCR_SAMPLERATE_16">EMU_ADCCR_SAMPLERATE_16</dfn>	0x00000005</u></td></tr>
<tr><th id="385">385</th><td><u>#define   <dfn class="macro" id="_M/EMU_A_ADCCR_SAMPLERATE_12" data-ref="_M/EMU_A_ADCCR_SAMPLERATE_12">EMU_A_ADCCR_SAMPLERATE_12</dfn>	0x00000006</u></td></tr>
<tr><th id="386">386</th><td><u>#define   <dfn class="macro" id="_M/EMU_ADCCR_SAMPLERATE_11" data-ref="_M/EMU_ADCCR_SAMPLERATE_11">EMU_ADCCR_SAMPLERATE_11</dfn>	0x00000006</u></td></tr>
<tr><th id="387">387</th><td><u>#define   <dfn class="macro" id="_M/EMU_A_ADCCR_SAMPLERATE_11" data-ref="_M/EMU_A_ADCCR_SAMPLERATE_11">EMU_A_ADCCR_SAMPLERATE_11</dfn>	0x00000007</u></td></tr>
<tr><th id="388">388</th><td><u>#define   <dfn class="macro" id="_M/EMU_ADCCR_SAMPLERATE_8" data-ref="_M/EMU_ADCCR_SAMPLERATE_8">EMU_ADCCR_SAMPLERATE_8</dfn>	0x00000007</u></td></tr>
<tr><th id="389">389</th><td><u>#define   <dfn class="macro" id="_M/EMU_A_ADCCR_SAMPLERATE_8" data-ref="_M/EMU_A_ADCCR_SAMPLERATE_8">EMU_A_ADCCR_SAMPLERATE_8</dfn>	0x00000008</u></td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td><u>#define <dfn class="macro" id="_M/EMU_FXWC" data-ref="_M/EMU_FXWC">EMU_FXWC</dfn>	0x43</u></td></tr>
<tr><th id="392">392</th><td><u>#define <dfn class="macro" id="_M/EMU_TCBS" data-ref="_M/EMU_TCBS">EMU_TCBS</dfn>	0x44</u></td></tr>
<tr><th id="393">393</th><td><u>#define  <dfn class="macro" id="_M/EMU_TCBS_MASK" data-ref="_M/EMU_TCBS_MASK">EMU_TCBS_MASK</dfn>			0x00000007</u></td></tr>
<tr><th id="394">394</th><td><u>#define   <dfn class="macro" id="_M/EMU_TCBS_BUFFSIZE_16K" data-ref="_M/EMU_TCBS_BUFFSIZE_16K">EMU_TCBS_BUFFSIZE_16K</dfn>		0x00000000</u></td></tr>
<tr><th id="395">395</th><td><u>#define   <dfn class="macro" id="_M/EMU_TCBS_BUFFSIZE_32K" data-ref="_M/EMU_TCBS_BUFFSIZE_32K">EMU_TCBS_BUFFSIZE_32K</dfn>		0x00000001</u></td></tr>
<tr><th id="396">396</th><td><u>#define   <dfn class="macro" id="_M/EMU_TCBS_BUFFSIZE_64K" data-ref="_M/EMU_TCBS_BUFFSIZE_64K">EMU_TCBS_BUFFSIZE_64K</dfn>		0x00000002</u></td></tr>
<tr><th id="397">397</th><td><u>#define   <dfn class="macro" id="_M/EMU_TCBS_BUFFSIZE_128K" data-ref="_M/EMU_TCBS_BUFFSIZE_128K">EMU_TCBS_BUFFSIZE_128K</dfn>	0x00000003</u></td></tr>
<tr><th id="398">398</th><td><u>#define   <dfn class="macro" id="_M/EMU_TCBS_BUFFSIZE_256K" data-ref="_M/EMU_TCBS_BUFFSIZE_256K">EMU_TCBS_BUFFSIZE_256K</dfn>	0x00000004</u></td></tr>
<tr><th id="399">399</th><td><u>#define   <dfn class="macro" id="_M/EMU_TCBS_BUFFSIZE_512K" data-ref="_M/EMU_TCBS_BUFFSIZE_512K">EMU_TCBS_BUFFSIZE_512K</dfn>	0x00000005</u></td></tr>
<tr><th id="400">400</th><td><u>#define   <dfn class="macro" id="_M/EMU_TCBS_BUFFSIZE_1024K" data-ref="_M/EMU_TCBS_BUFFSIZE_1024K">EMU_TCBS_BUFFSIZE_1024K</dfn>	0x00000006</u></td></tr>
<tr><th id="401">401</th><td><u>#define   <dfn class="macro" id="_M/EMU_TCBS_BUFFSIZE_2048K" data-ref="_M/EMU_TCBS_BUFFSIZE_2048K">EMU_TCBS_BUFFSIZE_2048K</dfn>	0x00000007</u></td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/EMU_MICBA" data-ref="_M/EMU_MICBA">EMU_MICBA</dfn>	0x45</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/EMU_ADCBA" data-ref="_M/EMU_ADCBA">EMU_ADCBA</dfn>	0x46</u></td></tr>
<tr><th id="405">405</th><td><u>#define <dfn class="macro" id="_M/EMU_FXBA" data-ref="_M/EMU_FXBA">EMU_FXBA</dfn>	0x47</u></td></tr>
<tr><th id="406">406</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBA_MASK" data-ref="_M/EMU_RECBA_MASK">EMU_RECBA_MASK</dfn>			0xfffff000</u></td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td><u>#define <dfn class="macro" id="_M/EMU_MICBS" data-ref="_M/EMU_MICBS">EMU_MICBS</dfn>	0x49</u></td></tr>
<tr><th id="409">409</th><td><u>#define <dfn class="macro" id="_M/EMU_ADCBS" data-ref="_M/EMU_ADCBS">EMU_ADCBS</dfn>	0x4a</u></td></tr>
<tr><th id="410">410</th><td><u>#define <dfn class="macro" id="_M/EMU_FXBS" data-ref="_M/EMU_FXBS">EMU_FXBS</dfn>	0x4b</u></td></tr>
<tr><th id="411">411</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_NONE" data-ref="_M/EMU_RECBS_BUFSIZE_NONE">EMU_RECBS_BUFSIZE_NONE</dfn>		0x00000000</u></td></tr>
<tr><th id="412">412</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_384" data-ref="_M/EMU_RECBS_BUFSIZE_384">EMU_RECBS_BUFSIZE_384</dfn>		0x00000001</u></td></tr>
<tr><th id="413">413</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_448" data-ref="_M/EMU_RECBS_BUFSIZE_448">EMU_RECBS_BUFSIZE_448</dfn>		0x00000002</u></td></tr>
<tr><th id="414">414</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_512" data-ref="_M/EMU_RECBS_BUFSIZE_512">EMU_RECBS_BUFSIZE_512</dfn>		0x00000003</u></td></tr>
<tr><th id="415">415</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_640" data-ref="_M/EMU_RECBS_BUFSIZE_640">EMU_RECBS_BUFSIZE_640</dfn>		0x00000004</u></td></tr>
<tr><th id="416">416</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_768" data-ref="_M/EMU_RECBS_BUFSIZE_768">EMU_RECBS_BUFSIZE_768</dfn>		0x00000005</u></td></tr>
<tr><th id="417">417</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_896" data-ref="_M/EMU_RECBS_BUFSIZE_896">EMU_RECBS_BUFSIZE_896</dfn>		0x00000006</u></td></tr>
<tr><th id="418">418</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_1024" data-ref="_M/EMU_RECBS_BUFSIZE_1024">EMU_RECBS_BUFSIZE_1024</dfn>		0x00000007</u></td></tr>
<tr><th id="419">419</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_1280" data-ref="_M/EMU_RECBS_BUFSIZE_1280">EMU_RECBS_BUFSIZE_1280</dfn>		0x00000008</u></td></tr>
<tr><th id="420">420</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_1536" data-ref="_M/EMU_RECBS_BUFSIZE_1536">EMU_RECBS_BUFSIZE_1536</dfn>		0x00000009</u></td></tr>
<tr><th id="421">421</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_1792" data-ref="_M/EMU_RECBS_BUFSIZE_1792">EMU_RECBS_BUFSIZE_1792</dfn>		0x0000000a</u></td></tr>
<tr><th id="422">422</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_2048" data-ref="_M/EMU_RECBS_BUFSIZE_2048">EMU_RECBS_BUFSIZE_2048</dfn>		0x0000000b</u></td></tr>
<tr><th id="423">423</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_2560" data-ref="_M/EMU_RECBS_BUFSIZE_2560">EMU_RECBS_BUFSIZE_2560</dfn>		0x0000000c</u></td></tr>
<tr><th id="424">424</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_3072" data-ref="_M/EMU_RECBS_BUFSIZE_3072">EMU_RECBS_BUFSIZE_3072</dfn>		0x0000000d</u></td></tr>
<tr><th id="425">425</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_3584" data-ref="_M/EMU_RECBS_BUFSIZE_3584">EMU_RECBS_BUFSIZE_3584</dfn>		0x0000000e</u></td></tr>
<tr><th id="426">426</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_4096" data-ref="_M/EMU_RECBS_BUFSIZE_4096">EMU_RECBS_BUFSIZE_4096</dfn>		0x0000000f</u></td></tr>
<tr><th id="427">427</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_5120" data-ref="_M/EMU_RECBS_BUFSIZE_5120">EMU_RECBS_BUFSIZE_5120</dfn>		0x00000010</u></td></tr>
<tr><th id="428">428</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_6144" data-ref="_M/EMU_RECBS_BUFSIZE_6144">EMU_RECBS_BUFSIZE_6144</dfn>		0x00000011</u></td></tr>
<tr><th id="429">429</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_7168" data-ref="_M/EMU_RECBS_BUFSIZE_7168">EMU_RECBS_BUFSIZE_7168</dfn>		0x00000012</u></td></tr>
<tr><th id="430">430</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_8192" data-ref="_M/EMU_RECBS_BUFSIZE_8192">EMU_RECBS_BUFSIZE_8192</dfn>		0x00000013</u></td></tr>
<tr><th id="431">431</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_10240" data-ref="_M/EMU_RECBS_BUFSIZE_10240">EMU_RECBS_BUFSIZE_10240</dfn>	0x00000014</u></td></tr>
<tr><th id="432">432</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_12288" data-ref="_M/EMU_RECBS_BUFSIZE_12288">EMU_RECBS_BUFSIZE_12288</dfn>	0x00000015</u></td></tr>
<tr><th id="433">433</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_14366" data-ref="_M/EMU_RECBS_BUFSIZE_14366">EMU_RECBS_BUFSIZE_14366</dfn>	0x00000016</u></td></tr>
<tr><th id="434">434</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_16384" data-ref="_M/EMU_RECBS_BUFSIZE_16384">EMU_RECBS_BUFSIZE_16384</dfn>	0x00000017</u></td></tr>
<tr><th id="435">435</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_20480" data-ref="_M/EMU_RECBS_BUFSIZE_20480">EMU_RECBS_BUFSIZE_20480</dfn>	0x00000018</u></td></tr>
<tr><th id="436">436</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_24576" data-ref="_M/EMU_RECBS_BUFSIZE_24576">EMU_RECBS_BUFSIZE_24576</dfn>	0x00000019</u></td></tr>
<tr><th id="437">437</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_28672" data-ref="_M/EMU_RECBS_BUFSIZE_28672">EMU_RECBS_BUFSIZE_28672</dfn>	0x0000001a</u></td></tr>
<tr><th id="438">438</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_32768" data-ref="_M/EMU_RECBS_BUFSIZE_32768">EMU_RECBS_BUFSIZE_32768</dfn>	0x0000001b</u></td></tr>
<tr><th id="439">439</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_40960" data-ref="_M/EMU_RECBS_BUFSIZE_40960">EMU_RECBS_BUFSIZE_40960</dfn>	0x0000001c</u></td></tr>
<tr><th id="440">440</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_49152" data-ref="_M/EMU_RECBS_BUFSIZE_49152">EMU_RECBS_BUFSIZE_49152</dfn>	0x0000001d</u></td></tr>
<tr><th id="441">441</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_57344" data-ref="_M/EMU_RECBS_BUFSIZE_57344">EMU_RECBS_BUFSIZE_57344</dfn>	0x0000001e</u></td></tr>
<tr><th id="442">442</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECBS_BUFSIZE_65536" data-ref="_M/EMU_RECBS_BUFSIZE_65536">EMU_RECBS_BUFSIZE_65536</dfn>	0x0000001f</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/EMU_CDCS" data-ref="_M/EMU_CDCS">EMU_CDCS</dfn>	0x50</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/EMU_GPSCS" data-ref="_M/EMU_GPSCS">EMU_GPSCS</dfn>	0x51</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/EMU_DBG" data-ref="_M/EMU_DBG">EMU_DBG</dfn>		0x52</u></td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/EMU_DBG_ZC" data-ref="_M/EMU_DBG_ZC">EMU_DBG_ZC</dfn>			0x80000000</u></td></tr>
<tr><th id="449">449</th><td><u>#define  <dfn class="macro" id="_M/EMU_DBG_SATURATION_OCCURRED" data-ref="_M/EMU_DBG_SATURATION_OCCURRED">EMU_DBG_SATURATION_OCCURRED</dfn>	0x02000000</u></td></tr>
<tr><th id="450">450</th><td><u>#define  <dfn class="macro" id="_M/EMU_DBG_SATURATION_ADDR" data-ref="_M/EMU_DBG_SATURATION_ADDR">EMU_DBG_SATURATION_ADDR</dfn>	0x01ff0000</u></td></tr>
<tr><th id="451">451</th><td><u>#define  <dfn class="macro" id="_M/EMU_DBG_SINGLE_STEP" data-ref="_M/EMU_DBG_SINGLE_STEP">EMU_DBG_SINGLE_STEP</dfn>		0x00008000</u></td></tr>
<tr><th id="452">452</th><td><u>#define  <dfn class="macro" id="_M/EMU_DBG_STEP" data-ref="_M/EMU_DBG_STEP">EMU_DBG_STEP</dfn>			0x00004000</u></td></tr>
<tr><th id="453">453</th><td><u>#define  <dfn class="macro" id="_M/EMU_DBG_CONDITION_CODE" data-ref="_M/EMU_DBG_CONDITION_CODE">EMU_DBG_CONDITION_CODE</dfn>		0x00003e00</u></td></tr>
<tr><th id="454">454</th><td><u>#define  <dfn class="macro" id="_M/EMU_DBG_SINGLE_STEP_ADDR" data-ref="_M/EMU_DBG_SINGLE_STEP_ADDR">EMU_DBG_SINGLE_STEP_ADDR</dfn>	0x000001ff</u></td></tr>
<tr><th id="455">455</th><td></td></tr>
<tr><th id="456">456</th><td><u>#define <dfn class="macro" id="_M/EMU_A_DBG" data-ref="_M/EMU_A_DBG">EMU_A_DBG</dfn>			0x53</u></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/EMU_A_DBG_SINGLE_STEP" data-ref="_M/EMU_A_DBG_SINGLE_STEP">EMU_A_DBG_SINGLE_STEP</dfn>		0x00020000</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/EMU_A_DBG_ZC" data-ref="_M/EMU_A_DBG_ZC">EMU_A_DBG_ZC</dfn>			0x40000000</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/EMU_A_DBG_STEP_ADDR" data-ref="_M/EMU_A_DBG_STEP_ADDR">EMU_A_DBG_STEP_ADDR</dfn>		0x000003ff</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/EMU_A_DBG_SATURATION_OCCRD" data-ref="_M/EMU_A_DBG_SATURATION_OCCRD">EMU_A_DBG_SATURATION_OCCRD</dfn>	0x20000000</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/EMU_A_DBG_SATURATION_ADDR" data-ref="_M/EMU_A_DBG_SATURATION_ADDR">EMU_A_DBG_SATURATION_ADDR</dfn>	0x0ffc0000</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/EMU_SPCS0" data-ref="_M/EMU_SPCS0">EMU_SPCS0</dfn>	0x54</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/EMU_SPCS1" data-ref="_M/EMU_SPCS1">EMU_SPCS1</dfn>	0x55</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/EMU_SPCS2" data-ref="_M/EMU_SPCS2">EMU_SPCS2</dfn>	0x56</u></td></tr>
<tr><th id="466">466</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_CLKACCYMASK" data-ref="_M/EMU_SPCS_CLKACCYMASK">EMU_SPCS_CLKACCYMASK</dfn>		0x30000000</u></td></tr>
<tr><th id="467">467</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_CLKACCY_1000PPM" data-ref="_M/EMU_SPCS_CLKACCY_1000PPM">EMU_SPCS_CLKACCY_1000PPM</dfn>	0x00000000</u></td></tr>
<tr><th id="468">468</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_CLKACCY_50PPM" data-ref="_M/EMU_SPCS_CLKACCY_50PPM">EMU_SPCS_CLKACCY_50PPM</dfn>	0x10000000</u></td></tr>
<tr><th id="469">469</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_CLKACCY_VARIABLE" data-ref="_M/EMU_SPCS_CLKACCY_VARIABLE">EMU_SPCS_CLKACCY_VARIABLE</dfn>	0x20000000</u></td></tr>
<tr><th id="470">470</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_SAMPLERATEMASK" data-ref="_M/EMU_SPCS_SAMPLERATEMASK">EMU_SPCS_SAMPLERATEMASK</dfn>	0x0f000000</u></td></tr>
<tr><th id="471">471</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_SAMPLERATE_44" data-ref="_M/EMU_SPCS_SAMPLERATE_44">EMU_SPCS_SAMPLERATE_44</dfn>	0x00000000</u></td></tr>
<tr><th id="472">472</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_SAMPLERATE_48" data-ref="_M/EMU_SPCS_SAMPLERATE_48">EMU_SPCS_SAMPLERATE_48</dfn>	0x02000000</u></td></tr>
<tr><th id="473">473</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_SAMPLERATE_32" data-ref="_M/EMU_SPCS_SAMPLERATE_32">EMU_SPCS_SAMPLERATE_32</dfn>	0x03000000</u></td></tr>
<tr><th id="474">474</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_CHANNELNUMMASK" data-ref="_M/EMU_SPCS_CHANNELNUMMASK">EMU_SPCS_CHANNELNUMMASK</dfn>	0x00f00000</u></td></tr>
<tr><th id="475">475</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_CHANNELNUM_UNSPEC" data-ref="_M/EMU_SPCS_CHANNELNUM_UNSPEC">EMU_SPCS_CHANNELNUM_UNSPEC</dfn>	0x00000000</u></td></tr>
<tr><th id="476">476</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_CHANNELNUM_LEFT" data-ref="_M/EMU_SPCS_CHANNELNUM_LEFT">EMU_SPCS_CHANNELNUM_LEFT</dfn>	0x00100000</u></td></tr>
<tr><th id="477">477</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_CHANNELNUM_RIGHT" data-ref="_M/EMU_SPCS_CHANNELNUM_RIGHT">EMU_SPCS_CHANNELNUM_RIGHT</dfn>	0x00200000</u></td></tr>
<tr><th id="478">478</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_SOURCENUMMASK" data-ref="_M/EMU_SPCS_SOURCENUMMASK">EMU_SPCS_SOURCENUMMASK</dfn>		0x000f0000</u></td></tr>
<tr><th id="479">479</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_SOURCENUM_UNSPEC" data-ref="_M/EMU_SPCS_SOURCENUM_UNSPEC">EMU_SPCS_SOURCENUM_UNSPEC</dfn>	0x00000000</u></td></tr>
<tr><th id="480">480</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_GENERATIONSTATUS" data-ref="_M/EMU_SPCS_GENERATIONSTATUS">EMU_SPCS_GENERATIONSTATUS</dfn>	0x00008000</u></td></tr>
<tr><th id="481">481</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_CATEGORYCODEMASK" data-ref="_M/EMU_SPCS_CATEGORYCODEMASK">EMU_SPCS_CATEGORYCODEMASK</dfn>	0x00007f00</u></td></tr>
<tr><th id="482">482</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_MODEMASK" data-ref="_M/EMU_SPCS_MODEMASK">EMU_SPCS_MODEMASK</dfn>		0x000000c0</u></td></tr>
<tr><th id="483">483</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_EMPHASISMASK" data-ref="_M/EMU_SPCS_EMPHASISMASK">EMU_SPCS_EMPHASISMASK</dfn>		0x00000038</u></td></tr>
<tr><th id="484">484</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_EMPHASIS_NONE" data-ref="_M/EMU_SPCS_EMPHASIS_NONE">EMU_SPCS_EMPHASIS_NONE</dfn>	0x00000000</u></td></tr>
<tr><th id="485">485</th><td><u>#define   <dfn class="macro" id="_M/EMU_SPCS_EMPHASIS_50_15" data-ref="_M/EMU_SPCS_EMPHASIS_50_15">EMU_SPCS_EMPHASIS_50_15</dfn>	0x00000008</u></td></tr>
<tr><th id="486">486</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_COPYRIGHT" data-ref="_M/EMU_SPCS_COPYRIGHT">EMU_SPCS_COPYRIGHT</dfn>		0x00000004</u></td></tr>
<tr><th id="487">487</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_NOTAUDIODATA" data-ref="_M/EMU_SPCS_NOTAUDIODATA">EMU_SPCS_NOTAUDIODATA</dfn>		0x00000002</u></td></tr>
<tr><th id="488">488</th><td><u>#define  <dfn class="macro" id="_M/EMU_SPCS_PROFESSIONAL" data-ref="_M/EMU_SPCS_PROFESSIONAL">EMU_SPCS_PROFESSIONAL</dfn>		0x00000001</u></td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/EMU_CLIEL" data-ref="_M/EMU_CLIEL">EMU_CLIEL</dfn>	0x58</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/EMU_CLIEH" data-ref="_M/EMU_CLIEH">EMU_CLIEH</dfn>	0x59</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/EMU_CLIPL" data-ref="_M/EMU_CLIPL">EMU_CLIPL</dfn>	0x5a</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/EMU_CLIPH" data-ref="_M/EMU_CLIPH">EMU_CLIPH</dfn>	0x5b</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/EMU_SOLEL" data-ref="_M/EMU_SOLEL">EMU_SOLEL</dfn>	0x5c</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/EMU_SOLEH" data-ref="_M/EMU_SOLEH">EMU_SOLEH</dfn>	0x5d</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><u>#define	<dfn class="macro" id="_M/EMU_SPBYPASS" data-ref="_M/EMU_SPBYPASS">EMU_SPBYPASS</dfn>		0x5e</u></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/EMU_SPBYPASS_ENABLE" data-ref="_M/EMU_SPBYPASS_ENABLE">EMU_SPBYPASS_ENABLE</dfn>	0x00000001</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/EMU_SPBYPASS_24_BITS" data-ref="_M/EMU_SPBYPASS_24_BITS">EMU_SPBYPASS_24_BITS</dfn>	0x00000f00</u></td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td><u>#define	<dfn class="macro" id="_M/EMU_AC97SLOT" data-ref="_M/EMU_AC97SLOT">EMU_AC97SLOT</dfn>		0x5f</u></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/EMU_AC97SLOT_CENTER" data-ref="_M/EMU_AC97SLOT_CENTER">EMU_AC97SLOT_CENTER</dfn>	0x00000010</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/EMU_AC97SLOT_LFE" data-ref="_M/EMU_AC97SLOT_LFE">EMU_AC97SLOT_LFE</dfn>	0x00000020</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/EMU_CDSRCS" data-ref="_M/EMU_CDSRCS">EMU_CDSRCS</dfn>	0x60</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/EMU_GPSRCS" data-ref="_M/EMU_GPSRCS">EMU_GPSRCS</dfn>	0x61</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/EMU_ZVSRCS" data-ref="_M/EMU_ZVSRCS">EMU_ZVSRCS</dfn>	0x62</u></td></tr>
<tr><th id="508">508</th><td><u>#define  <dfn class="macro" id="_M/EMU_SRCS_SPDIFLOCKED" data-ref="_M/EMU_SRCS_SPDIFLOCKED">EMU_SRCS_SPDIFLOCKED</dfn>		0x02000000</u></td></tr>
<tr><th id="509">509</th><td><u>#define  <dfn class="macro" id="_M/EMU_SRCS_RATELOCKED" data-ref="_M/EMU_SRCS_RATELOCKED">EMU_SRCS_RATELOCKED</dfn>		0x01000000</u></td></tr>
<tr><th id="510">510</th><td><u>#define  <dfn class="macro" id="_M/EMU_SRCS_ESTSAMPLERATE" data-ref="_M/EMU_SRCS_ESTSAMPLERATE">EMU_SRCS_ESTSAMPLERATE</dfn>		0x0007ffff</u></td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td><u>#define <dfn class="macro" id="_M/EMU_MICIDX" data-ref="_M/EMU_MICIDX">EMU_MICIDX</dfn>	0x63</u></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/EMU_A_MICIDX" data-ref="_M/EMU_A_MICIDX">EMU_A_MICIDX</dfn>	0x64</u></td></tr>
<tr><th id="514">514</th><td><u>#define <dfn class="macro" id="_M/EMU_ADCIDX" data-ref="_M/EMU_ADCIDX">EMU_ADCIDX</dfn>	0x64</u></td></tr>
<tr><th id="515">515</th><td><u>#define <dfn class="macro" id="_M/EMU_A_ADCIDX" data-ref="_M/EMU_A_ADCIDX">EMU_A_ADCIDX</dfn>	0x63</u></td></tr>
<tr><th id="516">516</th><td><u>#define <dfn class="macro" id="_M/EMU_FXIDX" data-ref="_M/EMU_FXIDX">EMU_FXIDX</dfn>	0x65</u></td></tr>
<tr><th id="517">517</th><td><u>#define  <dfn class="macro" id="_M/EMU_RECIDX_MASK" data-ref="_M/EMU_RECIDX_MASK">EMU_RECIDX_MASK</dfn>		0x0000ffff</u></td></tr>
<tr><th id="518">518</th><td><u>#define	 <dfn class="macro" id="_M/EMU_RECIDX" data-ref="_M/EMU_RECIDX">EMU_RECIDX</dfn>(idxreg)	       (0x10000000|(idxreg))</u></td></tr>
<tr><th id="519">519</th><td><i>/*</i></td></tr>
<tr><th id="520">520</th><td><i>#define  EMU_MICIDX_IDX			0x10000063</i></td></tr>
<tr><th id="521">521</th><td><i>#define  EMU_ADCIDX_IDX			0x10000064</i></td></tr>
<tr><th id="522">522</th><td><i>#define  EMU_FXIDX_IDX			0x10000065</i></td></tr>
<tr><th id="523">523</th><td><i>*/</i></td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td><u>#define <dfn class="macro" id="_M/EMU_A_MUDATA1" data-ref="_M/EMU_A_MUDATA1">EMU_A_MUDATA1</dfn>		0x70</u></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/EMU_A_MUCMD1" data-ref="_M/EMU_A_MUCMD1">EMU_A_MUCMD1</dfn>		0x71</u></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/EMU_A_MUSTAT1" data-ref="_M/EMU_A_MUSTAT1">EMU_A_MUSTAT1</dfn>		EMU_A_MUCMD1</u></td></tr>
<tr><th id="528">528</th><td><u>#define <dfn class="macro" id="_M/EMU_A_MUDATA2" data-ref="_M/EMU_A_MUDATA2">EMU_A_MUDATA2</dfn>		0x72</u></td></tr>
<tr><th id="529">529</th><td><u>#define <dfn class="macro" id="_M/EMU_A_MUCMD2" data-ref="_M/EMU_A_MUCMD2">EMU_A_MUCMD2</dfn>		0x73</u></td></tr>
<tr><th id="530">530</th><td><u>#define <dfn class="macro" id="_M/EMU_A_MUSTAT2" data-ref="_M/EMU_A_MUSTAT2">EMU_A_MUSTAT2</dfn>		EMU_A_MUCMD2</u></td></tr>
<tr><th id="531">531</th><td><u>#define <dfn class="macro" id="_M/EMU_A_FXWC1" data-ref="_M/EMU_A_FXWC1">EMU_A_FXWC1</dfn>		0x74</u></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/EMU_A_FXWC2" data-ref="_M/EMU_A_FXWC2">EMU_A_FXWC2</dfn>		0x75</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/EMU_A_SPDIF_SAMPLERATE" data-ref="_M/EMU_A_SPDIF_SAMPLERATE">EMU_A_SPDIF_SAMPLERATE</dfn>	0x76</u></td></tr>
<tr><th id="534">534</th><td><u>#define <dfn class="macro" id="_M/EMU_A_SPDIF_48000" data-ref="_M/EMU_A_SPDIF_48000">EMU_A_SPDIF_48000</dfn>	0x00000080</u></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/EMU_A_SPDIF_44100" data-ref="_M/EMU_A_SPDIF_44100">EMU_A_SPDIF_44100</dfn>	0x00000000</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/EMU_A_SPDIF_96000" data-ref="_M/EMU_A_SPDIF_96000">EMU_A_SPDIF_96000</dfn>	0x00000040</u></td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/EMU_A2_SPDIF_SAMPLERATE" data-ref="_M/EMU_A2_SPDIF_SAMPLERATE">EMU_A2_SPDIF_SAMPLERATE</dfn>	EMU_MKSUBREG(3, 9, EMU_A_SPDIF_SAMPLERATE)</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/EMU_A2_SPDIF_MASK" data-ref="_M/EMU_A2_SPDIF_MASK">EMU_A2_SPDIF_MASK</dfn>	0x00000e00</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/EMU_A2_SPDIF_UNKNOWN" data-ref="_M/EMU_A2_SPDIF_UNKNOWN">EMU_A2_SPDIF_UNKNOWN</dfn>	0x2</u></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXRT2" data-ref="_M/EMU_A_CHAN_FXRT2">EMU_A_CHAN_FXRT2</dfn>		0x7c</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXRT_CHANNELE" data-ref="_M/EMU_A_CHAN_FXRT_CHANNELE">EMU_A_CHAN_FXRT_CHANNELE</dfn>	0x0000003f</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXRT_CHANNELF" data-ref="_M/EMU_A_CHAN_FXRT_CHANNELF">EMU_A_CHAN_FXRT_CHANNELF</dfn>	0x00003f00</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXRT_CHANNELG" data-ref="_M/EMU_A_CHAN_FXRT_CHANNELG">EMU_A_CHAN_FXRT_CHANNELG</dfn>	0x003f0000</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXRT_CHANNELH" data-ref="_M/EMU_A_CHAN_FXRT_CHANNELH">EMU_A_CHAN_FXRT_CHANNELH</dfn>	0x3f000000</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_SENDAMOUNTS" data-ref="_M/EMU_A_CHAN_SENDAMOUNTS">EMU_A_CHAN_SENDAMOUNTS</dfn>		0x7d</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXSENDAMOUNTS_E_MASK" data-ref="_M/EMU_A_CHAN_FXSENDAMOUNTS_E_MASK">EMU_A_CHAN_FXSENDAMOUNTS_E_MASK</dfn>	0xff000000</u></td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXSENDAMOUNTS_F_MASK" data-ref="_M/EMU_A_CHAN_FXSENDAMOUNTS_F_MASK">EMU_A_CHAN_FXSENDAMOUNTS_F_MASK</dfn>	0x00ff0000</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXSENDAMOUNTS_G_MASK" data-ref="_M/EMU_A_CHAN_FXSENDAMOUNTS_G_MASK">EMU_A_CHAN_FXSENDAMOUNTS_G_MASK</dfn>	0x0000ff00</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXSENDAMOUNTS_H_MASK" data-ref="_M/EMU_A_CHAN_FXSENDAMOUNTS_H_MASK">EMU_A_CHAN_FXSENDAMOUNTS_H_MASK</dfn>	0x000000ff</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXRT1" data-ref="_M/EMU_A_CHAN_FXRT1">EMU_A_CHAN_FXRT1</dfn>		0x7e</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXRT_CHANNELA" data-ref="_M/EMU_A_CHAN_FXRT_CHANNELA">EMU_A_CHAN_FXRT_CHANNELA</dfn>	0x0000003f</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXRT_CHANNELB" data-ref="_M/EMU_A_CHAN_FXRT_CHANNELB">EMU_A_CHAN_FXRT_CHANNELB</dfn>	0x00003f00</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXRT_CHANNELC" data-ref="_M/EMU_A_CHAN_FXRT_CHANNELC">EMU_A_CHAN_FXRT_CHANNELC</dfn>	0x003f0000</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/EMU_A_CHAN_FXRT_CHANNELD" data-ref="_M/EMU_A_CHAN_FXRT_CHANNELD">EMU_A_CHAN_FXRT_CHANNELD</dfn>	0x3f000000</u></td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/EMU_FXGPREGBASE" data-ref="_M/EMU_FXGPREGBASE">EMU_FXGPREGBASE</dfn>		0x100</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/EMU_A_FXGPREGBASE" data-ref="_M/EMU_A_FXGPREGBASE">EMU_A_FXGPREGBASE</dfn>	0x400</u></td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/EMU_TANKMEMDATAREGBASE" data-ref="_M/EMU_TANKMEMDATAREGBASE">EMU_TANKMEMDATAREGBASE</dfn>	0x200</u></td></tr>
<tr><th id="561">561</th><td><u>#define  <dfn class="macro" id="_M/EMU_TANKMEMDATAREG_MASK" data-ref="_M/EMU_TANKMEMDATAREG_MASK">EMU_TANKMEMDATAREG_MASK</dfn>	0x000fffff</u></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/EMU_TANKMEMADDRREGBASE" data-ref="_M/EMU_TANKMEMADDRREGBASE">EMU_TANKMEMADDRREGBASE</dfn>	0x300</u></td></tr>
<tr><th id="564">564</th><td><u>#define  <dfn class="macro" id="_M/EMU_TANKMEMADDRREG_ADDR_MASK" data-ref="_M/EMU_TANKMEMADDRREG_ADDR_MASK">EMU_TANKMEMADDRREG_ADDR_MASK</dfn>	0x000fffff</u></td></tr>
<tr><th id="565">565</th><td><u>#define  <dfn class="macro" id="_M/EMU_TANKMEMADDRREG_CLEAR" data-ref="_M/EMU_TANKMEMADDRREG_CLEAR">EMU_TANKMEMADDRREG_CLEAR</dfn>	0x00800000</u></td></tr>
<tr><th id="566">566</th><td><u>#define  <dfn class="macro" id="_M/EMU_TANKMEMADDRREG_ALIGN" data-ref="_M/EMU_TANKMEMADDRREG_ALIGN">EMU_TANKMEMADDRREG_ALIGN</dfn>	0x00400000</u></td></tr>
<tr><th id="567">567</th><td><u>#define  <dfn class="macro" id="_M/EMU_TANKMEMADDRREG_WRITE" data-ref="_M/EMU_TANKMEMADDRREG_WRITE">EMU_TANKMEMADDRREG_WRITE</dfn>	0x00200000</u></td></tr>
<tr><th id="568">568</th><td><u>#define  <dfn class="macro" id="_M/EMU_TANKMEMADDRREG_READ" data-ref="_M/EMU_TANKMEMADDRREG_READ">EMU_TANKMEMADDRREG_READ</dfn>	0x00100000</u></td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><u>#define  <dfn class="macro" id="_M/EMU_MICROCODEBASE" data-ref="_M/EMU_MICROCODEBASE">EMU_MICROCODEBASE</dfn>	0x400</u></td></tr>
<tr><th id="571">571</th><td><u>#define  <dfn class="macro" id="_M/EMU_A_MICROCODEBASE" data-ref="_M/EMU_A_MICROCODEBASE">EMU_A_MICROCODEBASE</dfn>		0x600</u></td></tr>
<tr><th id="572">572</th><td><u>#define  <dfn class="macro" id="_M/EMU_DSP_LOWORD_OPX_MASK" data-ref="_M/EMU_DSP_LOWORD_OPX_MASK">EMU_DSP_LOWORD_OPX_MASK</dfn>	0x000ffc00</u></td></tr>
<tr><th id="573">573</th><td><u>#define  <dfn class="macro" id="_M/EMU_DSP_LOWORD_OPY_MASK" data-ref="_M/EMU_DSP_LOWORD_OPY_MASK">EMU_DSP_LOWORD_OPY_MASK</dfn>	0x000003ff</u></td></tr>
<tr><th id="574">574</th><td><u>#define  <dfn class="macro" id="_M/EMU_DSP_HIWORD_OPCODE_MASK" data-ref="_M/EMU_DSP_HIWORD_OPCODE_MASK">EMU_DSP_HIWORD_OPCODE_MASK</dfn>	0x00f00000</u></td></tr>
<tr><th id="575">575</th><td><u>#define  <dfn class="macro" id="_M/EMU_DSP_HIWORD_RESULT_MASK" data-ref="_M/EMU_DSP_HIWORD_RESULT_MASK">EMU_DSP_HIWORD_RESULT_MASK</dfn>	0x000ffc00</u></td></tr>
<tr><th id="576">576</th><td><u>#define  <dfn class="macro" id="_M/EMU_DSP_HIWORD_OPA_MASK" data-ref="_M/EMU_DSP_HIWORD_OPA_MASK">EMU_DSP_HIWORD_OPA_MASK</dfn>	0x000003ff</u></td></tr>
<tr><th id="577">577</th><td><u>#define  <dfn class="macro" id="_M/EMU_A_DSP_LOWORD_OPX_MASK" data-ref="_M/EMU_A_DSP_LOWORD_OPX_MASK">EMU_A_DSP_LOWORD_OPX_MASK</dfn>	0x007ff000</u></td></tr>
<tr><th id="578">578</th><td><u>#define  <dfn class="macro" id="_M/EMU_A_DSP_LOWORD_OPY_MASK" data-ref="_M/EMU_A_DSP_LOWORD_OPY_MASK">EMU_A_DSP_LOWORD_OPY_MASK</dfn>	0x000007ff</u></td></tr>
<tr><th id="579">579</th><td><u>#define  <dfn class="macro" id="_M/EMU_A_DSP_HIWORD_OPCODE_MASK" data-ref="_M/EMU_A_DSP_HIWORD_OPCODE_MASK">EMU_A_DSP_HIWORD_OPCODE_MASK</dfn>	0x0f000000</u></td></tr>
<tr><th id="580">580</th><td><u>#define  <dfn class="macro" id="_M/EMU_A_DSP_HIWORD_RESULT_MASK" data-ref="_M/EMU_A_DSP_HIWORD_RESULT_MASK">EMU_A_DSP_HIWORD_RESULT_MASK</dfn>	0x007ff000</u></td></tr>
<tr><th id="581">581</th><td><u>#define  <dfn class="macro" id="_M/EMU_A_DSP_HIWORD_OPA_MASK" data-ref="_M/EMU_A_DSP_HIWORD_OPA_MASK">EMU_A_DSP_HIWORD_OPA_MASK</dfn>	0x000007ff</u></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_MACS" data-ref="_M/EMU_DSP_OP_MACS">EMU_DSP_OP_MACS</dfn>		0x0</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_MACS1" data-ref="_M/EMU_DSP_OP_MACS1">EMU_DSP_OP_MACS1</dfn>	0x1</u></td></tr>
<tr><th id="585">585</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_MACW" data-ref="_M/EMU_DSP_OP_MACW">EMU_DSP_OP_MACW</dfn>		0x2</u></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_MACW1" data-ref="_M/EMU_DSP_OP_MACW1">EMU_DSP_OP_MACW1</dfn>	0x3</u></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_MACINTS" data-ref="_M/EMU_DSP_OP_MACINTS">EMU_DSP_OP_MACINTS</dfn>	0x4</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_MACINTW" data-ref="_M/EMU_DSP_OP_MACINTW">EMU_DSP_OP_MACINTW</dfn>	0x5</u></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_ACC3" data-ref="_M/EMU_DSP_OP_ACC3">EMU_DSP_OP_ACC3</dfn>		0x6</u></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_MACMV" data-ref="_M/EMU_DSP_OP_MACMV">EMU_DSP_OP_MACMV</dfn>	0x7</u></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_ANDXOR" data-ref="_M/EMU_DSP_OP_ANDXOR">EMU_DSP_OP_ANDXOR</dfn>	0x8</u></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_TSTNEG" data-ref="_M/EMU_DSP_OP_TSTNEG">EMU_DSP_OP_TSTNEG</dfn>	0x9</u></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_LIMIT" data-ref="_M/EMU_DSP_OP_LIMIT">EMU_DSP_OP_LIMIT</dfn>	0xA</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_LIMIT1" data-ref="_M/EMU_DSP_OP_LIMIT1">EMU_DSP_OP_LIMIT1</dfn>	0xB</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_LOG" data-ref="_M/EMU_DSP_OP_LOG">EMU_DSP_OP_LOG</dfn>		0xC</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_EXP" data-ref="_M/EMU_DSP_OP_EXP">EMU_DSP_OP_EXP</dfn>		0xD</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_INTERP" data-ref="_M/EMU_DSP_OP_INTERP">EMU_DSP_OP_INTERP</dfn>	0xE</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OP_SKIP" data-ref="_M/EMU_DSP_OP_SKIP">EMU_DSP_OP_SKIP</dfn>		0xF</u></td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_FX" data-ref="_M/EMU_DSP_FX">EMU_DSP_FX</dfn>(num)	(num)</u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_IOL" data-ref="_M/EMU_DSP_IOL">EMU_DSP_IOL</dfn>(base, num)	(base + (num &lt;&lt; 1))</u></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_IOR" data-ref="_M/EMU_DSP_IOR">EMU_DSP_IOR</dfn>(base, num)	(EMU_DSP_IOL(base, num) + 1)</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_INL_BASE" data-ref="_M/EMU_DSP_INL_BASE">EMU_DSP_INL_BASE</dfn>	0x010</u></td></tr>
<tr><th id="607">607</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_INL" data-ref="_M/EMU_DSP_INL">EMU_DSP_INL</dfn>(num)	(EMU_DSP_IOL(EMU_DSP_INL_BASE, num))</u></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_INR" data-ref="_M/EMU_DSP_INR">EMU_DSP_INR</dfn>(num)	(EMU_DSP_IOR(EMU_DSP_INL_BASE, num))</u></td></tr>
<tr><th id="609">609</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_INL_BASE" data-ref="_M/EMU_A_DSP_INL_BASE">EMU_A_DSP_INL_BASE</dfn>	0x040</u></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_INL" data-ref="_M/EMU_A_DSP_INL">EMU_A_DSP_INL</dfn>(num)	(EMU_DSP_IOL(EMU_A_DSP_INL_BASE, num))</u></td></tr>
<tr><th id="611">611</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_INR" data-ref="_M/EMU_A_DSP_INR">EMU_A_DSP_INR</dfn>(num)	(EMU_DSP_IOR(EMU_A_DSP_INL_BASE, num))</u></td></tr>
<tr><th id="612">612</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_IN_AC97" data-ref="_M/EMU_DSP_IN_AC97">EMU_DSP_IN_AC97</dfn>	0</u></td></tr>
<tr><th id="613">613</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_IN_CDSPDIF" data-ref="_M/EMU_DSP_IN_CDSPDIF">EMU_DSP_IN_CDSPDIF</dfn>	1</u></td></tr>
<tr><th id="614">614</th><td><u>#define  <dfn class="macro" id="_M/EMU_DSP_IN_ZOOM" data-ref="_M/EMU_DSP_IN_ZOOM">EMU_DSP_IN_ZOOM</dfn>	2</u></td></tr>
<tr><th id="615">615</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_IN_TOSOPT" data-ref="_M/EMU_DSP_IN_TOSOPT">EMU_DSP_IN_TOSOPT</dfn>	3</u></td></tr>
<tr><th id="616">616</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_IN_LVDLM1" data-ref="_M/EMU_DSP_IN_LVDLM1">EMU_DSP_IN_LVDLM1</dfn>	4</u></td></tr>
<tr><th id="617">617</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_IN_LVDCOS" data-ref="_M/EMU_DSP_IN_LVDCOS">EMU_DSP_IN_LVDCOS</dfn>	5</u></td></tr>
<tr><th id="618">618</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_IN_LVDLM2" data-ref="_M/EMU_DSP_IN_LVDLM2">EMU_DSP_IN_LVDLM2</dfn>	6</u></td></tr>
<tr><th id="619">619</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_IN_UNKNOWN" data-ref="_M/EMU_DSP_IN_UNKNOWN">EMU_DSP_IN_UNKNOWN</dfn>	7</u></td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OUTL_BASE" data-ref="_M/EMU_DSP_OUTL_BASE">EMU_DSP_OUTL_BASE</dfn>	0x020</u></td></tr>
<tr><th id="622">622</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OUTL" data-ref="_M/EMU_DSP_OUTL">EMU_DSP_OUTL</dfn>(num)	(EMU_DSP_IOL(EMU_DSP_OUTL_BASE, num))</u></td></tr>
<tr><th id="623">623</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OUTR" data-ref="_M/EMU_DSP_OUTR">EMU_DSP_OUTR</dfn>(num)	(EMU_DSP_IOR(EMU_DSP_OUTL_BASE, num))</u></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OUT_A_FRONT" data-ref="_M/EMU_DSP_OUT_A_FRONT">EMU_DSP_OUT_A_FRONT</dfn>	0</u></td></tr>
<tr><th id="625">625</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OUT_D_FRONT" data-ref="_M/EMU_DSP_OUT_D_FRONT">EMU_DSP_OUT_D_FRONT</dfn>	1</u></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OUT_D_CENTER" data-ref="_M/EMU_DSP_OUT_D_CENTER">EMU_DSP_OUT_D_CENTER</dfn>	2</u></td></tr>
<tr><th id="627">627</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OUT_DRIVE_HP" data-ref="_M/EMU_DSP_OUT_DRIVE_HP">EMU_DSP_OUT_DRIVE_HP</dfn>	3</u></td></tr>
<tr><th id="628">628</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OUT_AD_REAR" data-ref="_M/EMU_DSP_OUT_AD_REAR">EMU_DSP_OUT_AD_REAR</dfn>	4</u></td></tr>
<tr><th id="629">629</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OUT_ADC" data-ref="_M/EMU_DSP_OUT_ADC">EMU_DSP_OUT_ADC</dfn>		5</u></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_OUTL_MIC" data-ref="_M/EMU_DSP_OUTL_MIC">EMU_DSP_OUTL_MIC</dfn>	6</u></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_OUTL_BASE" data-ref="_M/EMU_A_DSP_OUTL_BASE">EMU_A_DSP_OUTL_BASE</dfn>	0x060</u></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_OUTL" data-ref="_M/EMU_A_DSP_OUTL">EMU_A_DSP_OUTL</dfn>(num)	(EMU_DSP_IOL(EMU_A_DSP_OUTL_BASE, num))</u></td></tr>
<tr><th id="634">634</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_OUTR" data-ref="_M/EMU_A_DSP_OUTR">EMU_A_DSP_OUTR</dfn>(num)	(EMU_DSP_IOR(EMU_A_DSP_OUTL_BASE, num))</u></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_OUT_D_FRONT" data-ref="_M/EMU_A_DSP_OUT_D_FRONT">EMU_A_DSP_OUT_D_FRONT</dfn>	0</u></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_OUT_D_CENTER" data-ref="_M/EMU_A_DSP_OUT_D_CENTER">EMU_A_DSP_OUT_D_CENTER</dfn>	1</u></td></tr>
<tr><th id="637">637</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_OUT_DRIVE_HP" data-ref="_M/EMU_A_DSP_OUT_DRIVE_HP">EMU_A_DSP_OUT_DRIVE_HP</dfn>	2</u></td></tr>
<tr><th id="638">638</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_OUT_DREAR" data-ref="_M/EMU_A_DSP_OUT_DREAR">EMU_A_DSP_OUT_DREAR</dfn>	3</u></td></tr>
<tr><th id="639">639</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_OUT_A_FRONT" data-ref="_M/EMU_A_DSP_OUT_A_FRONT">EMU_A_DSP_OUT_A_FRONT</dfn>	4</u></td></tr>
<tr><th id="640">640</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_OUT_A_CENTER" data-ref="_M/EMU_A_DSP_OUT_A_CENTER">EMU_A_DSP_OUT_A_CENTER</dfn>	5</u></td></tr>
<tr><th id="641">641</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_OUT_A_REAR" data-ref="_M/EMU_A_DSP_OUT_A_REAR">EMU_A_DSP_OUT_A_REAR</dfn>	7</u></td></tr>
<tr><th id="642">642</th><td><u>#define <dfn class="macro" id="_M/EMU_A_DSP_OUT_ADC" data-ref="_M/EMU_A_DSP_OUT_ADC">EMU_A_DSP_OUT_ADC</dfn>	11</u></td></tr>
<tr><th id="643">643</th><td></td></tr>
<tr><th id="644">644</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_CST_BASE" data-ref="_M/EMU_DSP_CST_BASE">EMU_DSP_CST_BASE</dfn>	0x40</u></td></tr>
<tr><th id="645">645</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_CST_BASE" data-ref="_M/EMU_A_DSP_CST_BASE">EMU_A_DSP_CST_BASE</dfn>	0xc0</u></td></tr>
<tr><th id="646">646</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_CST" data-ref="_M/EMU_DSP_CST">EMU_DSP_CST</dfn>(num)	(EMU_DSP_CST_BASE + num)</u></td></tr>
<tr><th id="647">647</th><td><u>#define	<dfn class="macro" id="_M/EMU_A_DSP_CST" data-ref="_M/EMU_A_DSP_CST">EMU_A_DSP_CST</dfn>(num)	(EMU_A_DSP_CST_BASE + num)</u></td></tr>
<tr><th id="648">648</th><td><i>/*</i></td></tr>
<tr><th id="649">649</th><td><i>00	= 0x00000000</i></td></tr>
<tr><th id="650">650</th><td><i>01	= 0x00000001</i></td></tr>
<tr><th id="651">651</th><td><i>02	= 0x00000002</i></td></tr>
<tr><th id="652">652</th><td><i>03	= 0x00000003</i></td></tr>
<tr><th id="653">653</th><td><i>04	= 0x00000004</i></td></tr>
<tr><th id="654">654</th><td><i>05	= 0x00000008</i></td></tr>
<tr><th id="655">655</th><td><i>06	= 0x00000010</i></td></tr>
<tr><th id="656">656</th><td><i>07	= 0x00000020</i></td></tr>
<tr><th id="657">657</th><td><i>08	= 0x00000100</i></td></tr>
<tr><th id="658">658</th><td><i>09	= 0x00010000</i></td></tr>
<tr><th id="659">659</th><td><i>0A	= 0x00080000</i></td></tr>
<tr><th id="660">660</th><td><i>0B	= 0x10000000</i></td></tr>
<tr><th id="661">661</th><td><i>0C	= 0x20000000</i></td></tr>
<tr><th id="662">662</th><td><i>0D	= 0x40000000</i></td></tr>
<tr><th id="663">663</th><td><i>0E	= 0x80000000</i></td></tr>
<tr><th id="664">664</th><td><i>0F	= 0x7FFFFFFF</i></td></tr>
<tr><th id="665">665</th><td><i>10	= 0xFFFFFFFF</i></td></tr>
<tr><th id="666">666</th><td><i>11	= 0xFFFFFFFE</i></td></tr>
<tr><th id="667">667</th><td><i>12	= 0xC0000000</i></td></tr>
<tr><th id="668">668</th><td><i>13	= 0x4F1BBCDC</i></td></tr>
<tr><th id="669">669</th><td><i>14	= 0x5A7EF9DB</i></td></tr>
<tr><th id="670">670</th><td><i>15	= 0x00100000</i></td></tr>
<tr><th id="671">671</th><td><i>*/</i></td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_HWR_ACC" data-ref="_M/EMU_DSP_HWR_ACC">EMU_DSP_HWR_ACC</dfn>		0x056</u></td></tr>
<tr><th id="674">674</th><td><u>#define <dfn class="macro" id="_M/EMU_DSP_HWR_CCR" data-ref="_M/EMU_DSP_HWR_CCR">EMU_DSP_HWR_CCR</dfn>		0x057</u></td></tr>
<tr><th id="675">675</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_HWR_CCR_S" data-ref="_M/EMU_DSP_HWR_CCR_S">EMU_DSP_HWR_CCR_S</dfn>	0x04</u></td></tr>
<tr><th id="676">676</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_HWR_CCR_Z" data-ref="_M/EMU_DSP_HWR_CCR_Z">EMU_DSP_HWR_CCR_Z</dfn>	0x03</u></td></tr>
<tr><th id="677">677</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_HWR_CCR_M" data-ref="_M/EMU_DSP_HWR_CCR_M">EMU_DSP_HWR_CCR_M</dfn>	0x02</u></td></tr>
<tr><th id="678">678</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_HWR_CCR_N" data-ref="_M/EMU_DSP_HWR_CCR_N">EMU_DSP_HWR_CCR_N</dfn>	0x01</u></td></tr>
<tr><th id="679">679</th><td><u>#define	 <dfn class="macro" id="_M/EMU_DSP_HWR_CCR_B" data-ref="_M/EMU_DSP_HWR_CCR_B">EMU_DSP_HWR_CCR_B</dfn>	0x00</u></td></tr>
<tr><th id="680">680</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_HWR_NOISE0" data-ref="_M/EMU_DSP_HWR_NOISE0">EMU_DSP_HWR_NOISE0</dfn>	0x058</u></td></tr>
<tr><th id="681">681</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_HWR_NOISE1" data-ref="_M/EMU_DSP_HWR_NOISE1">EMU_DSP_HWR_NOISE1</dfn>	0x059</u></td></tr>
<tr><th id="682">682</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_HWR_INTR" data-ref="_M/EMU_DSP_HWR_INTR">EMU_DSP_HWR_INTR</dfn>	0x05A</u></td></tr>
<tr><th id="683">683</th><td><u>#define	<dfn class="macro" id="_M/EMU_DSP_HWR_DBAC" data-ref="_M/EMU_DSP_HWR_DBAC">EMU_DSP_HWR_DBAC</dfn>	0x05B</u></td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><u>#define <dfn class="macro" id="_M/EMU_DSP_GPR" data-ref="_M/EMU_DSP_GPR">EMU_DSP_GPR</dfn>(num)	(EMU_FXGPREGBASE + num)</u></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/EMU_A_DSP_GPR" data-ref="_M/EMU_A_DSP_GPR">EMU_A_DSP_GPR</dfn>(num)	(EMU_A_FXGPREGBASE + num)</u></td></tr>
<tr><th id="687">687</th><td></td></tr>
<tr><th id="688">688</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_PCI_EMUXKIREG_H_ */</u></td></tr>
<tr><th id="689">689</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='emuxki.c.html'>netbsd/sys/dev/pci/emuxki.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
