// Seed: 3171266326
macromodule module_0 (
    output tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    input uwire id_4,
    input wire id_5,
    input tri1 id_6,
    output wire id_7,
    output wire id_8
);
  wire id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  assign id_3 = 1;
  id_18(
      .id_0(id_3),
      .id_1(1'd0 == id_7),
      .sum(id_2),
      .id_2(id_3),
      .id_3(1),
      .id_4(1),
      .id_5(1),
      .id_6(id_6),
      .id_7(1),
      .id_8(1),
      .id_9(id_1),
      .id_10(),
      .id_11(!id_3),
      .id_12(id_16),
      .id_13()
  );
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    output wire id_3,
    output tri0 id_4,
    output tri1 id_5,
    output supply0 id_6,
    output tri1 id_7,
    output wor id_8,
    output tri0 id_9
    , id_22,
    output supply1 id_10,
    input tri id_11,
    input tri0 id_12,
    output wor id_13,
    output supply0 id_14,
    input uwire id_15,
    output tri0 id_16,
    input tri1 id_17,
    input logic id_18,
    output tri id_19,
    input tri0 id_20
);
  reg id_23, id_24;
  id_25(
      .id_0(""), .id_1(1), .id_2(1), .id_3(id_20), .id_4(id_19 == 1)
  );
  wire id_26;
  wire id_27;
  always @(~(id_22) & 1) id_23 <= id_18;
  module_0(
      id_19, id_11, id_1, id_14, id_12, id_17, id_11, id_14, id_10
  );
  wire  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ;
endmodule
