

================================================================
== Vitis HLS Report for 'accelerator_1437_Pipeline_VITIS_LOOP_44_1'
================================================================
* Date:           Sat Apr 12 12:18:46 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.724 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_1  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.72>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_40 = alloca i32 1" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 4 'alloca' 'i_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%transposed_6_06 = alloca i32 1"   --->   Operation 5 'alloca' 'transposed_6_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%transposed_5_07 = alloca i32 1"   --->   Operation 6 'alloca' 'transposed_5_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%transposed_4_08 = alloca i32 1"   --->   Operation 7 'alloca' 'transposed_4_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%transposed_09 = alloca i32 1"   --->   Operation 8 'alloca' 'transposed_09' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%result_l2_13_load_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %result_l2_13_load"   --->   Operation 9 'read' 'result_l2_13_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%result_l2_12_load_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %result_l2_12_load"   --->   Operation 10 'read' 'result_l2_12_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%result_l2_11_load_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %result_l2_11_load"   --->   Operation 11 'read' 'result_l2_11_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%result_l2_load_read = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %result_l2_load"   --->   Operation 12 'read' 'result_l2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln44 = store i3 0, i3 %i_40" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 13 'store' 'store_ln44' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln44 = br void %VITIS_LOOP_45_2.i.i" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 14 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = load i3 %i_40" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 15 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.74ns)   --->   "%icmp_ln44 = icmp_eq  i3 %i, i3 4" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 16 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.74ns)   --->   "%i_41 = add i3 %i, i3 1" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 17 'add' 'i_41' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %VITIS_LOOP_45_2.i.i.split, void %_Z9transposeILm4ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT_EEXT0_EERKS0_IS0_IS4_XT0_EEXT_EE.exit.i" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 18 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i3 %i" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 19 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 20 'specpipeline' 'specpipeline_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_93" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 22 'specloopname' 'specloopname_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.60ns)   --->   "%input_T = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %result_l2_load_read, i2 1, i25 %result_l2_11_load_read, i2 2, i25 %result_l2_12_load_read, i2 3, i25 %result_l2_13_load_read, i25 0, i2 %trunc_ln44" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 23 'sparsemux' 'input_T' <Predicate = (!icmp_ln44)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.03ns)   --->   "%switch_ln46 = switch i2 %trunc_ln44, void %call7.0.0.0.i.i125.case.3, i2 0, void %VITIS_LOOP_45_2.i.i.split.call7.0.0.0.i.i125.exit_crit_edge, i2 1, void %call7.0.0.0.i.i125.case.1, i2 2, void %call7.0.0.0.i.i125.case.2" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 24 'switch' 'switch_ln46' <Predicate = (!icmp_ln44)> <Delay = 1.03>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %input_T, i25 %transposed_5_07" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 25 'store' 'store_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 2)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i.i125.exit" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 26 'br' 'br_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 2)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %input_T, i25 %transposed_4_08" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 27 'store' 'store_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 1)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i.i125.exit" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 28 'br' 'br_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %input_T, i25 %transposed_09" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 29 'store' 'store_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 0)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i.i125.exit" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 30 'br' 'br_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 0)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln46 = store i25 %input_T, i25 %transposed_6_06" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 31 'store' 'store_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 3)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln46 = br void %call7.0.0.0.i.i125.exit" [../layer.h:46->../layer.h:232->../accelerator.h:152]   --->   Operation 32 'br' 'br_ln46' <Predicate = (!icmp_ln44 & trunc_ln44 == 3)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.48ns)   --->   "%store_ln44 = store i3 %i_41, i3 %i_40" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 33 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.48>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln44 = br void %VITIS_LOOP_45_2.i.i" [../layer.h:44->../layer.h:232->../accelerator.h:152]   --->   Operation 34 'br' 'br_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%transposed_6_06_load = load i25 %transposed_6_06"   --->   Operation 35 'load' 'transposed_6_06_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%transposed_5_07_load = load i25 %transposed_5_07"   --->   Operation 36 'load' 'transposed_5_07_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%transposed_4_08_load = load i25 %transposed_4_08"   --->   Operation 37 'load' 'transposed_4_08_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%transposed_09_load = load i25 %transposed_09"   --->   Operation 38 'load' 'transposed_09_load' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %input_T_load_out, i25 %transposed_09_load"   --->   Operation 39 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %input_T_6_load_out, i25 %transposed_4_08_load"   --->   Operation 40 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %input_T_9_load_1_out, i25 %transposed_5_07_load"   --->   Operation 41 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i25P0A, i25 %input_T_12_load_out, i25 %transposed_6_06_load"   --->   Operation 42 'write' 'write_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.000ns.

 <State 1>: 1.724ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln44', ../layer.h:44->../layer.h:232->../accelerator.h:152) of constant 0 on local variable 'i', ../layer.h:44->../layer.h:232->../accelerator.h:152 [18]  (0.489 ns)
	'load' operation 3 bit ('i', ../layer.h:44->../layer.h:232->../accelerator.h:152) on local variable 'i', ../layer.h:44->../layer.h:232->../accelerator.h:152 [21]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln44', ../layer.h:44->../layer.h:232->../accelerator.h:152) [22]  (0.746 ns)
	'store' operation 0 bit ('store_ln44', ../layer.h:44->../layer.h:232->../accelerator.h:152) of variable 'i', ../layer.h:44->../layer.h:232->../accelerator.h:152 on local variable 'i', ../layer.h:44->../layer.h:232->../accelerator.h:152 [45]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
