/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* pinUp */
#define pinUp__0__INTTYPE CYREG_PICU0_INTTYPE5
#define pinUp__0__MASK 0x20u
#define pinUp__0__PC CYREG_PRT0_PC5
#define pinUp__0__PORT 0u
#define pinUp__0__SHIFT 5u
#define pinUp__AG CYREG_PRT0_AG
#define pinUp__AMUX CYREG_PRT0_AMUX
#define pinUp__BIE CYREG_PRT0_BIE
#define pinUp__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinUp__BYP CYREG_PRT0_BYP
#define pinUp__CTL CYREG_PRT0_CTL
#define pinUp__DM0 CYREG_PRT0_DM0
#define pinUp__DM1 CYREG_PRT0_DM1
#define pinUp__DM2 CYREG_PRT0_DM2
#define pinUp__DR CYREG_PRT0_DR
#define pinUp__INP_DIS CYREG_PRT0_INP_DIS
#define pinUp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinUp__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinUp__LCD_EN CYREG_PRT0_LCD_EN
#define pinUp__MASK 0x20u
#define pinUp__PORT 0u
#define pinUp__PRT CYREG_PRT0_PRT
#define pinUp__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinUp__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinUp__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinUp__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinUp__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinUp__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinUp__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinUp__PS CYREG_PRT0_PS
#define pinUp__SHIFT 5u
#define pinUp__SLW CYREG_PRT0_SLW

/* clkPWM */
#define clkPWM__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define clkPWM__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define clkPWM__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define clkPWM__CFG2_SRC_SEL_MASK 0x07u
#define clkPWM__INDEX 0x02u
#define clkPWM__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clkPWM__PM_ACT_MSK 0x04u
#define clkPWM__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clkPWM__PM_STBY_MSK 0x04u

/* pinPWM */
#define pinPWM__0__INTTYPE CYREG_PICU12_INTTYPE7
#define pinPWM__0__MASK 0x80u
#define pinPWM__0__PC CYREG_PRT12_PC7
#define pinPWM__0__PORT 12u
#define pinPWM__0__SHIFT 7u
#define pinPWM__AG CYREG_PRT12_AG
#define pinPWM__BIE CYREG_PRT12_BIE
#define pinPWM__BIT_MASK CYREG_PRT12_BIT_MASK
#define pinPWM__BYP CYREG_PRT12_BYP
#define pinPWM__DM0 CYREG_PRT12_DM0
#define pinPWM__DM1 CYREG_PRT12_DM1
#define pinPWM__DM2 CYREG_PRT12_DM2
#define pinPWM__DR CYREG_PRT12_DR
#define pinPWM__INP_DIS CYREG_PRT12_INP_DIS
#define pinPWM__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define pinPWM__MASK 0x80u
#define pinPWM__PORT 12u
#define pinPWM__PRT CYREG_PRT12_PRT
#define pinPWM__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define pinPWM__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define pinPWM__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define pinPWM__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define pinPWM__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define pinPWM__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define pinPWM__PS CYREG_PRT12_PS
#define pinPWM__SHIFT 7u
#define pinPWM__SIO_CFG CYREG_PRT12_SIO_CFG
#define pinPWM__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define pinPWM__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define pinPWM__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define pinPWM__SLW CYREG_PRT12_SLW

/* pwmFan */
#define pwmFan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define pwmFan_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define pwmFan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define pwmFan_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define pwmFan_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define pwmFan_PWMUDB_genblk1_ctrlreg__7__POS 7
#define pwmFan_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define pwmFan_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwmFan_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define pwmFan_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define pwmFan_PWMUDB_genblk8_stsreg__0__POS 0
#define pwmFan_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define pwmFan_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define pwmFan_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define pwmFan_PWMUDB_genblk8_stsreg__2__POS 2
#define pwmFan_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define pwmFan_PWMUDB_genblk8_stsreg__3__POS 3
#define pwmFan_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define pwmFan_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define pwmFan_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwmFan_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwmFan_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define pwmFan_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define pwmFan_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define pwmFan_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define pwmFan_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define pwmFan_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define pwmFan_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define pwmFan_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define pwmFan_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define pwmFan_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define pwmFan_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define pwmFan_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define pwmFan_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB07_A0
#define pwmFan_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB07_A1
#define pwmFan_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define pwmFan_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB07_D0
#define pwmFan_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB07_D1
#define pwmFan_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define pwmFan_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define pwmFan_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB07_F0
#define pwmFan_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB07_F1
#define pwmFan_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define pwmFan_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* adcVFan */
#define adcVFan_DEC__COHER CYREG_DEC_COHER
#define adcVFan_DEC__CR CYREG_DEC_CR
#define adcVFan_DEC__DR1 CYREG_DEC_DR1
#define adcVFan_DEC__DR2 CYREG_DEC_DR2
#define adcVFan_DEC__DR2H CYREG_DEC_DR2H
#define adcVFan_DEC__GCOR CYREG_DEC_GCOR
#define adcVFan_DEC__GCORH CYREG_DEC_GCORH
#define adcVFan_DEC__GVAL CYREG_DEC_GVAL
#define adcVFan_DEC__OCOR CYREG_DEC_OCOR
#define adcVFan_DEC__OCORH CYREG_DEC_OCORH
#define adcVFan_DEC__OCORM CYREG_DEC_OCORM
#define adcVFan_DEC__OUTSAMP CYREG_DEC_OUTSAMP
#define adcVFan_DEC__OUTSAMPH CYREG_DEC_OUTSAMPH
#define adcVFan_DEC__OUTSAMPM CYREG_DEC_OUTSAMPM
#define adcVFan_DEC__OUTSAMPS CYREG_DEC_OUTSAMPS
#define adcVFan_DEC__PM_ACT_CFG CYREG_PM_ACT_CFG10
#define adcVFan_DEC__PM_ACT_MSK 0x01u
#define adcVFan_DEC__PM_STBY_CFG CYREG_PM_STBY_CFG10
#define adcVFan_DEC__PM_STBY_MSK 0x01u
#define adcVFan_DEC__SHIFT1 CYREG_DEC_SHIFT1
#define adcVFan_DEC__SHIFT2 CYREG_DEC_SHIFT2
#define adcVFan_DEC__SR CYREG_DEC_SR
#define adcVFan_DEC__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DEC_M1
#define adcVFan_DEC__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DEC_M2
#define adcVFan_DEC__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DEC_M3
#define adcVFan_DEC__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DEC_M4
#define adcVFan_DEC__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DEC_M5
#define adcVFan_DEC__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DEC_M6
#define adcVFan_DEC__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DEC_M7
#define adcVFan_DEC__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DEC_M8
#define adcVFan_DSM__BUF0 CYREG_DSM0_BUF0
#define adcVFan_DSM__BUF1 CYREG_DSM0_BUF1
#define adcVFan_DSM__BUF2 CYREG_DSM0_BUF2
#define adcVFan_DSM__BUF3 CYREG_DSM0_BUF3
#define adcVFan_DSM__CLK CYREG_DSM0_CLK
#define adcVFan_DSM__CR0 CYREG_DSM0_CR0
#define adcVFan_DSM__CR1 CYREG_DSM0_CR1
#define adcVFan_DSM__CR10 CYREG_DSM0_CR10
#define adcVFan_DSM__CR11 CYREG_DSM0_CR11
#define adcVFan_DSM__CR12 CYREG_DSM0_CR12
#define adcVFan_DSM__CR13 CYREG_DSM0_CR13
#define adcVFan_DSM__CR14 CYREG_DSM0_CR14
#define adcVFan_DSM__CR15 CYREG_DSM0_CR15
#define adcVFan_DSM__CR16 CYREG_DSM0_CR16
#define adcVFan_DSM__CR17 CYREG_DSM0_CR17
#define adcVFan_DSM__CR2 CYREG_DSM0_CR2
#define adcVFan_DSM__CR3 CYREG_DSM0_CR3
#define adcVFan_DSM__CR4 CYREG_DSM0_CR4
#define adcVFan_DSM__CR5 CYREG_DSM0_CR5
#define adcVFan_DSM__CR6 CYREG_DSM0_CR6
#define adcVFan_DSM__CR7 CYREG_DSM0_CR7
#define adcVFan_DSM__CR8 CYREG_DSM0_CR8
#define adcVFan_DSM__CR9 CYREG_DSM0_CR9
#define adcVFan_DSM__DEM0 CYREG_DSM0_DEM0
#define adcVFan_DSM__DEM1 CYREG_DSM0_DEM1
#define adcVFan_DSM__MISC CYREG_DSM0_MISC
#define adcVFan_DSM__OUT0 CYREG_DSM0_OUT0
#define adcVFan_DSM__OUT1 CYREG_DSM0_OUT1
#define adcVFan_DSM__REF0 CYREG_DSM0_REF0
#define adcVFan_DSM__REF1 CYREG_DSM0_REF1
#define adcVFan_DSM__REF2 CYREG_DSM0_REF2
#define adcVFan_DSM__REF3 CYREG_DSM0_REF3
#define adcVFan_DSM__RSVD1 CYREG_DSM0_RSVD1
#define adcVFan_DSM__SW0 CYREG_DSM0_SW0
#define adcVFan_DSM__SW2 CYREG_DSM0_SW2
#define adcVFan_DSM__SW3 CYREG_DSM0_SW3
#define adcVFan_DSM__SW4 CYREG_DSM0_SW4
#define adcVFan_DSM__SW6 CYREG_DSM0_SW6
#define adcVFan_DSM__TR0 CYREG_NPUMP_DSM_TR0
#define adcVFan_DSM__TST0 CYREG_DSM0_TST0
#define adcVFan_DSM__TST1 CYREG_DSM0_TST1
#define adcVFan_Ext_CP_Clk__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define adcVFan_Ext_CP_Clk__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define adcVFan_Ext_CP_Clk__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define adcVFan_Ext_CP_Clk__CFG2_SRC_SEL_MASK 0x07u
#define adcVFan_Ext_CP_Clk__INDEX 0x00u
#define adcVFan_Ext_CP_Clk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define adcVFan_Ext_CP_Clk__PM_ACT_MSK 0x01u
#define adcVFan_Ext_CP_Clk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define adcVFan_Ext_CP_Clk__PM_STBY_MSK 0x01u
#define adcVFan_IRQ__ES2_PATCH 0u
#define adcVFan_IRQ__INTC_CLR_EN_REG CYREG_INTC_CLR_EN3
#define adcVFan_IRQ__INTC_CLR_PD_REG CYREG_INTC_CLR_PD3
#define adcVFan_IRQ__INTC_MASK 0x20u
#define adcVFan_IRQ__INTC_NUMBER 29u
#define adcVFan_IRQ__INTC_PRIOR_NUM 7u
#define adcVFan_IRQ__INTC_PRIOR_REG CYREG_INTC_PRIOR29
#define adcVFan_IRQ__INTC_SET_EN_REG CYREG_INTC_SET_EN3
#define adcVFan_IRQ__INTC_SET_PD_REG CYREG_INTC_SET_PD3
#define adcVFan_IRQ__INTC_VECT (CYREG_INTC_VECT_MBASE+0x3Au)
#define adcVFan_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define adcVFan_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define adcVFan_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define adcVFan_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define adcVFan_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define adcVFan_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define adcVFan_theACLK__INDEX 0x00u
#define adcVFan_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define adcVFan_theACLK__PM_ACT_MSK 0x01u
#define adcVFan_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define adcVFan_theACLK__PM_STBY_MSK 0x01u

/* clkPWM2 */
#define clkPWM2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define clkPWM2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define clkPWM2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define clkPWM2__CFG2_SRC_SEL_MASK 0x07u
#define clkPWM2__INDEX 0x01u
#define clkPWM2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clkPWM2__PM_ACT_MSK 0x02u
#define clkPWM2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clkPWM2__PM_STBY_MSK 0x02u

/* pinDown */
#define pinDown__0__INTTYPE CYREG_PICU0_INTTYPE6
#define pinDown__0__MASK 0x40u
#define pinDown__0__PC CYREG_PRT0_PC6
#define pinDown__0__PORT 0u
#define pinDown__0__SHIFT 6u
#define pinDown__AG CYREG_PRT0_AG
#define pinDown__AMUX CYREG_PRT0_AMUX
#define pinDown__BIE CYREG_PRT0_BIE
#define pinDown__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinDown__BYP CYREG_PRT0_BYP
#define pinDown__CTL CYREG_PRT0_CTL
#define pinDown__DM0 CYREG_PRT0_DM0
#define pinDown__DM1 CYREG_PRT0_DM1
#define pinDown__DM2 CYREG_PRT0_DM2
#define pinDown__DR CYREG_PRT0_DR
#define pinDown__INP_DIS CYREG_PRT0_INP_DIS
#define pinDown__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinDown__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinDown__LCD_EN CYREG_PRT0_LCD_EN
#define pinDown__MASK 0x40u
#define pinDown__PORT 0u
#define pinDown__PRT CYREG_PRT0_PRT
#define pinDown__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinDown__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinDown__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinDown__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinDown__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinDown__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinDown__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinDown__PS CYREG_PRT0_PS
#define pinDown__SHIFT 6u
#define pinDown__SLW CYREG_PRT0_SLW

/* pinMode */
#define pinMode__0__INTTYPE CYREG_PICU15_INTTYPE5
#define pinMode__0__MASK 0x20u
#define pinMode__0__PC CYREG_IO_PC_PRT15_PC5
#define pinMode__0__PORT 15u
#define pinMode__0__SHIFT 5u
#define pinMode__AG CYREG_PRT15_AG
#define pinMode__AMUX CYREG_PRT15_AMUX
#define pinMode__BIE CYREG_PRT15_BIE
#define pinMode__BIT_MASK CYREG_PRT15_BIT_MASK
#define pinMode__BYP CYREG_PRT15_BYP
#define pinMode__CTL CYREG_PRT15_CTL
#define pinMode__DM0 CYREG_PRT15_DM0
#define pinMode__DM1 CYREG_PRT15_DM1
#define pinMode__DM2 CYREG_PRT15_DM2
#define pinMode__DR CYREG_PRT15_DR
#define pinMode__INP_DIS CYREG_PRT15_INP_DIS
#define pinMode__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define pinMode__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define pinMode__LCD_EN CYREG_PRT15_LCD_EN
#define pinMode__MASK 0x20u
#define pinMode__PORT 15u
#define pinMode__PRT CYREG_PRT15_PRT
#define pinMode__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define pinMode__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define pinMode__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define pinMode__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define pinMode__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define pinMode__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define pinMode__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define pinMode__PS CYREG_PRT15_PS
#define pinMode__SHIFT 5u
#define pinMode__SLW CYREG_PRT15_SLW

/* pinPWM2 */
#define pinPWM2__0__INTTYPE CYREG_PICU3_INTTYPE3
#define pinPWM2__0__MASK 0x08u
#define pinPWM2__0__PC CYREG_PRT3_PC3
#define pinPWM2__0__PORT 3u
#define pinPWM2__0__SHIFT 3u
#define pinPWM2__AG CYREG_PRT3_AG
#define pinPWM2__AMUX CYREG_PRT3_AMUX
#define pinPWM2__BIE CYREG_PRT3_BIE
#define pinPWM2__BIT_MASK CYREG_PRT3_BIT_MASK
#define pinPWM2__BYP CYREG_PRT3_BYP
#define pinPWM2__CTL CYREG_PRT3_CTL
#define pinPWM2__DM0 CYREG_PRT3_DM0
#define pinPWM2__DM1 CYREG_PRT3_DM1
#define pinPWM2__DM2 CYREG_PRT3_DM2
#define pinPWM2__DR CYREG_PRT3_DR
#define pinPWM2__INP_DIS CYREG_PRT3_INP_DIS
#define pinPWM2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pinPWM2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pinPWM2__LCD_EN CYREG_PRT3_LCD_EN
#define pinPWM2__MASK 0x08u
#define pinPWM2__PORT 3u
#define pinPWM2__PRT CYREG_PRT3_PRT
#define pinPWM2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pinPWM2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pinPWM2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pinPWM2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pinPWM2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pinPWM2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pinPWM2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pinPWM2__PS CYREG_PRT3_PS
#define pinPWM2__SHIFT 3u
#define pinPWM2__SLW CYREG_PRT3_SLW

/* pinVFan */
#define pinVFan__0__INTTYPE CYREG_PICU3_INTTYPE2
#define pinVFan__0__MASK 0x04u
#define pinVFan__0__PC CYREG_PRT3_PC2
#define pinVFan__0__PORT 3u
#define pinVFan__0__SHIFT 2u
#define pinVFan__AG CYREG_PRT3_AG
#define pinVFan__AMUX CYREG_PRT3_AMUX
#define pinVFan__BIE CYREG_PRT3_BIE
#define pinVFan__BIT_MASK CYREG_PRT3_BIT_MASK
#define pinVFan__BYP CYREG_PRT3_BYP
#define pinVFan__CTL CYREG_PRT3_CTL
#define pinVFan__DM0 CYREG_PRT3_DM0
#define pinVFan__DM1 CYREG_PRT3_DM1
#define pinVFan__DM2 CYREG_PRT3_DM2
#define pinVFan__DR CYREG_PRT3_DR
#define pinVFan__INP_DIS CYREG_PRT3_INP_DIS
#define pinVFan__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define pinVFan__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define pinVFan__LCD_EN CYREG_PRT3_LCD_EN
#define pinVFan__MASK 0x04u
#define pinVFan__PORT 3u
#define pinVFan__PRT CYREG_PRT3_PRT
#define pinVFan__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define pinVFan__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define pinVFan__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define pinVFan__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define pinVFan__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define pinVFan__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define pinVFan__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define pinVFan__PS CYREG_PRT3_PS
#define pinVFan__SHIFT 2u
#define pinVFan__SLW CYREG_PRT3_SLW

/* pwmFan2 */
#define pwmFan2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define pwmFan2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define pwmFan2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define pwmFan2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define pwmFan2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define pwmFan2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define pwmFan2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB06_CTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB06_CTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define pwmFan2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define pwmFan2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB06_MSK
#define pwmFan2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define pwmFan2_PWMUDB_genblk8_stsreg__0__POS 0
#define pwmFan2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define pwmFan2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define pwmFan2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define pwmFan2_PWMUDB_genblk8_stsreg__2__POS 2
#define pwmFan2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define pwmFan2_PWMUDB_genblk8_stsreg__3__POS 3
#define pwmFan2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define pwmFan2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B1_UDB06_MSK
#define pwmFan2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define pwmFan2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define pwmFan2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define pwmFan2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define pwmFan2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define pwmFan2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B1_UDB06_ST
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB06_A0
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB06_A1
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB06_D0
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB06_D1
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB06_F0
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB06_F1
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define pwmFan2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL

/* pinStart */
#define pinStart__0__INTTYPE CYREG_PICU0_INTTYPE4
#define pinStart__0__MASK 0x10u
#define pinStart__0__PC CYREG_PRT0_PC4
#define pinStart__0__PORT 0u
#define pinStart__0__SHIFT 4u
#define pinStart__AG CYREG_PRT0_AG
#define pinStart__AMUX CYREG_PRT0_AMUX
#define pinStart__BIE CYREG_PRT0_BIE
#define pinStart__BIT_MASK CYREG_PRT0_BIT_MASK
#define pinStart__BYP CYREG_PRT0_BYP
#define pinStart__CTL CYREG_PRT0_CTL
#define pinStart__DM0 CYREG_PRT0_DM0
#define pinStart__DM1 CYREG_PRT0_DM1
#define pinStart__DM2 CYREG_PRT0_DM2
#define pinStart__DR CYREG_PRT0_DR
#define pinStart__INP_DIS CYREG_PRT0_INP_DIS
#define pinStart__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define pinStart__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define pinStart__LCD_EN CYREG_PRT0_LCD_EN
#define pinStart__MASK 0x10u
#define pinStart__PORT 0u
#define pinStart__PRT CYREG_PRT0_PRT
#define pinStart__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define pinStart__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define pinStart__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define pinStart__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define pinStart__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define pinStart__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define pinStart__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define pinStart__PS CYREG_PRT0_PS
#define pinStart__SHIFT 4u
#define pinStart__SLW CYREG_PRT0_SLW

/* rtcClock */
#define rtcClock_isr__ES2_PATCH 0u
#define rtcClock_isr__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define rtcClock_isr__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define rtcClock_isr__INTC_MASK 0x01u
#define rtcClock_isr__INTC_NUMBER 0u
#define rtcClock_isr__INTC_PRIOR_NUM 7u
#define rtcClock_isr__INTC_PRIOR_REG CYREG_INTC_PRIOR0
#define rtcClock_isr__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define rtcClock_isr__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define rtcClock_isr__INTC_VECT (CYREG_INTC_VECT_MBASE+0x00u)

/* isrButton */
#define isrButton__ES2_PATCH 0u
#define isrButton__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isrButton__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isrButton__INTC_MASK 0x02u
#define isrButton__INTC_NUMBER 1u
#define isrButton__INTC_PRIOR_NUM 7u
#define isrButton__INTC_PRIOR_REG CYREG_INTC_PRIOR1
#define isrButton__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isrButton__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isrButton__INTC_VECT (CYREG_INTC_VECT_MBASE+0x02u)

/* clkDisplay */
#define clkDisplay__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define clkDisplay__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define clkDisplay__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define clkDisplay__CFG2_SRC_SEL_MASK 0x07u
#define clkDisplay__INDEX 0x04u
#define clkDisplay__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clkDisplay__PM_ACT_MSK 0x10u
#define clkDisplay__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clkDisplay__PM_STBY_MSK 0x10u

/* lcdDisplay */
#define lcdDisplay_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define lcdDisplay_LCDPort__0__MASK 0x01u
#define lcdDisplay_LCDPort__0__PC CYREG_PRT2_PC0
#define lcdDisplay_LCDPort__0__PORT 2u
#define lcdDisplay_LCDPort__0__SHIFT 0u
#define lcdDisplay_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define lcdDisplay_LCDPort__1__MASK 0x02u
#define lcdDisplay_LCDPort__1__PC CYREG_PRT2_PC1
#define lcdDisplay_LCDPort__1__PORT 2u
#define lcdDisplay_LCDPort__1__SHIFT 1u
#define lcdDisplay_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define lcdDisplay_LCDPort__2__MASK 0x04u
#define lcdDisplay_LCDPort__2__PC CYREG_PRT2_PC2
#define lcdDisplay_LCDPort__2__PORT 2u
#define lcdDisplay_LCDPort__2__SHIFT 2u
#define lcdDisplay_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define lcdDisplay_LCDPort__3__MASK 0x08u
#define lcdDisplay_LCDPort__3__PC CYREG_PRT2_PC3
#define lcdDisplay_LCDPort__3__PORT 2u
#define lcdDisplay_LCDPort__3__SHIFT 3u
#define lcdDisplay_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define lcdDisplay_LCDPort__4__MASK 0x10u
#define lcdDisplay_LCDPort__4__PC CYREG_PRT2_PC4
#define lcdDisplay_LCDPort__4__PORT 2u
#define lcdDisplay_LCDPort__4__SHIFT 4u
#define lcdDisplay_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define lcdDisplay_LCDPort__5__MASK 0x20u
#define lcdDisplay_LCDPort__5__PC CYREG_PRT2_PC5
#define lcdDisplay_LCDPort__5__PORT 2u
#define lcdDisplay_LCDPort__5__SHIFT 5u
#define lcdDisplay_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define lcdDisplay_LCDPort__6__MASK 0x40u
#define lcdDisplay_LCDPort__6__PC CYREG_PRT2_PC6
#define lcdDisplay_LCDPort__6__PORT 2u
#define lcdDisplay_LCDPort__6__SHIFT 6u
#define lcdDisplay_LCDPort__AG CYREG_PRT2_AG
#define lcdDisplay_LCDPort__AMUX CYREG_PRT2_AMUX
#define lcdDisplay_LCDPort__BIE CYREG_PRT2_BIE
#define lcdDisplay_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define lcdDisplay_LCDPort__BYP CYREG_PRT2_BYP
#define lcdDisplay_LCDPort__CTL CYREG_PRT2_CTL
#define lcdDisplay_LCDPort__DM0 CYREG_PRT2_DM0
#define lcdDisplay_LCDPort__DM1 CYREG_PRT2_DM1
#define lcdDisplay_LCDPort__DM2 CYREG_PRT2_DM2
#define lcdDisplay_LCDPort__DR CYREG_PRT2_DR
#define lcdDisplay_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define lcdDisplay_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define lcdDisplay_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define lcdDisplay_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define lcdDisplay_LCDPort__MASK 0x7Fu
#define lcdDisplay_LCDPort__PORT 2u
#define lcdDisplay_LCDPort__PRT CYREG_PRT2_PRT
#define lcdDisplay_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define lcdDisplay_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define lcdDisplay_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define lcdDisplay_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define lcdDisplay_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define lcdDisplay_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define lcdDisplay_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define lcdDisplay_LCDPort__PS CYREG_PRT2_PS
#define lcdDisplay_LCDPort__SHIFT 0u
#define lcdDisplay_LCDPort__SLW CYREG_PRT2_SLW

/* clkDebounce */
#define clkDebounce__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define clkDebounce__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define clkDebounce__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define clkDebounce__CFG2_SRC_SEL_MASK 0x07u
#define clkDebounce__INDEX 0x03u
#define clkDebounce__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define clkDebounce__PM_ACT_MSK 0x08u
#define clkDebounce__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define clkDebounce__PM_STBY_MSK 0x08u

/* statusButtons */
#define statusButtons_sts_intr_sts_reg__0__MASK 0x01u
#define statusButtons_sts_intr_sts_reg__0__POS 0
#define statusButtons_sts_intr_sts_reg__1__MASK 0x02u
#define statusButtons_sts_intr_sts_reg__1__POS 1
#define statusButtons_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define statusButtons_sts_intr_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB03_04_ST
#define statusButtons_sts_intr_sts_reg__2__MASK 0x04u
#define statusButtons_sts_intr_sts_reg__2__POS 2
#define statusButtons_sts_intr_sts_reg__3__MASK 0x08u
#define statusButtons_sts_intr_sts_reg__3__POS 3
#define statusButtons_sts_intr_sts_reg__MASK 0x0Fu
#define statusButtons_sts_intr_sts_reg__MASK_REG CYREG_B0_UDB03_MSK
#define statusButtons_sts_intr_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define statusButtons_sts_intr_sts_reg__STATUS_REG CYREG_B0_UDB03_ST

/* isrUpdateDisplay */
#define isrUpdateDisplay__ES2_PATCH 0u
#define isrUpdateDisplay__INTC_CLR_EN_REG CYREG_INTC_CLR_EN0
#define isrUpdateDisplay__INTC_CLR_PD_REG CYREG_INTC_CLR_PD0
#define isrUpdateDisplay__INTC_MASK 0x04u
#define isrUpdateDisplay__INTC_NUMBER 2u
#define isrUpdateDisplay__INTC_PRIOR_NUM 7u
#define isrUpdateDisplay__INTC_PRIOR_REG CYREG_INTC_PRIOR2
#define isrUpdateDisplay__INTC_SET_EN_REG CYREG_INTC_SET_EN0
#define isrUpdateDisplay__INTC_SET_PD_REG CYREG_INTC_SET_PD0
#define isrUpdateDisplay__INTC_VECT (CYREG_INTC_VECT_MBASE+0x04u)

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Fan Fixture"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC3
#define CYDEV_CHIP_JTAG_ID 0x1E095069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_3A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_3A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_CLEAR_SRAM 1
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x01u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000006u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_DP8051_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
