#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5627b6c87810 .scope module, "main" "main" 2 13;
 .timescale 0 0;
L_0x5627b6cba840 .functor AND 1, v0x5627b6cb28a0_0, v0x5627b6cb5910_0, C4<1>, C4<1>;
v0x5627b6cb80c0_0 .net "IMemOut", 31 0, v0x5627b6cb4a70_0;  1 drivers
v0x5627b6cb8180_0 .net "PCEnable", 0 0, v0x5627b6cb2ed0_0;  1 drivers
v0x5627b6cb8270_0 .net "PCIn", 31 0, L_0x5627b6cbaea0;  1 drivers
v0x5627b6cb8360_0 .net "PCOut", 31 0, v0x5627b6cb6c80_0;  1 drivers
v0x5627b6cb8400_0 .net "PCplusFour", 31 0, v0x5627b6c82320_0;  1 drivers
v0x5627b6cb8510_0 .net *"_s16", 3 0, L_0x5627b6cbaad0;  1 drivers
v0x5627b6cb85f0_0 .net *"_s21", 25 0, L_0x5627b6cbac60;  1 drivers
v0x5627b6cb86d0_0 .net *"_s22", 27 0, L_0x5627b6cbad00;  1 drivers
L_0x7f6c784cf018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5627b6cb87b0_0 .net *"_s25", 1 0, L_0x7f6c784cf018;  1 drivers
v0x5627b6cb8920_0 .net "aluControl3bit", 2 0, v0x5627b6cb1220_0;  1 drivers
v0x5627b6cb89e0_0 .net "aluOp", 1 0, v0x5627b6cb2740_0;  1 drivers
v0x5627b6cb8af0_0 .net "aluOut", 31 0, v0x5627b6cb5800_0;  1 drivers
v0x5627b6cb8bb0_0 .net "aluSecondInput", 31 0, L_0x5627b6cba4b0;  1 drivers
v0x5627b6cb8cc0_0 .net "aluSrc", 0 0, v0x5627b6cb2800_0;  1 drivers
v0x5627b6cb8db0_0 .net "aluZero", 0 0, v0x5627b6cb5910_0;  1 drivers
v0x5627b6cb8e50_0 .net "branchAndZero", 0 0, L_0x5627b6cba840;  1 drivers
v0x5627b6cb8ef0_0 .net "branchEnable", 0 0, v0x5627b6cb28a0_0;  1 drivers
v0x5627b6cb8f90_0 .net "branchMuxOut", 31 0, L_0x5627b6cba9f0;  1 drivers
v0x5627b6cb9080_0 .net "branchaddress", 31 0, v0x5627b6cb22d0_0;  1 drivers
v0x5627b6cb9120_0 .net "branchpc", 31 0, L_0x5627b6cba7a0;  1 drivers
v0x5627b6cb91c0_0 .var "change", 31 0;
v0x5627b6cb9260_0 .var "clk", 0 0;
v0x5627b6cb9300_0 .net "dataMemOut", 31 0, v0x5627b6cb3950_0;  1 drivers
v0x5627b6cb93f0_0 .net "dataMemReadEnable", 0 0, v0x5627b6cb2bb0_0;  1 drivers
v0x5627b6cb94e0_0 .net "dataMemWriteEnable", 0 0, v0x5627b6cb2d30_0;  1 drivers
v0x5627b6cb95d0_0 .net "jumpAddress", 31 0, L_0x5627b6cbab70;  1 drivers
v0x5627b6cb9690_0 .net "jumpEnable", 0 0, v0x5627b6cb2af0_0;  1 drivers
v0x5627b6cb9780_0 .net "memToReg", 0 0, v0x5627b6cb2c70_0;  1 drivers
v0x5627b6cb9870_0 .net "readData1", 31 0, v0x5627b6cb7470_0;  1 drivers
v0x5627b6cb9960_0 .net "readData2", 31 0, v0x5627b6cb7540_0;  1 drivers
v0x5627b6cb9a20_0 .net "regDst", 0 0, v0x5627b6cb2f90_0;  1 drivers
v0x5627b6cb9b10_0 .net "regWriteAddress", 4 0, L_0x5627b6cb9ee0;  1 drivers
v0x5627b6cb9c20_0 .net "regWriteData", 31 0, L_0x5627b6cba670;  1 drivers
v0x5627b6cb9d30_0 .net "regWriteEnable", 0 0, v0x5627b6cb3050_0;  1 drivers
v0x5627b6cb9e20_0 .net "signExtendOut", 31 0, v0x5627b6cb7f50_0;  1 drivers
L_0x5627b6cb9fc0 .part v0x5627b6cb4a70_0, 16, 5;
L_0x5627b6cba100 .part v0x5627b6cb4a70_0, 11, 5;
L_0x5627b6cba1f0 .part v0x5627b6cb4a70_0, 21, 5;
L_0x5627b6cba290 .part v0x5627b6cb4a70_0, 16, 5;
L_0x5627b6cba330 .part v0x5627b6cb4a70_0, 0, 16;
L_0x5627b6cba3d0 .part v0x5627b6cb4a70_0, 0, 6;
L_0x5627b6cbaad0 .part v0x5627b6c82320_0, 28, 4;
L_0x5627b6cbab70 .concat8 [ 28 4 0 0], L_0x5627b6cbad00, L_0x5627b6cbaad0;
L_0x5627b6cbac60 .part v0x5627b6cb4a70_0, 0, 26;
L_0x5627b6cbad00 .concat [ 26 2 0 0], L_0x5627b6cbac60, L_0x7f6c784cf018;
L_0x5627b6cbaf40 .part v0x5627b6cb4a70_0, 26, 6;
S_0x5627b6c82c90 .scope module, "PCPlusFourAdder" "syncAdder" 2 63, 3 1 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "out"
v0x5627b6c83f80_0 .net "A", 31 0, v0x5627b6cb6c80_0;  alias, 1 drivers
v0x5627b6c815b0_0 .net "B", 31 0, v0x5627b6cb91c0_0;  1 drivers
v0x5627b6c894c0_0 .net "clk", 0 0, v0x5627b6cb9260_0;  1 drivers
v0x5627b6c82320_0 .var "out", 31 0;
E_0x5627b6c57290 .event posedge, v0x5627b6c894c0_0;
S_0x5627b6cb0f00 .scope module, "aluController" "alucontrol" 2 41, 4 1 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 6 "fn"
    .port_info 2 /OUTPUT 3 "out"
v0x5627b6c8bb90_0 .net "aluop", 0 1, v0x5627b6cb2740_0;  alias, 1 drivers
v0x5627b6c934e0_0 .net "fn", 0 5, L_0x5627b6cba3d0;  1 drivers
v0x5627b6cb1220_0 .var "out", 0 2;
E_0x5627b6c54420 .event edge, v0x5627b6c934e0_0, v0x5627b6c8bb90_0;
S_0x5627b6cb1360 .scope module, "branchAddressAdder" "adder" 2 69, 5 1 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /OUTPUT 32 "out"
v0x5627b6cb1580_0 .net "A", 31 0, v0x5627b6cb22d0_0;  alias, 1 drivers
v0x5627b6cb1660_0 .net "B", 31 0, v0x5627b6c82320_0;  alias, 1 drivers
v0x5627b6cb1720_0 .net "out", 31 0, L_0x5627b6cba7a0;  alias, 1 drivers
L_0x5627b6cba7a0 .arith/sum 32, v0x5627b6cb22d0_0, v0x5627b6c82320_0;
S_0x5627b6cb1870 .scope module, "branchMux" "mux" 2 75, 6 1 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x5627b6cb1a40 .param/l "SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
v0x5627b6cb1b40_0 .net "A", 31 0, v0x5627b6c82320_0;  alias, 1 drivers
v0x5627b6cb1c50_0 .net "B", 31 0, v0x5627b6cb22d0_0;  alias, 1 drivers
v0x5627b6cb1d10_0 .net "out", 31 0, L_0x5627b6cba9f0;  alias, 1 drivers
v0x5627b6cb1de0_0 .net "select", 0 0, L_0x5627b6cba840;  alias, 1 drivers
L_0x5627b6cba9f0 .functor MUXZ 32, v0x5627b6c82320_0, v0x5627b6cb22d0_0, L_0x5627b6cba840, C4<>;
S_0x5627b6cb1f50 .scope module, "branchleftshift" "leftshift" 2 66, 7 1 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "in"
v0x5627b6cb21d0_0 .net "in", 31 0, v0x5627b6cb7f50_0;  alias, 1 drivers
v0x5627b6cb22d0_0 .var "out", 31 0;
E_0x5627b6c53d00 .event edge, v0x5627b6cb21d0_0;
S_0x5627b6cb2440 .scope module, "controlUnit" "control" 2 85, 8 12 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /OUTPUT 1 "regdst"
    .port_info 3 /OUTPUT 1 "jump"
    .port_info 4 /OUTPUT 1 "branch"
    .port_info 5 /OUTPUT 1 "memread"
    .port_info 6 /OUTPUT 1 "memtoreg"
    .port_info 7 /OUTPUT 2 "aluop"
    .port_info 8 /OUTPUT 1 "memwrite"
    .port_info 9 /OUTPUT 1 "alusrc"
    .port_info 10 /OUTPUT 1 "regwrite"
    .port_info 11 /OUTPUT 1 "pcupdate"
v0x5627b6cb2740_0 .var "aluop", 1 0;
v0x5627b6cb2800_0 .var "alusrc", 0 0;
v0x5627b6cb28a0_0 .var "branch", 0 0;
v0x5627b6cb2940_0 .net "clk", 0 0, v0x5627b6cb9260_0;  alias, 1 drivers
v0x5627b6cb29e0_0 .var/i "counter", 31 0;
v0x5627b6cb2af0_0 .var "jump", 0 0;
v0x5627b6cb2bb0_0 .var "memread", 0 0;
v0x5627b6cb2c70_0 .var "memtoreg", 0 0;
v0x5627b6cb2d30_0 .var "memwrite", 0 0;
v0x5627b6cb2df0_0 .net "opcode", 5 0, L_0x5627b6cbaf40;  1 drivers
v0x5627b6cb2ed0_0 .var "pcupdate", 0 0;
v0x5627b6cb2f90_0 .var "regdst", 0 0;
v0x5627b6cb3050_0 .var "regwrite", 0 0;
S_0x5627b6cb3290 .scope module, "dataMem" "dataMemory" 2 53, 9 1 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "adr"
    .port_info 2 /INPUT 32 "writeIn"
    .port_info 3 /OUTPUT 32 "readOut"
    .port_info 4 /INPUT 1 "writePin"
    .port_info 5 /INPUT 1 "readPin"
v0x5627b6cb34b0_0 .net "adr", 31 0, v0x5627b6cb5800_0;  alias, 1 drivers
v0x5627b6cb35b0_0 .net "clk", 0 0, v0x5627b6cb9260_0;  alias, 1 drivers
v0x5627b6cb36c0_0 .var/i "file", 31 0;
v0x5627b6cb3760_0 .var/i "i", 31 0;
v0x5627b6cb3840 .array "memBlock", 3 0, 31 0;
v0x5627b6cb3950_0 .var "readOut", 31 0;
v0x5627b6cb3a30_0 .net "readPin", 0 0, v0x5627b6cb2bb0_0;  alias, 1 drivers
v0x5627b6cb3ad0_0 .net "writeIn", 31 0, v0x5627b6cb7540_0;  alias, 1 drivers
v0x5627b6cb3b90_0 .net "writePin", 0 0, v0x5627b6cb2d30_0;  alias, 1 drivers
S_0x5627b6cb3cd0 .scope module, "dataMemMux" "mux" 2 57, 6 1 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x5627b6cb3e50 .param/l "SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
v0x5627b6cb3fe0_0 .net "A", 31 0, v0x5627b6cb3950_0;  alias, 1 drivers
v0x5627b6cb40f0_0 .net "B", 31 0, v0x5627b6cb5800_0;  alias, 1 drivers
v0x5627b6cb41c0_0 .net "out", 31 0, L_0x5627b6cba670;  alias, 1 drivers
v0x5627b6cb4290_0 .net "select", 0 0, v0x5627b6cb2c70_0;  alias, 1 drivers
L_0x5627b6cba670 .functor MUXZ 32, v0x5627b6cb3950_0, v0x5627b6cb5800_0, v0x5627b6cb2c70_0, C4<>;
S_0x5627b6cb43f0 .scope module, "instructionMemory" "InstMem" 2 24, 10 10 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "address"
    .port_info 2 /OUTPUT 32 "instruction"
P_0x5627b6cb45c0 .param/l "BASE_ADDR" 0 10 10, C4<0000000000000000000000000000000>;
P_0x5627b6cb4600 .param/l "MEM_SIZE" 0 10 10, +C4<00000000000000000000000000000001>;
v0x5627b6cb47d0 .array "InstructionMemory", 1 0, 31 0;
v0x5627b6cb48b0_0 .net "address", 31 0, v0x5627b6cb6c80_0;  alias, 1 drivers
v0x5627b6cb49a0_0 .net "clk", 0 0, v0x5627b6cb9260_0;  alias, 1 drivers
v0x5627b6cb4a70_0 .var "instruction", 31 0;
S_0x5627b6cb4b90 .scope module, "jumpMux" "mux" 2 82, 6 1 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x5627b6cb4d60 .param/l "SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
v0x5627b6cb4e60_0 .net "A", 31 0, L_0x5627b6cba9f0;  alias, 1 drivers
v0x5627b6cb4f50_0 .net "B", 31 0, L_0x5627b6cbab70;  alias, 1 drivers
v0x5627b6cb5010_0 .net "out", 31 0, L_0x5627b6cbaea0;  alias, 1 drivers
v0x5627b6cb5100_0 .net "select", 0 0, v0x5627b6cb2af0_0;  alias, 1 drivers
L_0x5627b6cbaea0 .functor MUXZ 32, L_0x5627b6cba9f0, L_0x5627b6cbab70, v0x5627b6cb2af0_0, C4<>;
S_0x5627b6cb5260 .scope module, "mainALU" "alu" 2 49, 11 4 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "control"
    .port_info 4 /OUTPUT 32 "out"
    .port_info 5 /OUTPUT 1 "zero"
v0x5627b6cb54d0_0 .net "clk", 0 0, v0x5627b6cb9260_0;  alias, 1 drivers
v0x5627b6cb5590_0 .net "control", 0 2, v0x5627b6cb1220_0;  alias, 1 drivers
v0x5627b6cb5650_0 .net "in1", 0 31, v0x5627b6cb7470_0;  alias, 1 drivers
v0x5627b6cb5720_0 .net "in2", 0 31, L_0x5627b6cba4b0;  alias, 1 drivers
v0x5627b6cb5800_0 .var "out", 0 31;
v0x5627b6cb5910_0 .var "zero", 0 0;
S_0x5627b6cb5ad0 .scope module, "postRegisterMux" "mux" 2 45, 6 1 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 32 "out"
P_0x5627b6cb5ca0 .param/l "SIZE" 0 6 1, +C4<00000000000000000000000000100000>;
v0x5627b6cb5e40_0 .net "A", 31 0, v0x5627b6cb7540_0;  alias, 1 drivers
v0x5627b6cb5f50_0 .net "B", 31 0, v0x5627b6cb7f50_0;  alias, 1 drivers
v0x5627b6cb6020_0 .net "out", 31 0, L_0x5627b6cba4b0;  alias, 1 drivers
v0x5627b6cb6120_0 .net "select", 0 0, v0x5627b6cb2800_0;  alias, 1 drivers
L_0x5627b6cba4b0 .functor MUXZ 32, v0x5627b6cb7540_0, v0x5627b6cb7f50_0, v0x5627b6cb2800_0, C4<>;
S_0x5627b6cb6240 .scope module, "preRegisterMux" "mux" 2 33, 6 1 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A"
    .port_info 1 /INPUT 5 "B"
    .port_info 2 /INPUT 1 "select"
    .port_info 3 /OUTPUT 5 "out"
P_0x5627b6cb6410 .param/l "SIZE" 0 6 1, +C4<00000000000000000000000000000101>;
v0x5627b6cb6550_0 .net "A", 4 0, L_0x5627b6cb9fc0;  1 drivers
v0x5627b6cb6650_0 .net "B", 4 0, L_0x5627b6cba100;  1 drivers
v0x5627b6cb6730_0 .net "out", 4 0, L_0x5627b6cb9ee0;  alias, 1 drivers
v0x5627b6cb6820_0 .net "select", 0 0, v0x5627b6cb2f90_0;  alias, 1 drivers
L_0x5627b6cb9ee0 .functor MUXZ 5, L_0x5627b6cb9fc0, L_0x5627b6cba100, v0x5627b6cb2f90_0, C4<>;
S_0x5627b6cb6980 .scope module, "programCounter" "PC" 2 21, 12 7 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "memLoc"
    .port_info 2 /INPUT 1 "outputEnable"
    .port_info 3 /OUTPUT 32 "currentPointer"
v0x5627b6cb6bc0_0 .net "clk", 0 0, v0x5627b6cb9260_0;  alias, 1 drivers
v0x5627b6cb6c80_0 .var "currentPointer", 31 0;
v0x5627b6cb6d90_0 .net "memLoc", 31 0, L_0x5627b6cbaea0;  alias, 1 drivers
v0x5627b6cb6e60_0 .net "outputEnable", 0 0, v0x5627b6cb2ed0_0;  alias, 1 drivers
S_0x5627b6cb6fa0 .scope module, "registerFile" "Registers" 2 34, 13 2 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "readData1"
    .port_info 1 /OUTPUT 32 "readData2"
    .port_info 2 /INPUT 5 "readRegister1"
    .port_info 3 /INPUT 5 "readRegister2"
    .port_info 4 /INPUT 1 "regWrite"
    .port_info 5 /INPUT 5 "writeRegister"
    .port_info 6 /INPUT 32 "writeData"
    .port_info 7 /INPUT 1 "clk"
v0x5627b6cb72d0_0 .net "clk", 0 0, v0x5627b6cb9260_0;  alias, 1 drivers
v0x5627b6cb7390_0 .var/i "i", 31 0;
v0x5627b6cb7470_0 .var "readData1", 31 0;
v0x5627b6cb7540_0 .var "readData2", 31 0;
v0x5627b6cb7630_0 .net "readRegister1", 4 0, L_0x5627b6cba1f0;  1 drivers
v0x5627b6cb7760_0 .net "readRegister2", 4 0, L_0x5627b6cba290;  1 drivers
v0x5627b6cb7840_0 .net "regWrite", 0 0, v0x5627b6cb3050_0;  alias, 1 drivers
v0x5627b6cb78e0 .array "registers", 0 31, 31 0;
v0x5627b6cb7980_0 .net "writeData", 31 0, L_0x5627b6cba670;  alias, 1 drivers
v0x5627b6cb7a40_0 .net "writeRegister", 4 0, L_0x5627b6cb9ee0;  alias, 1 drivers
E_0x5627b6c541a0 .event negedge, v0x5627b6c894c0_0;
S_0x5627b6cb7bf0 .scope module, "signExtend" "Sign_extend" 2 37, 14 3 0, S_0x5627b6c87810;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 16 "in"
v0x5627b6cb7e50_0 .net "in", 15 0, L_0x5627b6cba330;  1 drivers
v0x5627b6cb7f50_0 .var "out", 31 0;
E_0x5627b6cb7dd0 .event edge, v0x5627b6cb7e50_0;
    .scope S_0x5627b6cb6980;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5627b6cb6c80_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x5627b6cb6980;
T_1 ;
    %wait E_0x5627b6c57290;
    %vpi_call 12 15 "$display", "OutputEnable: %d", v0x5627b6cb6e60_0 {0 0 0};
    %load/vec4 v0x5627b6cb6e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5627b6cb6d90_0;
    %store/vec4 v0x5627b6cb6c80_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5627b6cb43f0;
T_2 ;
    %vpi_call 10 17 "$readmemb", "./lwsw.dat", v0x5627b6cb47d0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5627b6cb43f0;
T_3 ;
    %wait E_0x5627b6c57290;
    %load/vec4 v0x5627b6cb48b0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x5627b6cb47d0, 4;
    %store/vec4 v0x5627b6cb4a70_0, 0, 32;
    %vpi_call 10 21 "$display", "%d %h", v0x5627b6cb48b0_0, v0x5627b6cb4a70_0 {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_0x5627b6cb6fa0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5627b6cb7390_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5627b6cb7390_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5627b6cb7390_0;
    %store/vec4a v0x5627b6cb78e0, 4, 0;
    %load/vec4 v0x5627b6cb7390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5627b6cb7390_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5627b6cb78e0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x5627b6cb6fa0;
T_5 ;
    %wait E_0x5627b6c57290;
    %load/vec4 v0x5627b6cb7630_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5627b6cb78e0, 4;
    %assign/vec4 v0x5627b6cb7470_0, 0;
    %load/vec4 v0x5627b6cb7760_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5627b6cb78e0, 4;
    %assign/vec4 v0x5627b6cb7540_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5627b6cb6fa0;
T_6 ;
    %wait E_0x5627b6c541a0;
    %load/vec4 v0x5627b6cb7840_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5627b6cb7980_0;
    %load/vec4 v0x5627b6cb7a40_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x5627b6cb78e0, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5627b6cb7bf0;
T_7 ;
    %wait E_0x5627b6cb7dd0;
    %load/vec4 v0x5627b6cb7e50_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5627b6cb7f50_0, 4, 16;
    %load/vec4 v0x5627b6cb7e50_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 65535, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5627b6cb7f50_0, 4, 16;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5627b6cb7f50_0, 4, 16;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5627b6cb0f00;
T_8 ;
    %wait E_0x5627b6c54420;
    %load/vec4 v0x5627b6c8bb90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5627b6cb1220_0, 0, 3;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5627b6c8bb90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5627b6cb1220_0, 0, 3;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5627b6c8bb90_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x5627b6c934e0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5627b6cb1220_0, 0, 3;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x5627b6c934e0_0;
    %cmpi/e 34, 0, 6;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5627b6cb1220_0, 0, 3;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x5627b6c934e0_0;
    %cmpi/e 36, 0, 6;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5627b6cb1220_0, 0, 3;
    %jmp T_8.11;
T_8.10 ;
    %load/vec4 v0x5627b6c934e0_0;
    %cmpi/e 37, 0, 6;
    %jmp/0xz  T_8.12, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5627b6cb1220_0, 0, 3;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0x5627b6c934e0_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5627b6cb1220_0, 0, 3;
T_8.14 ;
T_8.13 ;
T_8.11 ;
T_8.9 ;
T_8.7 ;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5627b6cb5260;
T_9 ;
    %wait E_0x5627b6c57290;
    %load/vec4 v0x5627b6cb5590_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x5627b6cb5650_0;
    %load/vec4 v0x5627b6cb5720_0;
    %and;
    %store/vec4 v0x5627b6cb5800_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5627b6cb5590_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x5627b6cb5650_0;
    %load/vec4 v0x5627b6cb5720_0;
    %or;
    %store/vec4 v0x5627b6cb5800_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5627b6cb5590_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0x5627b6cb5650_0;
    %load/vec4 v0x5627b6cb5720_0;
    %add;
    %store/vec4 v0x5627b6cb5800_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x5627b6cb5590_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0x5627b6cb5650_0;
    %load/vec4 v0x5627b6cb5720_0;
    %sub;
    %store/vec4 v0x5627b6cb5800_0, 0, 32;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5627b6cb5590_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x5627b6cb5650_0;
    %load/vec4 v0x5627b6cb5720_0;
    %cmp/u;
    %jmp/0xz  T_9.10, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5627b6cb5800_0, 0, 32;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5627b6cb5800_0, 0, 32;
T_9.11 ;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %load/vec4 v0x5627b6cb5800_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb5910_0, 0, 1;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb5910_0, 0, 1;
T_9.13 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5627b6cb3290;
T_10 ;
    %vpi_call 9 15 "$readmemb", "dataMem.dat", v0x5627b6cb3840 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5627b6cb3290;
T_11 ;
    %wait E_0x5627b6c57290;
    %load/vec4 v0x5627b6cb3b90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x5627b6cb3ad0_0;
    %ix/getv 4, v0x5627b6cb34b0_0;
    %store/vec4a v0x5627b6cb3840, 4, 0;
    %vpi_call 9 22 "$display", "Address %d", v0x5627b6cb34b0_0 {0 0 0};
    %vpi_func 9 24 "$fopen" 32, "dataMem.dat", "w" {0 0 0};
    %store/vec4 v0x5627b6cb36c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5627b6cb3760_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x5627b6cb3760_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_11.3, 5;
    %vpi_call 9 26 "$fdisplay", v0x5627b6cb36c0_0, "%b", &A<v0x5627b6cb3840, v0x5627b6cb3760_0 > {0 0 0};
    %load/vec4 v0x5627b6cb3760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5627b6cb3760_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call 9 27 "$fclose", v0x5627b6cb36c0_0 {0 0 0};
T_11.0 ;
    %load/vec4 v0x5627b6cb3a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %ix/getv 4, v0x5627b6cb34b0_0;
    %load/vec4a v0x5627b6cb3840, 4;
    %store/vec4 v0x5627b6cb3950_0, 0, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5627b6c82c90;
T_12 ;
    %wait E_0x5627b6c57290;
    %load/vec4 v0x5627b6c83f80_0;
    %load/vec4 v0x5627b6c815b0_0;
    %add;
    %store/vec4 v0x5627b6c82320_0, 0, 32;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5627b6cb1f50;
T_13 ;
    %wait E_0x5627b6c53d00;
    %load/vec4 v0x5627b6cb21d0_0;
    %store/vec4 v0x5627b6cb22d0_0, 0, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5627b6cb2440;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5627b6cb29e0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb28a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5627b6cb2740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb3050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2f90_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x5627b6cb2440;
T_15 ;
    %wait E_0x5627b6c57290;
    %vpi_call 8 40 "$display", "Counter: %d", v0x5627b6cb29e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2ed0_0, 0, 1;
    %load/vec4 v0x5627b6cb29e0_0;
    %addi 1, 0, 32;
    %pushi/vec4 5, 0, 32;
    %mod/s;
    %store/vec4 v0x5627b6cb29e0_0, 0, 32;
    %load/vec4 v0x5627b6cb29e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb28a0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x5627b6cb2740_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb3050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2f90_0, 0, 1;
    %load/vec4 v0x5627b6cb2df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %jmp T_15.9;
T_15.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5627b6cb2740_0, 0, 2;
    %jmp T_15.9;
T_15.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb2800_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627b6cb2740_0, 0, 2;
    %jmp T_15.9;
T_15.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627b6cb2740_0, 0, 2;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5627b6cb2740_0, 0, 2;
    %jmp T_15.9;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb28a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5627b6cb2740_0, 0, 2;
    %jmp T_15.9;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb2af0_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %vpi_call 8 69 "$finish" {0 0 0};
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5627b6cb29e0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2d30_0, 0, 1;
    %load/vec4 v0x5627b6cb2df0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %jmp T_15.14;
T_15.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb2bb0_0, 0, 1;
    %jmp T_15.14;
T_15.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb2d30_0, 0, 1;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x5627b6cb29e0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.15, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb3050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb2f90_0, 0, 1;
    %load/vec4 v0x5627b6cb2df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.18, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %jmp T_15.20;
T_15.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb3050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb2f90_0, 0, 1;
    %jmp T_15.20;
T_15.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb3050_0, 0, 1;
    %jmp T_15.20;
T_15.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb3050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb2c70_0, 0, 1;
    %jmp T_15.20;
T_15.20 ;
    %pop/vec4 1;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0x5627b6cb29e0_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_15.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5627b6cb2ed0_0, 0, 1;
T_15.21 ;
T_15.16 ;
T_15.11 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5627b6c87810;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5627b6cb9260_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5627b6c87810;
T_17 ;
    %delay 5, 0;
    %load/vec4 v0x5627b6cb9260_0;
    %inv;
    %store/vec4 v0x5627b6cb9260_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5627b6c87810;
T_18 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5627b6cb91c0_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x5627b6c87810;
T_19 ;
    %vpi_call 2 88 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 89 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5627b6c87810 {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 90 "$finish" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "main.v";
    "./syncAdder.v";
    "./alucontrol.v";
    "./adder.v";
    "./mux.v";
    "./leftshift.v";
    "./control.v";
    "./dataMem.v";
    "./InstMem.v";
    "./alu.v";
    "./PC.v";
    "./registers.v";
    "./Sign_extend.v";
