module P2_IDEX(
	input wire clock,
	input wire reset,
	input wire [31:0] D1,
	input wire [31:0] D2,
	input wire [5:0] RD,
	output reg [31:0] instr_out

);

	always @(posedge clock) begin
		if (reset == 1'b1) begin
			instr_out = 0; //clear the register
		end else begin
			instr_out = instr_in;
		end
	end

endmodule