{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 01 21:04:11 2021 " "Info: Processing started: Thu Apr 01 21:04:11 2021" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off allluu -c allluu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off allluu -c allluu" {  } {  } 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(110) " "Warning: (10273) Verilog HDL warning at alu.v(110): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 110 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(288) " "Warning: (10273) Verilog HDL warning at alu.v(288): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 288 0 0 } }  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 1 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0}
{ "Info" "IVRFX_VRFC_OBJECT_DECLARED_NOT_USED" "summa alu.v(39) " "Info: (10035) Verilog HDL or VHDL information at alu.v(39): object \"summa\" declared but not used" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 39 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(185) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(185): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 185 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(189) " "Warning: Verilog HDL assignment warning at alu.v(189): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 189 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(193) " "Warning: Verilog HDL assignment warning at alu.v(193): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 193 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(195) " "Warning: Verilog HDL assignment warning at alu.v(195): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 195 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(197) " "Warning: Verilog HDL assignment warning at alu.v(197): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 197 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(200) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(200): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 200 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(64) " "Warning: Verilog HDL assignment warning at alu.v(64): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 64 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(204) " "Warning: Verilog HDL assignment warning at alu.v(204): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 204 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(207) " "Warning: Verilog HDL assignment warning at alu.v(207): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 207 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(209) " "Warning: Verilog HDL assignment warning at alu.v(209): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 209 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(210) " "Warning: Verilog HDL assignment warning at alu.v(210): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 210 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(213) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(213): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 213 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(218) " "Warning: Verilog HDL assignment warning at alu.v(218): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 218 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(221) " "Warning: Verilog HDL assignment warning at alu.v(221): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 221 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(223) " "Warning: Verilog HDL assignment warning at alu.v(223): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 223 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(224) " "Warning: Verilog HDL assignment warning at alu.v(224): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 224 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(227) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(227): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 227 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(231) " "Warning: Verilog HDL assignment warning at alu.v(231): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 231 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(234) " "Warning: Verilog HDL assignment warning at alu.v(234): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 234 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(236) " "Warning: Verilog HDL assignment warning at alu.v(236): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 236 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(239) " "Warning: Verilog HDL assignment warning at alu.v(239): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 239 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(242) " "Warning: Verilog HDL assignment warning at alu.v(242): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 242 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(243) " "Warning: Verilog HDL assignment warning at alu.v(243): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 243 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(246) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(246): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 246 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(249) " "Warning: Verilog HDL assignment warning at alu.v(249): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 249 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(110) " "Warning: Verilog HDL assignment warning at alu.v(110): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 110 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(252) " "Warning: Verilog HDL assignment warning at alu.v(252): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 252 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(255) " "Warning: Verilog HDL assignment warning at alu.v(255): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 255 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(257) " "Warning: Verilog HDL assignment warning at alu.v(257): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 257 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(260) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(260): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 260 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(137) " "Warning: Verilog HDL assignment warning at alu.v(137): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 137 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(264) " "Warning: Verilog HDL assignment warning at alu.v(264): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 264 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(265) " "Warning: Verilog HDL assignment warning at alu.v(265): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 265 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(267) " "Warning: Verilog HDL assignment warning at alu.v(267): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 267 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(270) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(270): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 270 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(154) " "Warning: Verilog HDL assignment warning at alu.v(154): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 154 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(274) " "Warning: Verilog HDL assignment warning at alu.v(274): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 274 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(275) " "Warning: Verilog HDL assignment warning at alu.v(275): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 275 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(276) " "Warning: Verilog HDL assignment warning at alu.v(276): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 276 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPR_TOO_LARGE" "32 3 alu.v(279) " "Warning: (10271) Verilog HDL Case Statement warning at alu.v(279): size of case item expression (32) exceeds the size of the case expression (3)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 279 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(173) " "Warning: Verilog HDL assignment warning at alu.v(173): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 173 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(283) " "Warning: Verilog HDL assignment warning at alu.v(283): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 283 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(284) " "Warning: Verilog HDL assignment warning at alu.v(284): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 284 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(285) " "Warning: Verilog HDL assignment warning at alu.v(285): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 285 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(288) " "Warning: Verilog HDL assignment warning at alu.v(288): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "Z:/lab25/allluu/alu.v" 288 0 0 } }  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Divide.Divide\[7\] data_in GND " "Warning: Reduced register \"Divide.Divide\[7\]\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Divide.Divide\[6\] data_in GND " "Warning: Reduced register \"Divide.Divide\[6\]\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Divide.Divide\[5\] data_in GND " "Warning: Reduced register \"Divide.Divide\[5\]\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "Divide.Divide\[4\] data_in GND " "Warning: Reduced register \"Divide.Divide\[4\]\" with stuck data_in port to stuck value GND" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_divide.tdf" 116 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_imf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_imf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_imf " "Info: Found entity 1: lpm_divide_imf" {  } { { "db/lpm_divide_imf.tdf" "" { Text "Z:/lab25/allluu/db/lpm_divide_imf.tdf" 24 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ihg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ihg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ihg " "Info: Found entity 1: sign_div_unsign_ihg" {  } { { "db/sign_div_unsign_ihg.tdf" "" { Text "Z:/lab25/allluu/db/sign_div_unsign_ihg.tdf" 26 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_bmd.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_bmd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_bmd " "Info: Found entity 1: alt_u_div_bmd" {  } { { "db/alt_u_div_bmd.tdf" "" { Text "Z:/lab25/allluu/db/alt_u_div_bmd.tdf" 30 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mf8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mf8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mf8 " "Info: Found entity 1: add_sub_mf8" {  } { { "db/add_sub_mf8.tdf" "" { Text "Z:/lab25/allluu/db/add_sub_mf8.tdf" 22 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nf8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_nf8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nf8 " "Info: Found entity 1: add_sub_nf8" {  } { { "db/add_sub_nf8.tdf" "" { Text "Z:/lab25/allluu/db/add_sub_nf8.tdf" 22 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_of8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_of8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_of8 " "Info: Found entity 1: add_sub_of8" {  } { { "db/add_sub_of8.tdf" "" { Text "Z:/lab25/allluu/db/add_sub_of8.tdf" 24 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pf8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_pf8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pf8 " "Info: Found entity 1: add_sub_pf8" {  } { { "db/add_sub_pf8.tdf" "" { Text "Z:/lab25/allluu/db/add_sub_pf8.tdf" 24 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ob8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_ob8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ob8 " "Info: Found entity 1: add_sub_ob8" {  } { { "db/add_sub_ob8.tdf" "" { Text "Z:/lab25/allluu/db/add_sub_ob8.tdf" 24 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_mult.tdf" 274 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/multcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/multcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 multcore " "Info: Found entity 1: multcore" {  } { { "multcore.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/multcore.tdf" 175 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/mpar_add.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/mpar_add.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mpar_add " "Info: Found entity 1: mpar_add" {  } { { "mpar_add.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/mpar_add.tdf" 60 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Info: Found entity 1: lpm_add_sub" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/lpm_add_sub.tdf" 100 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/addcore.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Info: Found entity 1: addcore" {  } { { "addcore.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/addcore.tdf" 73 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Info: Found entity 1: a_csnbuffer" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/a_csnbuffer.tdf" 10 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/altera/quartus50/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/altera/quartus50/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "c:/altera/quartus50/libraries/megafunctions/altshift.tdf" 28 1 0 } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "158 " "Info: Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "135 " "Info: Implemented 135 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 01 21:04:18 2021 " "Info: Processing ended: Thu Apr 01 21:04:18 2021" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0}  } {  } 0}
