[0m[[0m[0mdebug[0m] [0m[0mCopy resource mappings: [0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/dramsim2_ini,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/dramsim2_ini)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/dramsim2_ini/DDR3_micron_64M_8B_x4_sg15.ini,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/dramsim2_ini/DDR3_micron_64M_8B_x4_sg15.ini)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/dramsim2_ini/system.ini,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/dramsim2_ini/system.ini)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/bootrom,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/vsrc,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/bootrom/Makefile,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom/Makefile)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/bootrom/bootrom.S,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom/bootrom.S)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/bootrom/bootrom.rv32.img,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom/bootrom.rv32.img)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/bootrom/bootrom.rv64.img,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom/bootrom.rv64.img)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/bootrom/linker.ld,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/bootrom/linker.ld)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/SimBlockDevice.cc,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/SimBlockDevice.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/SimDRAM.cc,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/SimDRAM.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/SimSerial.cc,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/SimSerial.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/SimUART.cc,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/SimUART.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/blkdev.cc,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/blkdev.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/blkdev.h,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/blkdev.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/mm.cc,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/mm.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/mm.h,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/mm.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/mm_dramsim2.cc,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/mm_dramsim2.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/mm_dramsim2.h,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/mm_dramsim2.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/uart.cc,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/uart.cc)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/csrc/uart.h,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/csrc/uart.h)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/vsrc/ClockUtil.v,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/ClockUtil.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/vsrc/SimBlockDevice.v,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SimBlockDevice.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/vsrc/SimDRAM.v,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SimDRAM.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/vsrc/SimSerial.v,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SimSerial.v)[0m
[0m[[0m[0mdebug[0m] [0m[0m	(/home/centos/firesim/target-design/chipyard/generators/testchipip/src/main/resources/testchipip/vsrc/SimUART.v,/home/centos/firesim/target-design/chipyard/generators/testchipip/target/scala-2.12/classes/testchipip/vsrc/SimUART.v)[0m
