1. Compile Chisel to Verilog with `sbt run`
2. Run `python src/main/python/base.py` to use the Verilog black box in Migen, create 
the Top module and synthesise code