`timescale 1ns/1ns

module tb_random_generator;

    // module declaration

    	// random_generator
	    reg CLK;
	    reg RESET;
 	    wire [9:0] RAND_NUM;



    //Module instantiation
	  random_generator random_generator (.CLK(CLK), .RESET(RESET), .RAND_NUM(RAND_NUM));


  initial
	begin
		
   	CLK = 1'b0;
		RESET = 1'b0;
	end
	
	initial
	begin
		forever
        	begin
        		#10 CLK = !CLK;
        	end
	end



	initial
	begin
		// Test pattern for random generator
	    	#10 RESET = 1'b1;
	    	#200 RESET = 1'B0;
	end



endmodule


endmodule
