# Installation Of OpenSTA

## ğŸ§® OpenSTA â€“ Open Source Static Timing Analysis Tool

**OpenSTA** (Open Static Timing Analyzer) is an open-source software tool used for **static timing analysis (STA)** of digital circuits. It evaluates the timing performance of a synthesized or placed-and-routed design **without requiring dynamic simulation**.

---

## ğŸ“˜ Overview

OpenSTA reads standard design files such as:
- **Verilog (.v)** â€“ gate-level netlists  
- **Liberty (.lib)** â€“ standard cell timing libraries  
- **SDC (.sdc)** â€“ timing constraints  
- **SPEF (.spef)** â€“ parasitic information  

Using these inputs, OpenSTA performs a comprehensive analysis of:
- âœ… **Setup and hold timing checks**  
- âš¡ **Path delays and slack calculations**  
- ğŸ•’ **Clock tree propagation and skew**  
- ğŸ” **Critical path identification**

---

## ğŸ§  What Itâ€™s Used For

OpenSTA is a key tool in the **VLSI physical design flow**, commonly used for:
- **Post-synthesis verification**  
- **Place-and-route timing closure**  
- **Sign-off timing validation**

Itâ€™s widely adopted in open-source and academic EDA toolchains as well as professional ASIC/SoC design environments.

---

## âš™ï¸ Key Features

- ğŸ§© Supports industry-standard input formats (Verilog, Liberty, SDC, SPEF)  
- ğŸš€ Fast and accurate static timing computation  
- ğŸ§  Tcl-based scripting and batch-mode operation  
- ğŸ”„ Easy integration with other design tools  
- ğŸª¶ Lightweight and fully open-source (BSD license)

---

## ğŸ’» Example Usage

```bash
### Launch OpenSTA
sta

### Load design files
read_liberty my_lib.lib
read_verilog my_design.v
link_design top_module

### Apply timing constraints
read_sdc constraints.sdc

### Run timing analysis
report_checks
report_tns
report_wns

