<html><body><samp><pre>
<!@TC:1529792129>
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-CU3O88I

# Sun Jun 24 00:15:29 2018

#Implementation: Blink_Leds_Reset_Implmnt

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1529792130> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1529792130> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\iCEcube2.2017.08\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1529792130> | Setting time resolution to ps
@N: : <a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd:5:8:5:11:@N::@XP_MSG">blink_one_LED.vhd(5)</a><!@TM:1529792130> | Top entity is set to led.
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CG234:@XP_HELP">CG234</a> : <a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd:56:4:56:9:@W:CG234:@XP_MSG">blink_one_LED.vhd(56)</a><!@TM:1529792130> | Duplicate definition of reset</font>
VHDL syntax check successful!
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd:5:8:5:11:@N:CD630:@XP_MSG">blink_one_LED.vhd(5)</a><!@TM:1529792130> | Synthesizing work.led.rtl.
<font color=#A52A2A>@W:<a href="@W:CD434:@XP_HELP">CD434</a> : <a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd:73:24:73:30:@W:CD434:@XP_MSG">blink_one_LED.vhd(73)</a><!@TM:1529792130> | Signal refclk in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.</font>
Post processing for work.led.rtl
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd:60:5:60:7:@W:CL169:@XP_MSG">blink_one_LED.vhd(60)</a><!@TM:1529792130> | Pruning unused register Rst_3. Make sure that there are no unused intermediate registers.</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 24 00:15:30 2018

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1529792130> | Running in 64-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd:5:8:5:11:@N:NF107:@XP_MSG">blink_one_LED.vhd(5)</a><!@TM:1529792130> | Selected library: work cell: led view rtl as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd:5:8:5:11:@N:NF107:@XP_MSG">blink_one_LED.vhd(5)</a><!@TM:1529792130> | Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 24 00:15:30 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 24 00:15:30 2018

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016</a>
@N: : <!@TM:1529792131> | Running in 64-bit mode 
File C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd:5:8:5:11:@N:NF107:@XP_MSG">blink_one_LED.vhd(5)</a><!@TM:1529792131> | Selected library: work cell: led view rtl as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\blink_one_LED.vhd:5:8:5:11:@N:NF107:@XP_MSG">blink_one_LED.vhd(5)</a><!@TM:1529792131> | Selected library: work cell: led view rtl as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun Jun 24 00:15:31 2018

###########################################################]
Pre-mapping Report

# Sun Jun 24 00:15:31 2018

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1529792132> | No constraint file specified. 
Linked File: <a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt:@XP_FILE">Blink_Leds_Reset_scck.rpt</a>
Printing clock  summary report in "C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1529792132> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1529792132> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist led

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start          Requested     Requested     Clock        Clock                     Clock
Clock          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------
led|refclk     217.3 MHz     4.602         inferred     Autoconstr_clkgroup_0     24   
=======================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd:33:5:33:7:@W:MT529:@XP_MSG">blink_one_led.vhd(33)</a><!@TM:1529792132> | Found inferred clock led|refclk which controls 24 sequential elements including count[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1529792132> | Writing default property annotation file C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 24 00:15:32 2018

###########################################################]
Map & Optimize Report

# Sun Jun 24 00:15:32 2018

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1529792134> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1529792134> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1529792134> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.54ns		  55 /        24
   2		0h:00m:00s		    -2.54ns		  55 /        24
   3		0h:00m:00s		    -1.14ns		  56 /        24

   4		0h:00m:00s		    -1.14ns		  56 /        24


   5		0h:00m:00s		    -1.14ns		  54 /        24
@N:<a href="@N:FX1016:@XP_HELP">FX1016</a> : <a href="c:\projekte\software\eigene_software\embedded_software\tutorials\vhdl\blink_one_led.vhd:7:5:7:11:@N:FX1016:@XP_MSG">blink_one_led.vhd(7)</a><!@TM:1529792134> | SB_GB_IO inserted on the port refclk.
@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <!@TM:1529792134> | SB_GB inserted on the net led_3_c_i. 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance
-----------------------------------------------------------------------------------------
<a href="@|S:refclk_ibuf_gb_io@|E:count[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       refclk_ibuf_gb_io     SB_GB_IO               24         count[0]       
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\synwork\Blink_Leds_Reset_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1529792134> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1529792134> | Synopsys Constraint File capacitance units using default value of 1pF  
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1529792134> | Writing EDF file: C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.edf 
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 136MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1529792134> | Found inferred clock led|refclk with period 8.17ns. Please declare a user-defined clock on object "p:refclk"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sun Jun 24 00:15:33 2018
#


Top view:               led
Requested Frequency:    122.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1529792134> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1529792134> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: -1.442

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
led|refclk         122.4 MHz     104.1 MHz     8.169         9.610         -1.442     inferred     Autoconstr_clkgroup_0
========================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                  |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------
Starting    Ending      |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------
led|refclk  led|refclk  |  8.169       -1.442  |  No paths    -      |  No paths    -      |  No paths    -    
===============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: led|refclk</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

              Starting                                         Arrival           
Instance      Reference      Type        Pin     Net           Time        Slack 
              Clock                                                              
---------------------------------------------------------------------------------
count[0]      led|refclk     SB_DFFR     Q       count[0]      0.540       -1.442
count[6]      led|refclk     SB_DFFR     Q       count[6]      0.540       -1.428
count[7]      led|refclk     SB_DFFR     Q       count[7]      0.540       -1.421
count[1]      led|refclk     SB_DFFR     Q       count[1]      0.540       -1.393
count[8]      led|refclk     SB_DFFR     Q       count[8]      0.540       -1.393
count[16]     led|refclk     SB_DFFR     Q       count[16]     0.540       -1.379
count[2]      led|refclk     SB_DFFR     Q       count[2]      0.540       -1.371
count[15]     led|refclk     SB_DFFR     Q       count[15]     0.540       -1.371
count[17]     led|refclk     SB_DFFR     Q       count[17]     0.540       -1.351
count[9]      led|refclk     SB_DFFR     Q       count[9]      0.540       -1.329
=================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

              Starting                                           Required           
Instance      Reference      Type        Pin     Net             Time         Slack 
              Clock                                                                 
------------------------------------------------------------------------------------
count[4]      led|refclk     SB_DFFR     D       count_3[4]      8.063        -1.442
count[6]      led|refclk     SB_DFFR     D       count_3[6]      8.063        -1.442
count[7]      led|refclk     SB_DFFR     D       count_3[7]      8.063        -1.442
count[8]      led|refclk     SB_DFFR     D       count_3[8]      8.063        -1.442
count[9]      led|refclk     SB_DFFR     D       count_3[9]      8.063        -1.442
count[10]     led|refclk     SB_DFFR     D       count_3[10]     8.063        -1.442
count[11]     led|refclk     SB_DFFR     D       count_3[11]     8.063        -1.442
count[14]     led|refclk     SB_DFFR     D       count_3[14]     8.063        -1.442
count[15]     led|refclk     SB_DFFR     D       count_3[15]     8.063        -1.442
count[17]     led|refclk     SB_DFFR     D       count_3[17]     8.063        -1.442
====================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="C:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.srr:srsfC:\Projekte\Software\Eigene_Software\embedded_software\Tutorials\VHDL\Blink_Leds+Reset\Blink_Leds_Reset\Blink_Leds_Reset_Implmnt\Blink_Leds_Reset.srs:fp:20561:22001:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[4] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[4]                     SB_LUT4     I0       In      -         7.549       -         
count_RNO[4]                     SB_LUT4     O        Out     0.449     7.998       -         
count_3[4]                       Net         -        -       1.507     -           1         
count[4]                         SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            led_1 / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
led_1_RNO                        SB_LUT4     I0       In      -         7.549       -         
led_1_RNO                        SB_LUT4     O        Out     0.449     7.998       -         
Tescht\.un16_count               Net         -        -       1.507     -           1         
led_1                            SB_DFFS     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[21] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[21]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[21]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[21]                      Net         -        -       1.507     -           1         
count[21]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[20] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[20]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[20]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[20]                      Net         -        -       1.507     -           1         
count[20]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.169
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         8.063

    - Propagation time:                      9.505
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.442

    Number of logic level(s):                4
    Starting point:                          count[0] / Q
    Ending point:                            count[15] / D
    The start point is clocked by            led|refclk [rising] on pin C
    The end   point is clocked by            led|refclk [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
count[0]                         SB_DFFR     Q        Out     0.540     0.540       -         
count[0]                         Net         -        -       1.599     -           5         
count_RNIAG97[1]                 SB_LUT4     I0       In      -         2.139       -         
count_RNIAG97[1]                 SB_LUT4     O        Out     0.449     2.588       -         
count_RNIAG97[1]                 Net         -        -       1.371     -           1         
count_RNINN8I[4]                 SB_LUT4     I1       In      -         3.959       -         
count_RNINN8I[4]                 SB_LUT4     O        Out     0.400     4.359       -         
Tescht\.un14_countlto21_a0_1     Net         -        -       1.371     -           1         
count_RNIBDEJ3[10]               SB_LUT4     I0       In      -         5.729       -         
count_RNIBDEJ3[10]               SB_LUT4     O        Out     0.449     6.178       -         
count_RNIBDEJ3[10]               Net         -        -       1.371     -           14        
count_RNO[15]                    SB_LUT4     I0       In      -         7.549       -         
count_RNO[15]                    SB_LUT4     O        Out     0.449     7.998       -         
count_3[15]                      Net         -        -       1.507     -           1         
count[15]                        SB_DFFR     D        In      -         9.505       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.610 is 2.391(24.9%) logic and 7.219(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)

---------------------------------------
<a name=resourceUsage17></a>Resource Usage Report for led </a>

Mapping to part: ice40hx1kvq100
Cell usage:
SB_CARRY        20 uses
SB_DFFR         22 uses
SB_DFFS         2 uses
SB_GB           1 use
SB_LUT4         54 uses

I/O ports: 6
I/O primitives: 6
SB_GB_IO       1 use
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   led|refclk: 1

@S |Mapping Summary:
Total  LUTs: 54 (4%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 54 = 54 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun Jun 24 00:15:33 2018

###########################################################]

</pre></samp></body></html>
