// Seed: 2507286697
module module_0 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    output uwire id_3,
    input supply0 id_4,
    input tri id_5,
    output tri id_6,
    input supply1 id_7,
    output wor id_8,
    input uwire id_9,
    input uwire id_10,
    output tri id_11,
    input wand id_12,
    input wire id_13
);
  assign id_3 = id_9;
  wire id_15;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    input uwire id_2,
    input wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wand id_8,
    input tri0 id_9,
    output tri0 id_10,
    output tri0 id_11,
    output wor id_12
    , id_20,
    input wand id_13,
    inout tri0 id_14,
    output wire id_15,
    input wor id_16,
    output wor id_17,
    output wand id_18
);
  wire id_21;
  tri1 id_22 = id_8;
  wire id_23;
  module_0(
      id_0, id_6, id_2, id_10, id_3, id_0, id_14, id_2, id_10, id_9, id_14, id_22, id_7, id_14
  );
  wire id_24;
  assign id_17 = id_3;
endmodule
