{"files":[{"patch":"@@ -2027,1 +2027,1 @@\n-  const VectorRegister v_sum    =  v0;\n+  const VectorRegister v_sum    = v2;\n@@ -2029,3 +2029,3 @@\n-  const VectorRegister v_src    =  v8;\n-  const VectorRegister v_coeffs = v16;\n-  const VectorRegister v_tmp    = v24;\n+  const VectorRegister v_src    = v4;\n+  const VectorRegister v_coeffs = v6;\n+  const VectorRegister v_tmp    = v8;\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"},{"patch":"@@ -945,85 +945,0 @@\n-\/\/ class for vector register v12\n-reg_class v12_reg(\n-    V12, V12_H, V12_J, V12_K\n-);\n-\n-\/\/ class for vector register v13\n-reg_class v13_reg(\n-    V13, V13_H, V13_J, V13_K\n-);\n-\n-\/\/ class for vector register v14\n-reg_class v14_reg(\n-    V14, V14_H, V14_J, V14_K\n-);\n-\n-\/\/ class for vector register v15\n-reg_class v15_reg(\n-    V15, V15_H, V15_J, V15_K\n-);\n-\n-\/\/ class for vector register v16\n-reg_class v16_reg(\n-    V16, V16_H, V16_J, V16_K\n-);\n-\n-\/\/ class for vector register v17\n-reg_class v17_reg(\n-    V17, V17_H, V17_J, V17_K\n-);\n-\n-\/\/ class for vector register v18\n-reg_class v18_reg(\n-    V18, V18_H, V18_J, V18_K\n-);\n-\n-\/\/ class for vector register v19\n-reg_class v19_reg(\n-    V19, V19_H, V19_J, V19_K\n-);\n-\n-\/\/ class for vector register v20\n-reg_class v20_reg(\n-    V20, V20_H, V20_J, V20_K\n-);\n-\n-\/\/ class for vector register v21\n-reg_class v21_reg(\n-    V21, V21_H, V21_J, V21_K\n-);\n-\n-\/\/ class for vector register v22\n-reg_class v22_reg(\n-    V22, V22_H, V22_J, V22_K\n-);\n-\n-\/\/ class for vector register v23\n-reg_class v23_reg(\n-    V23, V23_H, V23_J, V23_K\n-);\n-\n-\/\/ class for vector register v24\n-reg_class v24_reg(\n-    V24, V24_H, V24_J, V24_K\n-);\n-\n-\/\/ class for vector register v25\n-reg_class v25_reg(\n-    V25, V25_H, V25_J, V25_K\n-);\n-\n-\/\/ class for vector register v26\n-reg_class v26_reg(\n-    V26, V26_H, V26_J, V26_K\n-);\n-\n-\/\/ class for vector register v27\n-reg_class v27_reg(\n-    V27, V27_H, V27_J, V27_K\n-);\n-\n-\/\/ class for vector register v28\n-reg_class v28_reg(\n-    V28, V28_H, V28_J, V28_K\n-);\n-\n@@ -3532,170 +3447,0 @@\n-operand vReg_V12()\n-%{\n-  constraint(ALLOC_IN_RC(v12_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V13()\n-%{\n-  constraint(ALLOC_IN_RC(v13_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V14()\n-%{\n-  constraint(ALLOC_IN_RC(v14_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V15()\n-%{\n-  constraint(ALLOC_IN_RC(v15_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V16()\n-%{\n-  constraint(ALLOC_IN_RC(v16_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V17()\n-%{\n-  constraint(ALLOC_IN_RC(v17_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V18()\n-%{\n-  constraint(ALLOC_IN_RC(v18_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V19()\n-%{\n-  constraint(ALLOC_IN_RC(v19_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V20()\n-%{\n-  constraint(ALLOC_IN_RC(v20_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V21()\n-%{\n-  constraint(ALLOC_IN_RC(v21_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V22()\n-%{\n-  constraint(ALLOC_IN_RC(v22_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V23()\n-%{\n-  constraint(ALLOC_IN_RC(v23_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V24()\n-%{\n-  constraint(ALLOC_IN_RC(v24_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V25()\n-%{\n-  constraint(ALLOC_IN_RC(v25_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V26()\n-%{\n-  constraint(ALLOC_IN_RC(v26_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V27()\n-%{\n-  constraint(ALLOC_IN_RC(v27_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n-operand vReg_V28()\n-%{\n-  constraint(ALLOC_IN_RC(v28_reg));\n-  match(VecA);\n-  match(vReg);\n-  op_cost(0);\n-  format %{ %}\n-  interface(REG_INTER);\n-%}\n-\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":0,"deletions":255,"binary":false,"changes":255,"status":"modified"},{"patch":"@@ -4084,7 +4084,2 @@\n-                          vReg_V4   v4, vReg_V5   v5, vReg_V6   v6, vReg_V7   v7,\n-                          vReg_V8   v8, vReg_V9   v9, vReg_V10 v10, vReg_V11 v11,\n-                          vReg_V12 v12, vReg_V13 v13, vReg_V14 v14, vReg_V15 v15,\n-                          vReg_V16 v16, vReg_V17 v17, vReg_V18 v18, vReg_V19 v19,\n-                          vReg_V20 v20, vReg_V21 v21, vReg_V22 v22, vReg_V23 v23,\n-                          vReg_V24 v24, vReg_V25 v25, vReg_V26 v26, vReg_V27 v27,\n-                          vReg_V28 v28,\n+                          vReg_V2 v2, vReg_V3 v3, vReg_V4 v4, vReg_V5 v5,\n+                          vReg_V6 v6, vReg_V7 v7, vReg_V8 v8, vReg_V9 v9,\n@@ -4097,4 +4092,2 @@\n-         TEMP  v4, TEMP  v5, TEMP  v6, TEMP  v7, TEMP  v8, TEMP  v9, TEMP v10, TEMP v11,\n-         TEMP v12, TEMP v13, TEMP v14, TEMP v15, TEMP v16, TEMP v17, TEMP v18, TEMP v19,\n-         TEMP v20, TEMP v21, TEMP v22, TEMP v23, TEMP v24, TEMP v25, TEMP v26, TEMP v27,\n-         TEMP v28, TEMP tmp1, TEMP tmp2, TEMP tmp3, KILL cr);\n+         TEMP  v2, TEMP  v3, TEMP  v4, TEMP  v5, TEMP  v6, TEMP  v7, TEMP v8, TEMP v9,\n+         TEMP tmp1, TEMP tmp2, TEMP tmp3, KILL cr);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad","additions":4,"deletions":11,"binary":false,"changes":15,"status":"modified"},{"patch":"@@ -6585,0 +6585,1 @@\n+    assert(UseRVV, \"sanity\");\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":1,"deletions":0,"binary":false,"changes":1,"status":"modified"}]}