// Seed: 1540525257
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    output logic id_4,
    input tri1 id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri id_9
);
  assign id_1 = id_8;
  nmos #1  (
      .id_0(1 && -1'b0), .id_1(('b0 / id_5 - (id_6 == id_9))), .id_2(id_7), .id_3(1'b0), .id_4(id_8)
  );
  always id_4 <= 1'b0;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12
  );
endmodule
