// Seed: 1313296834
module module_0 (
    output tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wire id_3,
    input tri1 id_4,
    output wire id_5
    , id_9, id_10,
    output wand id_6,
    input supply0 id_7
);
  always force id_0 = 1;
endmodule
module module_1 (
    input  wor   id_0,
    input  wor   id_1,
    output uwire id_2
);
  assign id_2 = id_0 ? 1 : 1 == 1;
  assign id_2 = 1 - id_0;
  wire id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
