--
--	Conversion of PowerSuplyUnit.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Sun May 14 11:41:55 2017
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
TERMINAL \ADC_VoltageChanelB:Net_248\ : bit;
TERMINAL \ADC_VoltageChanelB:Net_233\ : bit;
SIGNAL Net_518 : bit;
SIGNAL \ADC_VoltageChanelB:vp_ctl_0\ : bit;
SIGNAL \ADC_VoltageChanelB:vp_ctl_2\ : bit;
SIGNAL \ADC_VoltageChanelB:vn_ctl_1\ : bit;
SIGNAL \ADC_VoltageChanelB:vn_ctl_3\ : bit;
SIGNAL \ADC_VoltageChanelB:vp_ctl_1\ : bit;
SIGNAL \ADC_VoltageChanelB:vp_ctl_3\ : bit;
SIGNAL \ADC_VoltageChanelB:vn_ctl_0\ : bit;
SIGNAL \ADC_VoltageChanelB:vn_ctl_2\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_376\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_188\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_221\ : bit;
TERMINAL VoltChB : bit;
TERMINAL \ADC_VoltageChanelB:Net_126\ : bit;
TERMINAL \ADC_VoltageChanelB:Net_215\ : bit;
TERMINAL \ADC_VoltageChanelB:Net_257\ : bit;
SIGNAL \ADC_VoltageChanelB:soc\ : bit;
SIGNAL zero : bit;
SIGNAL \ADC_VoltageChanelB:Net_252\ : bit;
SIGNAL Net_521 : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_11\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_10\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_9\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_8\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_7\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_6\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_5\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_4\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_3\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_2\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_1\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_207_0\ : bit;
TERMINAL \ADC_VoltageChanelB:Net_210\ : bit;
SIGNAL \ADC_VoltageChanelB:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_VoltageChanelB:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_VoltageChanelB:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_VoltageChanelB:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL one : bit;
SIGNAL \ADC_VoltageChanelB:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_VoltageChanelB:Net_149\ : bit;
TERMINAL \ADC_VoltageChanelB:Net_209\ : bit;
TERMINAL \ADC_VoltageChanelB:Net_255\ : bit;
TERMINAL \ADC_VoltageChanelB:Net_368\ : bit;
SIGNAL \ADC_VoltageChanelB:Net_381\ : bit;
SIGNAL tmpOE__AGND_net_0 : bit;
SIGNAL tmpFB_0__AGND_net_0 : bit;
TERMINAL Net_12 : bit;
SIGNAL tmpIO_0__AGND_net_0 : bit;
TERMINAL tmpSIOVREF__AGND_net_0 : bit;
SIGNAL tmpINTERRUPT_0__AGND_net_0 : bit;
TERMINAL \ADC_Current:Net_690\ : bit;
TERMINAL \ADC_Current:Net_35\ : bit;
TERMINAL \ADC_Current:Net_34\ : bit;
TERMINAL \ADC_Current:Net_677\ : bit;
SIGNAL \ADC_Current:Net_488\ : bit;
TERMINAL Net_7 : bit;
TERMINAL \ADC_Current:Net_520\ : bit;
SIGNAL \ADC_Current:Net_481\ : bit;
SIGNAL \ADC_Current:Net_482\ : bit;
SIGNAL \ADC_Current:mod_reset\ : bit;
SIGNAL \ADC_Current:Net_93\ : bit;
TERMINAL \ADC_Current:Net_573\ : bit;
TERMINAL \ADC_Current:Net_41\ : bit;
TERMINAL \ADC_Current:Net_109\ : bit;
SIGNAL \ADC_Current:aclock\ : bit;
SIGNAL \ADC_Current:mod_dat_3\ : bit;
SIGNAL \ADC_Current:mod_dat_2\ : bit;
SIGNAL \ADC_Current:mod_dat_1\ : bit;
SIGNAL \ADC_Current:mod_dat_0\ : bit;
SIGNAL \ADC_Current:Net_245_7\ : bit;
SIGNAL \ADC_Current:Net_245_6\ : bit;
SIGNAL \ADC_Current:Net_245_5\ : bit;
SIGNAL \ADC_Current:Net_245_4\ : bit;
SIGNAL \ADC_Current:Net_245_3\ : bit;
SIGNAL \ADC_Current:Net_245_2\ : bit;
SIGNAL \ADC_Current:Net_245_1\ : bit;
SIGNAL \ADC_Current:Net_245_0\ : bit;
TERMINAL \ADC_Current:Net_352\ : bit;
SIGNAL \ADC_Current:tmpOE__Bypass_P32_net_0\ : bit;
SIGNAL \ADC_Current:tmpFB_0__Bypass_P32_net_0\ : bit;
TERMINAL \ADC_Current:Net_23\ : bit;
SIGNAL \ADC_Current:tmpIO_0__Bypass_P32_net_0\ : bit;
TERMINAL \ADC_Current:tmpSIOVREF__Bypass_P32_net_0\ : bit;
SIGNAL \ADC_Current:tmpINTERRUPT_0__Bypass_P32_net_0\ : bit;
TERMINAL \ADC_Current:Net_257\ : bit;
TERMINAL \ADC_Current:Net_249\ : bit;
TERMINAL Net_8 : bit;
SIGNAL Net_10 : bit;
SIGNAL \ADC_Current:Net_250\ : bit;
SIGNAL \ADC_Current:Net_252\ : bit;
SIGNAL \ADC_Current:soc\ : bit;
SIGNAL \ADC_Current:Net_268\ : bit;
SIGNAL \ADC_Current:Net_270\ : bit;
TERMINAL \PGA_1:Net_17\ : bit;
TERMINAL PosVoltChA : bit;
SIGNAL \PGA_1:Net_37\ : bit;
SIGNAL \PGA_1:Net_40\ : bit;
SIGNAL \PGA_1:Net_38\ : bit;
SIGNAL \PGA_1:Net_39\ : bit;
SIGNAL \PGA_1:Net_41\ : bit;
TERMINAL Net_155 : bit;
TERMINAL NegVoltChA : bit;
TERMINAL \PGA_1:Net_75\ : bit;
SIGNAL AMuxHw_1_Decoder_enable : bit;
SIGNAL AMuxHw_1_Decoder_is_active : bit;
SIGNAL cmp_vv_vv_MODGEN_1 : bit;
SIGNAL Net_168 : bit;
SIGNAL AMuxHw_1_Decoder_old_id_0 : bit;
SIGNAL Net_174 : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_0 : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_1 : bit;
TERMINAL NegCurChA : bit;
TERMINAL PosCurChA : bit;
TERMINAL NegCurChB : bit;
TERMINAL PosCurChB : bit;
TERMINAL \ADC_VoltageChanelA:Net_248\ : bit;
TERMINAL \ADC_VoltageChanelA:Net_233\ : bit;
SIGNAL Net_158 : bit;
SIGNAL \ADC_VoltageChanelA:vp_ctl_0\ : bit;
SIGNAL \ADC_VoltageChanelA:vp_ctl_2\ : bit;
SIGNAL \ADC_VoltageChanelA:vn_ctl_1\ : bit;
SIGNAL \ADC_VoltageChanelA:vn_ctl_3\ : bit;
SIGNAL \ADC_VoltageChanelA:vp_ctl_1\ : bit;
SIGNAL \ADC_VoltageChanelA:vp_ctl_3\ : bit;
SIGNAL \ADC_VoltageChanelA:vn_ctl_0\ : bit;
SIGNAL \ADC_VoltageChanelA:vn_ctl_2\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_376\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_188\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_221\ : bit;
TERMINAL \ADC_VoltageChanelA:Net_126\ : bit;
TERMINAL \ADC_VoltageChanelA:Net_215\ : bit;
TERMINAL \ADC_VoltageChanelA:Net_257\ : bit;
SIGNAL \ADC_VoltageChanelA:soc\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_252\ : bit;
SIGNAL Net_161 : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_11\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_10\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_9\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_8\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_7\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_6\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_5\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_4\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_3\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_2\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_1\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_207_0\ : bit;
TERMINAL \ADC_VoltageChanelA:Net_210\ : bit;
SIGNAL \ADC_VoltageChanelA:tmpOE__Bypass_net_0\ : bit;
SIGNAL \ADC_VoltageChanelA:tmpFB_0__Bypass_net_0\ : bit;
SIGNAL \ADC_VoltageChanelA:tmpIO_0__Bypass_net_0\ : bit;
TERMINAL \ADC_VoltageChanelA:tmpSIOVREF__Bypass_net_0\ : bit;
SIGNAL \ADC_VoltageChanelA:tmpINTERRUPT_0__Bypass_net_0\ : bit;
TERMINAL \ADC_VoltageChanelA:Net_149\ : bit;
TERMINAL \ADC_VoltageChanelA:Net_209\ : bit;
TERMINAL \ADC_VoltageChanelA:Net_255\ : bit;
TERMINAL \ADC_VoltageChanelA:Net_368\ : bit;
SIGNAL \ADC_VoltageChanelA:Net_381\ : bit;
TERMINAL Net_14681 : bit;
TERMINAL Net_5372 : bit;
TERMINAL Net_228 : bit;
TERMINAL Net_285 : bit;
TERMINAL Net_283 : bit;
TERMINAL Net_5456 : bit;
TERMINAL Net_227 : bit;
TERMINAL Net_10298 : bit;
TERMINAL Net_415 : bit;
TERMINAL Net_510 : bit;
TERMINAL Net_418 : bit;
TERMINAL Net_1911 : bit;
TERMINAL Net_246 : bit;
TERMINAL Net_2396 : bit;
TERMINAL Net_251 : bit;
SIGNAL tmpOE__O_OUT_POLARITY_net_0 : bit;
SIGNAL tmpFB_0__O_OUT_POLARITY_net_0 : bit;
SIGNAL tmpIO_0__O_OUT_POLARITY_net_0 : bit;
TERMINAL tmpSIOVREF__O_OUT_POLARITY_net_0 : bit;
TERMINAL Net_10201 : bit;
SIGNAL tmpINTERRUPT_0__O_OUT_POLARITY_net_0 : bit;
TERMINAL Net_281 : bit;
TERMINAL Net_282 : bit;
TERMINAL Net_284 : bit;
TERMINAL Net_336 : bit;
TERMINAL Net_4459 : bit;
TERMINAL Net_292 : bit;
TERMINAL Net_294 : bit;
TERMINAL Net_304 : bit;
TERMINAL Net_297 : bit;
SIGNAL tmpOE__O_PwmChA_net_0 : bit;
SIGNAL PwmChA : bit;
SIGNAL tmpFB_0__O_PwmChA_net_0 : bit;
SIGNAL tmpIO_0__O_PwmChA_net_0 : bit;
TERMINAL tmpSIOVREF__O_PwmChA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__O_PwmChA_net_0 : bit;
SIGNAL tmpOE__O_OnChA_net_0 : bit;
SIGNAL OnChA : bit;
SIGNAL tmpFB_0__O_OnChA_net_0 : bit;
SIGNAL tmpIO_0__O_OnChA_net_0 : bit;
TERMINAL tmpSIOVREF__O_OnChA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__O_OnChA_net_0 : bit;
TERMINAL Net_4555 : bit;
TERMINAL Net_4570 : bit;
SIGNAL tmpOE__O_PwmChB_net_0 : bit;
SIGNAL PwmChB : bit;
SIGNAL tmpFB_0__O_PwmChB_net_0 : bit;
SIGNAL tmpIO_0__O_PwmChB_net_0 : bit;
TERMINAL tmpSIOVREF__O_PwmChB_net_0 : bit;
TERMINAL Net_388 : bit;
SIGNAL tmpINTERRUPT_0__O_PwmChB_net_0 : bit;
SIGNAL tmpOE__O_OnChB_net_0 : bit;
SIGNAL OnChB : bit;
SIGNAL tmpFB_0__O_OnChB_net_0 : bit;
SIGNAL tmpIO_0__O_OnChB_net_0 : bit;
TERMINAL tmpSIOVREF__O_OnChB_net_0 : bit;
TERMINAL Net_392 : bit;
SIGNAL tmpINTERRUPT_0__O_OnChB_net_0 : bit;
TERMINAL Net_311 : bit;
TERMINAL Net_313 : bit;
SIGNAL tmpOE__I_NegCurChA_net_0 : bit;
SIGNAL tmpFB_0__I_NegCurChA_net_0 : bit;
SIGNAL tmpIO_0__I_NegCurChA_net_0 : bit;
TERMINAL tmpSIOVREF__I_NegCurChA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_NegCurChA_net_0 : bit;
SIGNAL tmpOE__I_PosCurChA_net_0 : bit;
SIGNAL tmpFB_0__I_PosCurChA_net_0 : bit;
SIGNAL tmpIO_0__I_PosCurChA_net_0 : bit;
TERMINAL tmpSIOVREF__I_PosCurChA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_PosCurChA_net_0 : bit;
TERMINAL Net_325 : bit;
TERMINAL Net_327 : bit;
SIGNAL tmpOE__I_NegCurChB_net_0 : bit;
SIGNAL tmpFB_0__I_NegCurChB_net_0 : bit;
SIGNAL tmpIO_0__I_NegCurChB_net_0 : bit;
TERMINAL tmpSIOVREF__I_NegCurChB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_NegCurChB_net_0 : bit;
SIGNAL tmpOE__I_PosCurChB_net_0 : bit;
SIGNAL tmpFB_0__I_PosCurChB_net_0 : bit;
SIGNAL tmpIO_0__I_PosCurChB_net_0 : bit;
TERMINAL tmpSIOVREF__I_PosCurChB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_PosCurChB_net_0 : bit;
TERMINAL Net_339 : bit;
TERMINAL Net_340 : bit;
TERMINAL Net_342 : bit;
TERMINAL Net_402 : bit;
TERMINAL Net_399 : bit;
TERMINAL Net_397 : bit;
TERMINAL Net_309 : bit;
TERMINAL Net_4701 : bit;
TERMINAL Net_411 : bit;
TERMINAL Net_414 : bit;
TERMINAL Net_410 : bit;
TERMINAL Net_413 : bit;
TERMINAL Net_412 : bit;
TERMINAL Net_1410 : bit;
TERMINAL Net_10506 : bit;
TERMINAL Net_1237 : bit;
TERMINAL Net_440 : bit;
SIGNAL tmpOE__I_VoltChB_net_0 : bit;
SIGNAL tmpFB_0__I_VoltChB_net_0 : bit;
SIGNAL tmpIO_0__I_VoltChB_net_0 : bit;
TERMINAL tmpSIOVREF__I_VoltChB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_VoltChB_net_0 : bit;
TERMINAL Net_2647 : bit;
SIGNAL tmpOE__I_PosVoltChA_net_0 : bit;
SIGNAL tmpFB_0__I_PosVoltChA_net_0 : bit;
SIGNAL tmpIO_0__I_PosVoltChA_net_0 : bit;
TERMINAL tmpSIOVREF__I_PosVoltChA_net_0 : bit;
TERMINAL Net_506 : bit;
SIGNAL tmpINTERRUPT_0__I_PosVoltChA_net_0 : bit;
TERMINAL Net_2646 : bit;
SIGNAL tmpOE__I_NegVoltChA_net_0 : bit;
SIGNAL tmpFB_0__I_NegVoltChA_net_0 : bit;
SIGNAL tmpIO_0__I_NegVoltChA_net_0 : bit;
TERMINAL tmpSIOVREF__I_NegVoltChA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_NegVoltChA_net_0 : bit;
TERMINAL Net_505 : bit;
TERMINAL Net_547 : bit;
TERMINAL Net_548 : bit;
TERMINAL Net_580 : bit;
SIGNAL \AdcCurrentChanel:clk\ : bit;
SIGNAL \AdcCurrentChanel:rst\ : bit;
SIGNAL \AdcCurrentChanel:control_out_0\ : bit;
SIGNAL Net_9063 : bit;
SIGNAL \AdcCurrentChanel:control_out_1\ : bit;
SIGNAL Net_9064 : bit;
SIGNAL \AdcCurrentChanel:control_out_2\ : bit;
SIGNAL Net_9065 : bit;
SIGNAL \AdcCurrentChanel:control_out_3\ : bit;
SIGNAL Net_9067 : bit;
SIGNAL \AdcCurrentChanel:control_out_4\ : bit;
SIGNAL Net_9068 : bit;
SIGNAL \AdcCurrentChanel:control_out_5\ : bit;
SIGNAL Net_9069 : bit;
SIGNAL \AdcCurrentChanel:control_out_6\ : bit;
SIGNAL Net_9070 : bit;
SIGNAL \AdcCurrentChanel:control_out_7\ : bit;
SIGNAL \AdcCurrentChanel:control_7\ : bit;
SIGNAL \AdcCurrentChanel:control_6\ : bit;
SIGNAL \AdcCurrentChanel:control_5\ : bit;
SIGNAL \AdcCurrentChanel:control_4\ : bit;
SIGNAL \AdcCurrentChanel:control_3\ : bit;
SIGNAL \AdcCurrentChanel:control_2\ : bit;
SIGNAL \AdcCurrentChanel:control_1\ : bit;
SIGNAL \AdcCurrentChanel:control_0\ : bit;
TERMINAL Net_579 : bit;
TERMINAL Net_578 : bit;
TERMINAL Net_582 : bit;
TERMINAL Net_587 : bit;
TERMINAL Net_588 : bit;
TERMINAL Net_651 : bit;
TERMINAL Net_590 : bit;
TERMINAL Net_591 : bit;
TERMINAL Net_654 : bit;
SIGNAL tmpOE__O_LCD_WR_net_0 : bit;
SIGNAL tmpFB_0__O_LCD_WR_net_0 : bit;
SIGNAL tmpIO_0__O_LCD_WR_net_0 : bit;
TERMINAL tmpSIOVREF__O_LCD_WR_net_0 : bit;
SIGNAL tmpINTERRUPT_0__O_LCD_WR_net_0 : bit;
SIGNAL tmpOE__O_LCD_RD_net_0 : bit;
SIGNAL tmpFB_0__O_LCD_RD_net_0 : bit;
SIGNAL tmpIO_0__O_LCD_RD_net_0 : bit;
TERMINAL tmpSIOVREF__O_LCD_RD_net_0 : bit;
SIGNAL tmpINTERRUPT_0__O_LCD_RD_net_0 : bit;
SIGNAL tmpOE__O_LCD_CD_net_0 : bit;
SIGNAL tmpFB_0__O_LCD_CD_net_0 : bit;
SIGNAL tmpIO_0__O_LCD_CD_net_0 : bit;
TERMINAL tmpSIOVREF__O_LCD_CD_net_0 : bit;
TERMINAL Net_608 : bit;
SIGNAL tmpINTERRUPT_0__O_LCD_CD_net_0 : bit;
SIGNAL tmpOE__O_LCD_RES_net_0 : bit;
SIGNAL tmpFB_0__O_LCD_RES_net_0 : bit;
SIGNAL tmpIO_0__O_LCD_RES_net_0 : bit;
TERMINAL tmpSIOVREF__O_LCD_RES_net_0 : bit;
TERMINAL Net_586 : bit;
SIGNAL tmpINTERRUPT_0__O_LCD_RES_net_0 : bit;
SIGNAL tmpOE__LCD_DB_net_7 : bit;
SIGNAL tmpOE__LCD_DB_net_6 : bit;
SIGNAL tmpOE__LCD_DB_net_5 : bit;
SIGNAL tmpOE__LCD_DB_net_4 : bit;
SIGNAL tmpOE__LCD_DB_net_3 : bit;
SIGNAL tmpOE__LCD_DB_net_2 : bit;
SIGNAL tmpOE__LCD_DB_net_1 : bit;
SIGNAL tmpOE__LCD_DB_net_0 : bit;
SIGNAL tmpFB_7__LCD_DB_net_7 : bit;
SIGNAL tmpFB_7__LCD_DB_net_6 : bit;
SIGNAL tmpFB_7__LCD_DB_net_5 : bit;
SIGNAL tmpFB_7__LCD_DB_net_4 : bit;
SIGNAL tmpFB_7__LCD_DB_net_3 : bit;
SIGNAL tmpFB_7__LCD_DB_net_2 : bit;
SIGNAL tmpFB_7__LCD_DB_net_1 : bit;
SIGNAL tmpFB_7__LCD_DB_net_0 : bit;
SIGNAL Net_9605 : bit;
SIGNAL Net_9612 : bit;
SIGNAL Net_9611 : bit;
SIGNAL Net_9610 : bit;
SIGNAL Net_9609 : bit;
SIGNAL Net_9608 : bit;
SIGNAL Net_9607 : bit;
SIGNAL Net_9606 : bit;
TERMINAL tmpSIOVREF__LCD_DB_net_0 : bit;
TERMINAL Net_645 : bit;
TERMINAL Net_648 : bit;
TERMINAL Net_641 : bit;
TERMINAL Net_639 : bit;
TERMINAL Net_637 : bit;
TERMINAL Net_635 : bit;
TERMINAL Net_633 : bit;
TERMINAL Net_632 : bit;
SIGNAL tmpINTERRUPT_0__LCD_DB_net_0 : bit;
TERMINAL Net_649 : bit;
TERMINAL Net_310 : bit;
SIGNAL tmpOE__O_OUT_ON_net_0 : bit;
SIGNAL tmpFB_0__O_OUT_ON_net_0 : bit;
SIGNAL tmpIO_0__O_OUT_ON_net_0 : bit;
TERMINAL tmpSIOVREF__O_OUT_ON_net_0 : bit;
TERMINAL Net_14532 : bit;
SIGNAL tmpINTERRUPT_0__O_OUT_ON_net_0 : bit;
SIGNAL tmpOE__O_LCD_BKL_net_0 : bit;
SIGNAL tmpFB_0__O_LCD_BKL_net_0 : bit;
SIGNAL tmpIO_0__O_LCD_BKL_net_0 : bit;
TERMINAL tmpSIOVREF__O_LCD_BKL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__O_LCD_BKL_net_0 : bit;
SIGNAL \PWM_2:PWMUDB:km_run\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_779 : bit;
SIGNAL \PWM_2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_2:PWMUDB:control_7\ : bit;
SIGNAL \PWM_2:PWMUDB:control_6\ : bit;
SIGNAL \PWM_2:PWMUDB:control_5\ : bit;
SIGNAL \PWM_2:PWMUDB:control_4\ : bit;
SIGNAL \PWM_2:PWMUDB:control_3\ : bit;
SIGNAL \PWM_2:PWMUDB:control_2\ : bit;
SIGNAL \PWM_2:PWMUDB:control_1\ : bit;
SIGNAL \PWM_2:PWMUDB:control_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_949 : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_2:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_1\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_0\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_2:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_2:PWMUDB:compare1\ : bit;
SIGNAL \PWM_2:PWMUDB:compare2\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_2:Net_101\ : bit;
SIGNAL \PWM_2:Net_96\ : bit;
SIGNAL Net_10154 : bit;
SIGNAL Net_10155 : bit;
SIGNAL \PWM_2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_2:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN1_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODIN1_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \PWM_2:PWMUDB:add_vi_vv_MODGEN_2_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_10156 : bit;
SIGNAL \PWM_2:Net_55\ : bit;
SIGNAL Net_10153 : bit;
SIGNAL \PWM_2:Net_113\ : bit;
SIGNAL \PWM_2:Net_107\ : bit;
SIGNAL \PWM_2:Net_114\ : bit;
SIGNAL \Control_Reg_1:clk\ : bit;
SIGNAL \Control_Reg_1:rst\ : bit;
SIGNAL Net_733 : bit;
SIGNAL \Control_Reg_1:control_out_0\ : bit;
SIGNAL \Control_Reg_1:control_out_1\ : bit;
SIGNAL \Control_Reg_1:control_out_2\ : bit;
SIGNAL \Control_Reg_1:control_out_3\ : bit;
SIGNAL Net_764 : bit;
SIGNAL \Control_Reg_1:control_out_4\ : bit;
SIGNAL Net_765 : bit;
SIGNAL \Control_Reg_1:control_out_5\ : bit;
SIGNAL Net_766 : bit;
SIGNAL \Control_Reg_1:control_out_6\ : bit;
SIGNAL Net_767 : bit;
SIGNAL \Control_Reg_1:control_out_7\ : bit;
SIGNAL \Control_Reg_1:control_7\ : bit;
SIGNAL \Control_Reg_1:control_6\ : bit;
SIGNAL \Control_Reg_1:control_5\ : bit;
SIGNAL \Control_Reg_1:control_4\ : bit;
SIGNAL \Control_Reg_1:control_3\ : bit;
SIGNAL \Control_Reg_1:control_2\ : bit;
SIGNAL \Control_Reg_1:control_1\ : bit;
SIGNAL \Control_Reg_1:control_0\ : bit;
TERMINAL Net_659 : bit;
TERMINAL Net_14565 : bit;
TERMINAL Net_660 : bit;
SIGNAL Net_734 : bit;
SIGNAL \PWM_1:PWMUDB:km_run\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM_1:PWMUDB:control_7\ : bit;
SIGNAL \PWM_1:PWMUDB:control_6\ : bit;
SIGNAL \PWM_1:PWMUDB:control_5\ : bit;
SIGNAL \PWM_1:PWMUDB:control_4\ : bit;
SIGNAL \PWM_1:PWMUDB:control_3\ : bit;
SIGNAL \PWM_1:PWMUDB:control_2\ : bit;
SIGNAL \PWM_1:PWMUDB:control_1\ : bit;
SIGNAL \PWM_1:PWMUDB:control_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM_1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM_1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM_1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM_1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM_1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM_1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM_1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM_1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM_1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM_1:PWMUDB:compare1\ : bit;
SIGNAL \PWM_1:PWMUDB:compare2\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM_1:Net_101\ : bit;
SIGNAL \PWM_1:Net_96\ : bit;
SIGNAL Net_736 : bit;
SIGNAL Net_737 : bit;
SIGNAL \PWM_1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM_1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN2_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODIN2_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_31\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_30\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_29\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_28\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_27\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_26\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_25\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_24\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_23\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_22\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_21\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_20\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_19\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_18\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_17\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_16\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_15\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_14\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_13\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_12\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_11\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_10\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_9\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_8\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_7\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_6\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_5\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_4\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_3\ : bit;
SIGNAL \PWM_1:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_738 : bit;
SIGNAL \PWM_1:Net_55\ : bit;
SIGNAL Net_735 : bit;
SIGNAL \PWM_1:Net_113\ : bit;
SIGNAL \PWM_1:Net_107\ : bit;
SIGNAL \PWM_1:Net_114\ : bit;
TERMINAL Net_10187 : bit;
TERMINAL Net_10186 : bit;
TERMINAL Net_10194 : bit;
TERMINAL Net_10193 : bit;
TERMINAL Net_666 : bit;
TERMINAL Net_697 : bit;
TERMINAL Net_658 : bit;
TERMINAL Net_10183 : bit;
TERMINAL Net_10172 : bit;
TERMINAL Net_10173 : bit;
TERMINAL Net_10174 : bit;
TERMINAL Net_10175 : bit;
TERMINAL Net_10176 : bit;
TERMINAL Net_10177 : bit;
TERMINAL Net_10178 : bit;
TERMINAL Net_10179 : bit;
TERMINAL Net_10180 : bit;
TERMINAL Net_10181 : bit;
TERMINAL Net_7047 : bit;
TERMINAL Net_10182 : bit;
TERMINAL Net_10184 : bit;
TERMINAL Net_10166 : bit;
TERMINAL Net_10167 : bit;
TERMINAL Net_10168 : bit;
TERMINAL Net_10169 : bit;
TERMINAL Net_10170 : bit;
TERMINAL Net_10171 : bit;
TERMINAL Net_14686 : bit;
TERMINAL Net_10274 : bit;
TERMINAL Net_10275 : bit;
TERMINAL Net_10276 : bit;
TERMINAL Net_10277 : bit;
TERMINAL Net_10278 : bit;
TERMINAL Net_10279 : bit;
TERMINAL Net_10280 : bit;
TERMINAL Net_10281 : bit;
TERMINAL Net_10282 : bit;
TERMINAL Net_10283 : bit;
TERMINAL Net_10495 : bit;
TERMINAL Net_10284 : bit;
TERMINAL Net_10267 : bit;
TERMINAL Net_10268 : bit;
TERMINAL Net_10269 : bit;
TERMINAL Net_10270 : bit;
TERMINAL Net_10271 : bit;
TERMINAL Net_10272 : bit;
TERMINAL Net_10273 : bit;
TERMINAL Net_10266 : bit;
TERMINAL Net_10296 : bit;
TERMINAL Net_14670 : bit;
TERMINAL Net_14666 : bit;
TERMINAL Net_14679 : bit;
TERMINAL Net_7492 : bit;
TERMINAL Net_7494 : bit;
TERMINAL Net_7493 : bit;
TERMINAL Net_10196 : bit;
TERMINAL Net_10200 : bit;
TERMINAL Net_10199 : bit;
TERMINAL Net_10285 : bit;
TERMINAL Net_10289 : bit;
TERMINAL Net_10288 : bit;
TERMINAL Net_10287 : bit;
TERMINAL Net_10357 : bit;
TERMINAL Net_10426 : bit;
TERMINAL Net_10425 : bit;
TERMINAL Net_10310 : bit;
TERMINAL Net_10306 : bit;
TERMINAL Net_10309 : bit;
TERMINAL Net_10307 : bit;
TERMINAL Net_10311 : bit;
TERMINAL Net_10308 : bit;
TERMINAL Net_10417 : bit;
TERMINAL Net_10420 : bit;
TERMINAL Net_10418 : bit;
TERMINAL Net_10423 : bit;
TERMINAL Net_10419 : bit;
SIGNAL tmpOE__I_MultiJogA_net_0 : bit;
SIGNAL Net_10348 : bit;
SIGNAL tmpIO_0__I_MultiJogA_net_0 : bit;
TERMINAL tmpSIOVREF__I_MultiJogA_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_MultiJogA_net_0 : bit;
TERMINAL Net_10427 : bit;
TERMINAL Net_10430 : bit;
TERMINAL Net_10428 : bit;
TERMINAL Net_10431 : bit;
TERMINAL Net_10429 : bit;
SIGNAL tmpOE__I_MultiJogB_net_0 : bit;
SIGNAL Net_10353 : bit;
SIGNAL tmpIO_0__I_MultiJogB_net_0 : bit;
TERMINAL tmpSIOVREF__I_MultiJogB_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_MultiJogB_net_0 : bit;
SIGNAL tmpOE__I_BtnBipolarMode_net_0 : bit;
SIGNAL Net_10432 : bit;
SIGNAL tmpIO_0__I_BtnBipolarMode_net_0 : bit;
TERMINAL tmpSIOVREF__I_BtnBipolarMode_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_BtnBipolarMode_net_0 : bit;
SIGNAL tmpOE__I_BtnOutOnSpeed_net_0 : bit;
SIGNAL Net_10424 : bit;
SIGNAL tmpIO_0__I_BtnOutOnSpeed_net_0 : bit;
TERMINAL tmpSIOVREF__I_BtnOutOnSpeed_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_BtnOutOnSpeed_net_0 : bit;
TERMINAL Net_10365 : bit;
SIGNAL tmpOE__I_BtnChangePolarity_net_0 : bit;
SIGNAL Net_10435 : bit;
SIGNAL tmpIO_0__I_BtnChangePolarity_net_0 : bit;
TERMINAL tmpSIOVREF__I_BtnChangePolarity_net_0 : bit;
TERMINAL Net_10434 : bit;
SIGNAL tmpINTERRUPT_0__I_BtnChangePolarity_net_0 : bit;
SIGNAL tmpOE__I_BtnOk_net_0 : bit;
SIGNAL Net_10366 : bit;
SIGNAL tmpIO_0__I_BtnOk_net_0 : bit;
TERMINAL tmpSIOVREF__I_BtnOk_net_0 : bit;
SIGNAL tmpINTERRUPT_0__I_BtnOk_net_0 : bit;
SIGNAL tmpOE__MouseClk_net_0 : bit;
SIGNAL tmpFB_0__MouseClk_net_0 : bit;
SIGNAL tmpIO_0__MouseClk_net_0 : bit;
TERMINAL tmpSIOVREF__MouseClk_net_0 : bit;
TERMINAL Net_925 : bit;
SIGNAL Net_10498 : bit;
TERMINAL Net_923 : bit;
TERMINAL Net_10445 : bit;
TERMINAL Net_10446 : bit;
TERMINAL Net_10447 : bit;
TERMINAL Net_10448 : bit;
TERMINAL Net_10449 : bit;
TERMINAL Net_10450 : bit;
TERMINAL Net_10451 : bit;
TERMINAL Net_10452 : bit;
TERMINAL Net_10453 : bit;
TERMINAL Net_10454 : bit;
TERMINAL Net_10438 : bit;
TERMINAL Net_10455 : bit;
TERMINAL Net_10439 : bit;
TERMINAL Net_10440 : bit;
TERMINAL Net_928 : bit;
TERMINAL Net_10441 : bit;
TERMINAL Net_10442 : bit;
TERMINAL Net_10443 : bit;
TERMINAL Net_10444 : bit;
SIGNAL tmpOE__MouseData_net_0 : bit;
SIGNAL tmpFB_0__MouseData_net_0 : bit;
SIGNAL tmpIO_0__MouseData_net_0 : bit;
TERMINAL tmpSIOVREF__MouseData_net_0 : bit;
TERMINAL Net_916 : bit;
SIGNAL tmpINTERRUPT_0__MouseData_net_0 : bit;
TERMINAL Net_14740 : bit;
TERMINAL Net_10476 : bit;
TERMINAL Net_10472 : bit;
SIGNAL tmpOE__OneWire_net_0 : bit;
SIGNAL tmpFB_0__OneWire_net_0 : bit;
SIGNAL tmpIO_0__OneWire_net_0 : bit;
TERMINAL tmpSIOVREF__OneWire_net_0 : bit;
TERMINAL Net_290 : bit;
SIGNAL tmpINTERRUPT_0__OneWire_net_0 : bit;
TERMINAL Net_2891 : bit;
TERMINAL Net_2761 : bit;
TERMINAL Net_317 : bit;
TERMINAL Net_10513 : bit;
TERMINAL Net_10514 : bit;
TERMINAL Net_10515 : bit;
TERMINAL Net_10516 : bit;
TERMINAL Net_10517 : bit;
TERMINAL Net_10518 : bit;
TERMINAL Net_10519 : bit;
TERMINAL Net_10520 : bit;
TERMINAL Net_10521 : bit;
TERMINAL Net_10522 : bit;
TERMINAL Net_10523 : bit;
TERMINAL Net_10507 : bit;
TERMINAL Net_10508 : bit;
TERMINAL Net_10509 : bit;
TERMINAL Net_10510 : bit;
TERMINAL Net_10511 : bit;
TERMINAL Net_10512 : bit;
SIGNAL tmpOE__FAN_CTRL_net_0 : bit;
SIGNAL Net_10524 : bit;
SIGNAL tmpFB_0__FAN_CTRL_net_0 : bit;
SIGNAL tmpIO_0__FAN_CTRL_net_0 : bit;
TERMINAL tmpSIOVREF__FAN_CTRL_net_0 : bit;
SIGNAL tmpINTERRUPT_0__FAN_CTRL_net_0 : bit;
SIGNAL \FanCtrl:PWMUDB:km_run\ : bit;
SIGNAL \FanCtrl:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_10540 : bit;
SIGNAL \FanCtrl:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \FanCtrl:PWMUDB:control_7\ : bit;
SIGNAL \FanCtrl:PWMUDB:control_6\ : bit;
SIGNAL \FanCtrl:PWMUDB:control_5\ : bit;
SIGNAL \FanCtrl:PWMUDB:control_4\ : bit;
SIGNAL \FanCtrl:PWMUDB:control_3\ : bit;
SIGNAL \FanCtrl:PWMUDB:control_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:control_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:control_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:ctrl_enable\ : bit;
SIGNAL \FanCtrl:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:prevCapture\ : bit;
SIGNAL \FanCtrl:PWMUDB:capt_rising\ : bit;
SIGNAL \FanCtrl:PWMUDB:capt_falling\ : bit;
SIGNAL \FanCtrl:PWMUDB:hwCapture\ : bit;
SIGNAL \FanCtrl:PWMUDB:hwEnable\ : bit;
SIGNAL \FanCtrl:PWMUDB:trig_last\ : bit;
SIGNAL \FanCtrl:PWMUDB:trig_rise\ : bit;
SIGNAL \FanCtrl:PWMUDB:trig_fall\ : bit;
SIGNAL \FanCtrl:PWMUDB:trig_out\ : bit;
SIGNAL \FanCtrl:PWMUDB:runmode_enable\ : bit;
SIGNAL \FanCtrl:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \FanCtrl:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \FanCtrl:PWMUDB:final_enable\ : bit;
SIGNAL \FanCtrl:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \FanCtrl:PWMUDB:tc_i\ : bit;
SIGNAL \FanCtrl:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \FanCtrl:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \FanCtrl:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \FanCtrl:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \FanCtrl:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \FanCtrl:PWMUDB:sc_kill\ : bit;
SIGNAL \FanCtrl:PWMUDB:min_kill\ : bit;
SIGNAL \FanCtrl:PWMUDB:final_kill\ : bit;
SIGNAL \FanCtrl:PWMUDB:km_tc\ : bit;
SIGNAL \FanCtrl:PWMUDB:db_tc\ : bit;
SIGNAL \FanCtrl:PWMUDB:dith_count_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:dith_count_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \FanCtrl:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \FanCtrl:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \FanCtrl:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \FanCtrl:PWMUDB:dith_sel\ : bit;
SIGNAL \FanCtrl:PWMUDB:reset\ : bit;
SIGNAL \FanCtrl:PWMUDB:status_6\ : bit;
SIGNAL \FanCtrl:PWMUDB:status_5\ : bit;
SIGNAL \FanCtrl:PWMUDB:status_4\ : bit;
SIGNAL \FanCtrl:PWMUDB:status_3\ : bit;
SIGNAL \FanCtrl:PWMUDB:status_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:status_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:status_0\ : bit;
SIGNAL \FanCtrl:Net_55\ : bit;
SIGNAL \FanCtrl:PWMUDB:prevCompare1\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp1\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp1_status\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp2_status\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp2\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \FanCtrl:PWMUDB:final_kill_reg\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \FanCtrl:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \FanCtrl:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \FanCtrl:PWMUDB:fifo_full\ : bit;
SIGNAL \FanCtrl:PWMUDB:cs_addr_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:cs_addr_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:cs_addr_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:final_capture\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp1_eq\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp1_less\ : bit;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:cmp2_eq\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp2_less\ : bit;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:fifo_nempty\ : bit;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \FanCtrl:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \FanCtrl:PWMUDB:compare1\ : bit;
SIGNAL \FanCtrl:PWMUDB:compare2\ : bit;
SIGNAL \FanCtrl:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \FanCtrl:PWMUDB:pwm_i\ : bit;
SIGNAL \FanCtrl:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \FanCtrl:PWMUDB:pwm1_i\ : bit;
SIGNAL \FanCtrl:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \FanCtrl:PWMUDB:pwm2_i\ : bit;
SIGNAL \FanCtrl:PWMUDB:tc_i_reg\ : bit;
SIGNAL \FanCtrl:Net_101\ : bit;
SIGNAL \FanCtrl:Net_96\ : bit;
SIGNAL Net_10542 : bit;
SIGNAL Net_10543 : bit;
SIGNAL \FanCtrl:PWMUDB:pwm_temp\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODIN3_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODIN3_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \FanCtrl:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_10544 : bit;
SIGNAL Net_10541 : bit;
SIGNAL \FanCtrl:Net_113\ : bit;
SIGNAL \FanCtrl:Net_107\ : bit;
SIGNAL \FanCtrl:Net_114\ : bit;
SIGNAL \MODULE_4:g1:a0:newa_0\ : bit;
SIGNAL \MODULE_4:g1:a0:newb_0\ : bit;
SIGNAL MODIN4_0 : bit;
SIGNAL \MODULE_4:g1:a0:dataa_0\ : bit;
SIGNAL \MODULE_4:g1:a0:datab_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \MODULE_4:g1:a0:xeq\ : bit;
SIGNAL \MODULE_4:g1:a0:xneq\ : bit;
SIGNAL \MODULE_4:g1:a0:xlt\ : bit;
SIGNAL \MODULE_4:g1:a0:xlte\ : bit;
SIGNAL \MODULE_4:g1:a0:xgt\ : bit;
SIGNAL \MODULE_4:g1:a0:xgte\ : bit;
SIGNAL \MODULE_4:lt\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:lt\:SIGNAL IS 2;
SIGNAL \MODULE_4:gt\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:gt\:SIGNAL IS 2;
SIGNAL \MODULE_4:gte\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:gte\:SIGNAL IS 2;
SIGNAL \MODULE_4:lte\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:lte\:SIGNAL IS 2;
SIGNAL \MODULE_4:neq\ : bit;
ATTRIBUTE port_state_att of \MODULE_4:neq\:SIGNAL IS 2;
SIGNAL AMuxHw_1_Decoder_old_id_0D : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_0D : bit;
SIGNAL AMuxHw_1_Decoder_one_hot_1D : bit;
SIGNAL \PWM_2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM_1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:trig_last\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \FanCtrl:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

zero <=  ('0') ;

one <=  ('1') ;

AMuxHw_1_Decoder_one_hot_0D <= ((not AMuxHw_1_Decoder_old_id_0 and not Net_174));

AMuxHw_1_Decoder_one_hot_1D <= ((AMuxHw_1_Decoder_old_id_0 and Net_174));

\PWM_2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_2:PWMUDB:tc_i\);

\PWM_2:PWMUDB:dith_count_1\\D\ <= ((not \PWM_2:PWMUDB:dith_count_1\ and \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\)
	OR (not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:dith_count_1\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_1\));

\PWM_2:PWMUDB:dith_count_0\\D\ <= ((not \PWM_2:PWMUDB:dith_count_0\ and \PWM_2:PWMUDB:tc_i\)
	OR (not \PWM_2:PWMUDB:tc_i\ and \PWM_2:PWMUDB:dith_count_0\));

\PWM_2:PWMUDB:tc_i_reg\\D\ <= ((\PWM_2:PWMUDB:runmode_enable\ and \PWM_2:PWMUDB:tc_i\));

\PWM_2:PWMUDB:pwm_i\ <= ((\PWM_2:PWMUDB:runmode_enable\ and \PWM_2:PWMUDB:cmp1_less\));

\PWM_1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM_1:PWMUDB:tc_i\);

\PWM_1:PWMUDB:dith_count_1\\D\ <= ((not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\)
	OR (not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_1\));

\PWM_1:PWMUDB:dith_count_0\\D\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:tc_i\)
	OR (not \PWM_1:PWMUDB:tc_i\ and \PWM_1:PWMUDB:dith_count_0\));

\PWM_1:PWMUDB:tc_i_reg\\D\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:tc_i\));

\PWM_1:PWMUDB:pwm_i\ <= ((\PWM_1:PWMUDB:runmode_enable\ and \PWM_1:PWMUDB:cmp1_less\));

\FanCtrl:PWMUDB:sc_kill_tmp\\D\ <= (not \FanCtrl:PWMUDB:tc_i\);

\FanCtrl:PWMUDB:dith_count_1\\D\ <= ((not \FanCtrl:PWMUDB:dith_count_1\ and \FanCtrl:PWMUDB:tc_i\ and \FanCtrl:PWMUDB:dith_count_0\)
	OR (not \FanCtrl:PWMUDB:dith_count_0\ and \FanCtrl:PWMUDB:dith_count_1\)
	OR (not \FanCtrl:PWMUDB:tc_i\ and \FanCtrl:PWMUDB:dith_count_1\));

\FanCtrl:PWMUDB:dith_count_0\\D\ <= ((not \FanCtrl:PWMUDB:dith_count_0\ and \FanCtrl:PWMUDB:tc_i\)
	OR (not \FanCtrl:PWMUDB:tc_i\ and \FanCtrl:PWMUDB:dith_count_0\));

\FanCtrl:PWMUDB:cmp1_status\ <= ((not \FanCtrl:PWMUDB:prevCompare1\ and \FanCtrl:PWMUDB:cmp1_less\));

\FanCtrl:PWMUDB:status_2\ <= ((\FanCtrl:PWMUDB:runmode_enable\ and \FanCtrl:PWMUDB:tc_i\));

\FanCtrl:PWMUDB:pwm_i\ <= ((\FanCtrl:PWMUDB:runmode_enable\ and \FanCtrl:PWMUDB:cmp1_less\));

\ADC_VoltageChanelB:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_VoltageChanelB:Net_248\,
		signal2=>\ADC_VoltageChanelB:Net_233\);
\ADC_VoltageChanelB:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_518);
\ADC_VoltageChanelB:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"32fa1dd9-a04c-4828-a353-ce0f3fc17b02/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"555555555.555556",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_VoltageChanelB:Net_376\,
		dig_domain_out=>open);
\ADC_VoltageChanelB:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>VoltChB,
		vminus=>\ADC_VoltageChanelB:Net_126\,
		ext_pin=>\ADC_VoltageChanelB:Net_215\,
		vrefhi_out=>\ADC_VoltageChanelB:Net_257\,
		vref=>\ADC_VoltageChanelB:Net_248\,
		clock=>\ADC_VoltageChanelB:Net_376\,
		pump_clock=>\ADC_VoltageChanelB:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_VoltageChanelB:Net_252\,
		next_out=>Net_521,
		data_out=>(\ADC_VoltageChanelB:Net_207_11\, \ADC_VoltageChanelB:Net_207_10\, \ADC_VoltageChanelB:Net_207_9\, \ADC_VoltageChanelB:Net_207_8\,
			\ADC_VoltageChanelB:Net_207_7\, \ADC_VoltageChanelB:Net_207_6\, \ADC_VoltageChanelB:Net_207_5\, \ADC_VoltageChanelB:Net_207_4\,
			\ADC_VoltageChanelB:Net_207_3\, \ADC_VoltageChanelB:Net_207_2\, \ADC_VoltageChanelB:Net_207_1\, \ADC_VoltageChanelB:Net_207_0\),
		eof_udb=>Net_518);
\ADC_VoltageChanelB:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_VoltageChanelB:Net_215\,
		signal2=>\ADC_VoltageChanelB:Net_210\);
\ADC_VoltageChanelB:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"32fa1dd9-a04c-4828-a353-ce0f3fc17b02/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC_VoltageChanelB:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_VoltageChanelB:Net_210\,
		io=>(\ADC_VoltageChanelB:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_VoltageChanelB:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC_VoltageChanelB:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_VoltageChanelB:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_VoltageChanelB:Net_126\,
		signal2=>\ADC_VoltageChanelB:Net_149\);
\ADC_VoltageChanelB:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_VoltageChanelB:Net_209\);
\ADC_VoltageChanelB:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_VoltageChanelB:Net_233\);
\ADC_VoltageChanelB:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_VoltageChanelB:Net_257\,
		signal2=>\ADC_VoltageChanelB:Net_149\);
\ADC_VoltageChanelB:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_VoltageChanelB:Net_255\);
\ADC_VoltageChanelB:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_VoltageChanelB:Net_368\);
AGND:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c4e8b15c-12dd-4567-bf67-f0a37b5b4564",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__AGND_net_0),
		analog=>Net_12,
		io=>(tmpIO_0__AGND_net_0),
		siovref=>(tmpSIOVREF__AGND_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__AGND_net_0);
\ADC_Current:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_Current:Net_690\,
		signal2=>\ADC_Current:Net_35\);
\ADC_Current:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_Current:Net_34\);
\ADC_Current:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_Current:Net_677\,
		signal2=>\ADC_Current:Net_34\);
\ADC_Current:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>14)
	PORT MAP(aclock=>\ADC_Current:Net_488\,
		vplus=>Net_7,
		vminus=>\ADC_Current:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_Current:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_Current:Net_93\,
		ext_pin_1=>\ADC_Current:Net_573\,
		ext_pin_2=>\ADC_Current:Net_41\,
		ext_vssa=>\ADC_Current:Net_109\,
		qtz_ref=>\ADC_Current:Net_677\,
		dec_clock=>\ADC_Current:aclock\,
		mod_dat=>(\ADC_Current:mod_dat_3\, \ADC_Current:mod_dat_2\, \ADC_Current:mod_dat_1\, \ADC_Current:mod_dat_0\),
		dout_udb=>(\ADC_Current:Net_245_7\, \ADC_Current:Net_245_6\, \ADC_Current:Net_245_5\, \ADC_Current:Net_245_4\,
			\ADC_Current:Net_245_3\, \ADC_Current:Net_245_2\, \ADC_Current:Net_245_1\, \ADC_Current:Net_245_0\));
\ADC_Current:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_Current:Net_352\);
\ADC_Current:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_Current:Net_109\,
		signal2=>Net_12);
\ADC_Current:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2c96cbc0-bb62-4679-a9ea-dced38ba4eac/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_Current:Net_93\,
		dig_domain_out=>open);
\ADC_Current:Bypass_P32\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2c96cbc0-bb62-4679-a9ea-dced38ba4eac/93327f79-f616-44c2-ae10-d5db5cc52542",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC_Current:tmpFB_0__Bypass_P32_net_0\),
		analog=>\ADC_Current:Net_23\,
		io=>(\ADC_Current:tmpIO_0__Bypass_P32_net_0\),
		siovref=>(\ADC_Current:tmpSIOVREF__Bypass_P32_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC_Current:tmpINTERRUPT_0__Bypass_P32_net_0\);
\ADC_Current:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_Current:Net_257\);
\ADC_Current:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_Current:Net_249\);
\ADC_Current:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_Current:Net_41\,
		signal2=>\ADC_Current:Net_23\);
\ADC_Current:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_Current:Net_573\,
		signal2=>\ADC_Current:Net_249\);
\ADC_Current:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_Current:Net_520\,
		signal2=>Net_8);
\ADC_Current:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10);
\ADC_Current:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2c96cbc0-bb62-4679-a9ea-dced38ba4eac/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"2173913043.47826",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_Current:Net_488\,
		dig_domain_out=>open);
\ADC_Current:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_Current:aclock\,
		mod_dat=>(\ADC_Current:mod_dat_3\, \ADC_Current:mod_dat_2\, \ADC_Current:mod_dat_1\, \ADC_Current:mod_dat_0\),
		ext_start=>one,
		mod_reset=>\ADC_Current:mod_reset\,
		interrupt=>Net_10);
\PGA_1:SC\:cy_psoc3_scblock_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vref=>\PGA_1:Net_17\,
		vin=>PosVoltChA,
		aclk=>zero,
		bst_clk=>zero,
		clk_udb=>zero,
		dyn_cntl=>zero,
		modout_sync=>\PGA_1:Net_41\,
		vout=>Net_155);
\PGA_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\PGA_1:Net_17\,
		signal2=>NegVoltChA);
\PGA_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\PGA_1:Net_75\);
AMuxHw_1_CYAMUXSIDE_A:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"00",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(NegCurChA, PosCurChA),
		hw_ctrl_en=>(AMuxHw_1_Decoder_one_hot_1, AMuxHw_1_Decoder_one_hot_0),
		vout=>Net_7);
AMuxHw_1_CYAMUXSIDE_B:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'1',
		one_active=>'1',
		init_mux_sel=>"00",
		api_type=>2,
		connect_mode=>1)
	PORT MAP(muxin=>(NegCurChB, PosCurChB),
		hw_ctrl_en=>(AMuxHw_1_Decoder_one_hot_1, AMuxHw_1_Decoder_one_hot_0),
		vout=>Net_8);
\ADC_VoltageChanelA:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_VoltageChanelA:Net_248\,
		signal2=>\ADC_VoltageChanelA:Net_233\);
\ADC_VoltageChanelA:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_158);
\ADC_VoltageChanelA:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e152c54b-07df-43bb-9730-e2f26eaf6a9e/696a0979-21fc-4185-bf38-6c79febcde7a",
		source_clock_id=>"",
		divisor=>0,
		period=>"555555555.555556",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_VoltageChanelA:Net_376\,
		dig_domain_out=>open);
\ADC_VoltageChanelA:ADC_SAR\:cy_psoc5_sar_v2_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(vplus=>Net_155,
		vminus=>\ADC_VoltageChanelA:Net_126\,
		ext_pin=>\ADC_VoltageChanelA:Net_215\,
		vrefhi_out=>\ADC_VoltageChanelA:Net_257\,
		vref=>\ADC_VoltageChanelA:Net_248\,
		clock=>\ADC_VoltageChanelA:Net_376\,
		pump_clock=>\ADC_VoltageChanelA:Net_376\,
		sof_udb=>zero,
		clk_udb=>zero,
		vp_ctl_udb=>(zero, zero, zero, zero),
		vn_ctl_udb=>(zero, zero, zero, zero),
		irq=>\ADC_VoltageChanelA:Net_252\,
		next_out=>Net_161,
		data_out=>(\ADC_VoltageChanelA:Net_207_11\, \ADC_VoltageChanelA:Net_207_10\, \ADC_VoltageChanelA:Net_207_9\, \ADC_VoltageChanelA:Net_207_8\,
			\ADC_VoltageChanelA:Net_207_7\, \ADC_VoltageChanelA:Net_207_6\, \ADC_VoltageChanelA:Net_207_5\, \ADC_VoltageChanelA:Net_207_4\,
			\ADC_VoltageChanelA:Net_207_3\, \ADC_VoltageChanelA:Net_207_2\, \ADC_VoltageChanelA:Net_207_1\, \ADC_VoltageChanelA:Net_207_0\),
		eof_udb=>Net_158);
\ADC_VoltageChanelA:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_VoltageChanelA:Net_215\,
		signal2=>\ADC_VoltageChanelA:Net_210\);
\ADC_VoltageChanelA:Bypass\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e152c54b-07df-43bb-9730-e2f26eaf6a9e/16a808f6-2e13-45b9-bce0-b001c8655113",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"",
		sio_hyst=>"0",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"",
		ovt_slew_control=>"",
		ovt_hyst_trim=>"",
		input_buffer_sel=>"")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC_VoltageChanelA:tmpFB_0__Bypass_net_0\),
		analog=>\ADC_VoltageChanelA:Net_210\,
		io=>(\ADC_VoltageChanelA:tmpIO_0__Bypass_net_0\),
		siovref=>(\ADC_VoltageChanelA:tmpSIOVREF__Bypass_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC_VoltageChanelA:tmpINTERRUPT_0__Bypass_net_0\);
\ADC_VoltageChanelA:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_VoltageChanelA:Net_126\,
		signal2=>\ADC_VoltageChanelA:Net_149\);
\ADC_VoltageChanelA:noconnect\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_VoltageChanelA:Net_209\);
\ADC_VoltageChanelA:vRef_1024\:cy_vref_v1_0
	GENERIC MAP(guid=>"89B398AD-36A8-4627-9212-707F2986319E",
		name=>"1.024V",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_VoltageChanelA:Net_233\);
\ADC_VoltageChanelA:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_VoltageChanelA:Net_257\,
		signal2=>\ADC_VoltageChanelA:Net_149\);
\ADC_VoltageChanelA:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_VoltageChanelA:Net_255\);
\ADC_VoltageChanelA:noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_VoltageChanelA:Net_368\);
PWR_20:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_14681);
C_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_5372, Net_228));
C_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_5372, Net_228));
C_8:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_5372, Net_228));
PWR_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_5372);
PWR_19:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_285);
C_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_283, Net_285));
C_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_283, Net_285));
Q_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"PFET_En_v1_0",
		port_names=>"D, G, S",
		width=>3)
	PORT MAP(connect=>(Net_5372, Net_5456, Net_227));
Q_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"NFET_En_v1_0",
		port_names=>"D, G, S",
		width=>3)
	PORT MAP(connect=>(Net_10298, Net_415, Net_285));
D_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Schottky_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_228, Net_227));
L_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Inductor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_227, Net_510));
D_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Schottky_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_228, Net_227));
C_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_510, Net_228));
C_9:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_5372, Net_228));
C_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_510, Net_228));
C_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_510, Net_228));
GND_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_228);
R_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_228, Net_418));
R_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_228, Net_418));
Q_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"NFET_En_v1_0",
		port_names=>"D, G, S",
		width=>3)
	PORT MAP(connect=>(Net_1911, Net_246, Net_418));
R_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2396, Net_246));
R_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_5456, Net_251));
O_OUT_POLARITY:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"62478934-1833-4365-9269-5f010bd33840",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>3,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__O_OUT_POLARITY_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_OUT_POLARITY_net_0),
		siovref=>(tmpSIOVREF__O_OUT_POLARITY_net_0),
		annotation=>Net_10201,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_OUT_POLARITY_net_0);
Q_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"PFET_En_v1_0",
		port_names=>"D, G, S",
		width=>3)
	PORT MAP(connect=>(Net_283, Net_281, Net_282));
L_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Inductor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_282, Net_284));
D_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Schottky_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_285, Net_282));
D_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Schottky_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_285, Net_282));
C_10:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_284, Net_285));
C_11:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_284, Net_285));
C_12:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_284, Net_285));
R_8:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_336, Net_415));
C_13:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_283, Net_285));
C_14:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_283, Net_285));
R_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_284, Net_418));
R_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_284, Net_418));
R_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_4459, Net_281));
U_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"ExtBuffer_v1_0",
		port_names=>"Vin, Vout",
		width=>2)
	PORT MAP(connect=>(Net_292, Net_251));
U_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"ExtBuffer_v1_0",
		port_names=>"Vin, Vout",
		width=>2)
	PORT MAP(connect=>(Net_294, Net_2396));
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_304);
PWR_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_297);
O_PwmChA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>3,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>PwmChA,
		fb=>(tmpFB_0__O_PwmChA_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_PwmChA_net_0),
		siovref=>(tmpSIOVREF__O_PwmChA_net_0),
		annotation=>Net_292,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_PwmChA_net_0);
O_OnChA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8c479f88-b6dd-4c6f-887d-62a221637cf3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>3,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>OnChA,
		fb=>(tmpFB_0__O_OnChA_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_OnChA_net_0),
		siovref=>(tmpSIOVREF__O_OnChA_net_0),
		annotation=>Net_294,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_OnChA_net_0);
U_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"ExtBuffer_v1_0",
		port_names=>"Vin, Vout",
		width=>2)
	PORT MAP(connect=>(Net_4555, Net_4459));
U_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"ExtBuffer_v1_0",
		port_names=>"Vin, Vout",
		width=>2)
	PORT MAP(connect=>(Net_4570, Net_336));
PWR_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_283);
O_PwmChB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"96f32218-8078-40a2-b48b-bec8d7063ffb",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>3,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>PwmChB,
		fb=>(tmpFB_0__O_PwmChB_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_PwmChB_net_0),
		siovref=>(tmpSIOVREF__O_PwmChB_net_0),
		annotation=>Net_388,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_PwmChB_net_0);
O_OnChB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"960e6fc0-4de7-4bf8-b5ec-ba393e72baff",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>3,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>OnChB,
		fb=>(tmpFB_0__O_OnChB_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_OnChB_net_0),
		siovref=>(tmpSIOVREF__O_OnChB_net_0),
		annotation=>Net_392,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_OnChB_net_0);
R_9:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_311, Net_228));
R_10:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_313, Net_418));
I_NegCurChA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"f767a47a-a62e-4ed7-bead-6ad6952cb45f",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__I_NegCurChA_net_0),
		analog=>NegCurChA,
		io=>(tmpIO_0__I_NegCurChA_net_0),
		siovref=>(tmpSIOVREF__I_NegCurChA_net_0),
		annotation=>Net_311,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_NegCurChA_net_0);
I_PosCurChA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"c07606f0-c673-4eec-9845-4845bf1cad7a",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__I_PosCurChA_net_0),
		analog=>PosCurChA,
		io=>(tmpIO_0__I_PosCurChA_net_0),
		siovref=>(tmpSIOVREF__I_PosCurChA_net_0),
		annotation=>Net_313,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_PosCurChA_net_0);
R_11:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_325, Net_284));
R_12:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_327, Net_418));
I_NegCurChB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a4cfe173-aaba-47a1-b26a-a17dc2a9fb90",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__I_NegCurChB_net_0),
		analog=>NegCurChB,
		io=>(tmpIO_0__I_NegCurChB_net_0),
		siovref=>(tmpSIOVREF__I_NegCurChB_net_0),
		annotation=>Net_325,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_NegCurChB_net_0);
I_PosCurChB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"16933cd3-07f1-4401-aada-624a61fc0d48",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__I_PosCurChB_net_0),
		analog=>PosCurChB,
		io=>(tmpIO_0__I_PosCurChB_net_0),
		siovref=>(tmpSIOVREF__I_PosCurChB_net_0),
		annotation=>Net_327,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_PosCurChB_net_0);
D_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_339, Net_340));
D_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"LED_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_339, Net_342));
R_13:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_340, Net_388));
R_14:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_392, Net_342));
PWR_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_339);
C_16:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_402, Net_399));
C_15:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_397, Net_399));
PWR_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_402);
GND_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_285);
GND_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_399);
GND_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_309);
PWR_8:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_4701);
PWR_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_397);
U_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"VREG_v1_0",
		port_names=>"REF, VIN, VOUT",
		width=>3)
	PORT MAP(connect=>(Net_399, Net_397, Net_402));
U_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"ExtOpAmp_v1_0",
		port_names=>"N, O, P, VN, VP",
		width=>5)
	PORT MAP(connect=>(Net_411, Net_414, Net_410, Net_413,
			Net_412));
R_16:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_285, Net_411));
R_15:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_418, Net_410));
R_17:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_411, Net_414));
GND_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_1410);
R_18:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_410, Net_1410));
R_43:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_412, Net_10506));
GND_23:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_413);
R_19:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_1237, Net_414));
R_20:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_440, Net_1237));
GND_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_440);
I_VoltChB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"25429233-d711-4cec-b6dc-13028ae3d6d7",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__I_VoltChB_net_0),
		analog=>VoltChB,
		io=>(tmpIO_0__I_VoltChB_net_0),
		siovref=>(tmpSIOVREF__I_VoltChB_net_0),
		annotation=>Net_1237,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_VoltChB_net_0);
R_21:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_510, Net_2647));
I_PosVoltChA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d53b06cd-8d42-4f10-b1e7-f6d886a2c2bb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__I_PosVoltChA_net_0),
		analog=>PosVoltChA,
		io=>(tmpIO_0__I_PosVoltChA_net_0),
		siovref=>(tmpSIOVREF__I_PosVoltChA_net_0),
		annotation=>Net_506,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_PosVoltChA_net_0);
R_23:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_2647, Net_2646));
GND_9:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2646);
R_25:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_418, Net_506));
I_NegVoltChA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"57dbffdf-2e0b-49a0-9f5d-9f2c5d9ff632",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__I_NegVoltChA_net_0),
		analog=>NegVoltChA,
		io=>(tmpIO_0__I_NegVoltChA_net_0),
		siovref=>(tmpSIOVREF__I_NegVoltChA_net_0),
		annotation=>Net_2647,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_NegVoltChA_net_0);
GND_8:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_505);
R_26:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_506, Net_505));
R_22:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_547, Net_548));
GND_10:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_547);
PWR_11:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_580);
\AdcCurrentChanel:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\AdcCurrentChanel:control_7\, \AdcCurrentChanel:control_6\, \AdcCurrentChanel:control_5\, \AdcCurrentChanel:control_4\,
			\AdcCurrentChanel:control_3\, \AdcCurrentChanel:control_2\, \AdcCurrentChanel:control_1\, Net_174));
D_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Diode_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_579, Net_578));
R_24:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_580, Net_579));
D_8:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Diode_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_579, Net_582));
R_27:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_587, Net_588));
Q_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"NPN_v1_0",
		port_names=>"B, C, E",
		width=>3)
	PORT MAP(connect=>(Net_651, Net_590, Net_591));
R_28:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_654, Net_651));
GND_11:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_591);
PWR_12:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_587);
O_LCD_WR:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83791a4a-92fc-42c2-a75f-a9487b4cf1cd",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__O_LCD_WR_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_LCD_WR_net_0),
		siovref=>(tmpSIOVREF__O_LCD_WR_net_0),
		annotation=>Net_582,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_LCD_WR_net_0);
O_LCD_RD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"16481ea6-2029-4aad-8cb1-d5b330561715",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__O_LCD_RD_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_LCD_RD_net_0),
		siovref=>(tmpSIOVREF__O_LCD_RD_net_0),
		annotation=>Net_578,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_LCD_RD_net_0);
O_LCD_CD:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"077f9da7-9d68-4d3e-84cd-408709ee22cf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__O_LCD_CD_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_LCD_CD_net_0),
		siovref=>(tmpSIOVREF__O_LCD_CD_net_0),
		annotation=>Net_608,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_LCD_CD_net_0);
O_LCD_RES:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cbf8705d-2f20-4650-90d9-50be23addb49",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__O_LCD_RES_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_LCD_RES_net_0),
		siovref=>(tmpSIOVREF__O_LCD_RES_net_0),
		annotation=>Net_586,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_LCD_RES_net_0);
LCD_DB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"264be2d3-9481-494b-8d9c-c1905a45e9cc",
		drive_mode=>"100100100100100100100100",
		ibuf_enabled=>"11111111",
		init_dr_st=>"00000000",
		input_sync=>"00000000",
		input_clk_en=>'0',
		input_sync_mode=>"00000000",
		intr_mode=>"0000000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"00000000",
		output_sync=>"00000000",
		output_clk_en=>'0',
		output_mode=>"00000000",
		output_reset=>'0',
		output_clock_mode=>"00000000",
		oe_sync=>"00000000",
		oe_conn=>"00000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,,",
		pin_mode=>"BBBBBBBB",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"11111111",
		sio_ibuf=>"00000000",
		sio_info=>"0000000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"00000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"0000000000000000",
		width=>8,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"11111111",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"00000000",
		ovt_slew_control=>"0000000000000000",
		ovt_hyst_trim=>"00000000",
		input_buffer_sel=>"0000000000000000")
	PORT MAP(oe=>(one, one, one, one,
			one, one, one, one),
		y=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		fb=>(tmpFB_7__LCD_DB_net_7, tmpFB_7__LCD_DB_net_6, tmpFB_7__LCD_DB_net_5, tmpFB_7__LCD_DB_net_4,
			tmpFB_7__LCD_DB_net_3, tmpFB_7__LCD_DB_net_2, tmpFB_7__LCD_DB_net_1, tmpFB_7__LCD_DB_net_0),
		analog=>(open, open, open, open,
			open, open, open, open),
		io=>(Net_9605, Net_9612, Net_9611, Net_9610,
			Net_9609, Net_9608, Net_9607, Net_9606),
		siovref=>(tmpSIOVREF__LCD_DB_net_0),
		annotation=>(Net_645, Net_648, Net_641, Net_639,
			Net_637, Net_635, Net_633, Net_632),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LCD_DB_net_0);
TP_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"TestPoint_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_649);
PWR_13:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_310);
O_OUT_ON:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"05f78e28-f059-4c27-b1c7-4396f26f8b4a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>3,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__O_OUT_ON_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_OUT_ON_net_0),
		siovref=>(tmpSIOVREF__O_OUT_ON_net_0),
		annotation=>Net_14532,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_OUT_ON_net_0);
O_LCD_BKL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a070d718-8e8d-465b-99c7-e6b0fedd710a",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>2,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__O_LCD_BKL_net_0),
		analog=>(open),
		io=>(tmpIO_0__O_LCD_BKL_net_0),
		siovref=>(tmpSIOVREF__O_LCD_BKL_net_0),
		annotation=>Net_654,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__O_LCD_BKL_net_0);
\PWM_2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_779,
		enable=>one,
		clock_out=>\PWM_2:PWMUDB:ClockOutFromEnBlock\);
\PWM_2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_2:PWMUDB:control_7\, \PWM_2:PWMUDB:control_6\, \PWM_2:PWMUDB:control_5\, \PWM_2:PWMUDB:control_4\,
			\PWM_2:PWMUDB:control_3\, \PWM_2:PWMUDB:control_2\, \PWM_2:PWMUDB:control_1\, \PWM_2:PWMUDB:control_0\));
\PWM_2:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_2:PWMUDB:tc_i\, \PWM_2:PWMUDB:runmode_enable\, Net_949),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_2:PWMUDB:cmp1_eq\,
		cl0=>\PWM_2:PWMUDB:cmp1_less\,
		z0=>\PWM_2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_2:PWMUDB:cmp2_eq\,
		cl1=>\PWM_2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_2:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_2:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
\Control_Reg_1:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Control_Reg_1:control_7\, \Control_Reg_1:control_6\, \Control_Reg_1:control_5\, \Control_Reg_1:control_4\,
			Net_949, OnChB, OnChA, Net_733));
Q_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"NPN_v1_0",
		port_names=>"B, C, E",
		width=>3)
	PORT MAP(connect=>(Net_659, Net_14565, Net_660));
R_31:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_659, Net_14532));
GND_12:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_660);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"edca56d4-cf2d-435c-bf62-4b277d2f3864",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_734,
		dig_domain_out=>open);
\PWM_1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_734,
		enable=>one,
		clock_out=>\PWM_1:PWMUDB:ClockOutFromEnBlock\);
\PWM_1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM_1:PWMUDB:control_7\, \PWM_1:PWMUDB:control_6\, \PWM_1:PWMUDB:control_5\, \PWM_1:PWMUDB:control_4\,
			\PWM_1:PWMUDB:control_3\, \PWM_1:PWMUDB:control_2\, \PWM_1:PWMUDB:control_1\, \PWM_1:PWMUDB:control_0\));
\PWM_1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM_1:PWMUDB:tc_i\, \PWM_1:PWMUDB:runmode_enable\, Net_733),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM_1:PWMUDB:cmp1_eq\,
		cl0=>\PWM_1:PWMUDB:cmp1_less\,
		z0=>\PWM_1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM_1:PWMUDB:cmp2_eq\,
		cl1=>\PWM_1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM_1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM_1:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\);
K_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Relay_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2, T1, T2",
		width=>8)
	PORT MAP(connect=>(Net_10187, Net_10186, Net_10194, Net_10193,
			Net_666, Net_697, Net_14565, Net_658));
P_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_10183, Net_10172, Net_10173, Net_10174,
			Net_10175, Net_10176, Net_10177, Net_10178,
			Net_10179, Net_10180, Net_10181, Net_7047,
			Net_10182, Net_10184, Net_10166, Net_10167,
			Net_10168, Net_10169, Net_10170, Net_10171));
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7729782a-ac4f-4182-aa29-e89f95b186d9",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_168,
		dig_domain_out=>open);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"4194a6ed-e566-4c57-baa7-dc9f85c270e7",
		source_clock_id=>"75C2148C-3656-4d8a-846D-0CAE99AB6FF7",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_779,
		dig_domain_out=>open);
PWR_14:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_658);
P_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_14686, Net_10274, Net_10275, Net_10276,
			Net_10277, Net_10278, Net_10279, Net_10280,
			Net_10281, Net_10282, Net_10283, Net_10495,
			Net_10284, Net_10267, Net_10268, Net_10269,
			Net_10270, Net_10271, Net_10272, Net_10273));
F_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Fuse_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10266, Net_10296));
SW_9:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10296, Net_14686));
C_17:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_14670, Net_14666));
PWR_16:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_14666);
PWR_15:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_14670);
R_30:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_4701, Net_4570));
R_29:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_4701, Net_4555));
C_19:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_666, Net_7047));
C_20:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_697, Net_7047));
C_18:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_14681, Net_14679));
PWR_18:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_228);
PWR_21:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_14679);
PWR_17:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_7492);
U_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"VREG_v1_0",
		port_names=>"REF, VIN, VOUT",
		width=>3)
	PORT MAP(connect=>(Net_7494, Net_7492, Net_7493));
C_23:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10183, Net_7047));
C_24:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10184, Net_7047));
GND_14:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_7494);
PWR_22:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_7493);
C_21:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_7492, Net_7494));
C_22:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_7493, Net_7494));
C_25:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_7493, Net_7494));
C_26:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_7493, Net_7494));
C_27:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_7493, Net_7494));
C_28:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_7493, Net_7494));
K_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Relay_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2, T1, T2",
		width=>8)
	PORT MAP(connect=>(Net_10183, Net_10184, Net_10187, Net_10186,
			Net_10186, Net_10187, Net_10196, Net_658));
Q_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"NPN_v1_0",
		port_names=>"B, C, E",
		width=>3)
	PORT MAP(connect=>(Net_10200, Net_10196, Net_10199));
R_32:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10200, Net_10201));
GND_15:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10199);
U_8:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"ExtOpAmp_v1_0",
		port_names=>"N, O, P, VN, VP",
		width=>5)
	PORT MAP(connect=>(Net_10285, Net_10289, Net_10285, Net_10288,
			Net_10287));
R_37:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_285, Net_10298));
SW_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10357, Net_10426));
SW_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10357, Net_10425));
SW_3:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchDT_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2",
		width=>6)
	PORT MAP(connect=>(Net_10310, Net_10306, Net_10309, Net_10307,
			Net_10311, Net_10308));
SW_5:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchDT_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2",
		width=>6)
	PORT MAP(connect=>(Net_10357, Net_10417, Net_10420, Net_10418,
			Net_10423, Net_10419));
I_MultiJogA:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_10348,
		analog=>(open),
		io=>(tmpIO_0__I_MultiJogA_net_0),
		siovref=>(tmpSIOVREF__I_MultiJogA_net_0),
		annotation=>Net_10426,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_MultiJogA_net_0);
SW_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchDT_v1_0",
		port_names=>"C1, C2, NC1, NC2, NO1, NO2",
		width=>6)
	PORT MAP(connect=>(Net_10357, Net_10427, Net_10430, Net_10428,
			Net_10431, Net_10429));
I_MultiJogB:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"9f84a6b3-e495-46bc-81cf-d44925274f70",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_10353,
		analog=>(open),
		io=>(tmpIO_0__I_MultiJogB_net_0),
		siovref=>(tmpSIOVREF__I_MultiJogB_net_0),
		annotation=>Net_10425,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_MultiJogB_net_0);
I_BtnBipolarMode:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0753eaa2-82d3-4f73-a322-ca027780335a",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_10432,
		analog=>(open),
		io=>(tmpIO_0__I_BtnBipolarMode_net_0),
		siovref=>(tmpSIOVREF__I_BtnBipolarMode_net_0),
		annotation=>Net_10431,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_BtnBipolarMode_net_0);
I_BtnOutOnSpeed:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"981dc9b9-9823-4052-9711-be2dabcfdf26",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_10424,
		analog=>(open),
		io=>(tmpIO_0__I_BtnOutOnSpeed_net_0),
		siovref=>(tmpSIOVREF__I_BtnOutOnSpeed_net_0),
		annotation=>Net_10423,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_BtnOutOnSpeed_net_0);
SW_4:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10357, Net_10365));
GND_20:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10357);
I_BtnChangePolarity:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e146d643-ef55-4dc5-a30f-d55a65fe2690",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_10435,
		analog=>(open),
		io=>(tmpIO_0__I_BtnChangePolarity_net_0),
		siovref=>(tmpSIOVREF__I_BtnChangePolarity_net_0),
		annotation=>Net_10434,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_BtnChangePolarity_net_0);
I_BtnOk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cb955d30-cde9-4fcc-bc7b-9ebdae1c5886",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_10366,
		analog=>(open),
		io=>(tmpIO_0__I_BtnOk_net_0),
		siovref=>(tmpSIOVREF__I_BtnOk_net_0),
		annotation=>Net_10365,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__I_BtnOk_net_0);
SW_7:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_10357, Net_10434));
MouseClk:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"44906eef-7414-4079-8114-eb0c25d01ec7",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"10",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__MouseClk_net_0),
		analog=>(open),
		io=>(tmpIO_0__MouseClk_net_0),
		siovref=>(tmpSIOVREF__MouseClk_net_0),
		annotation=>Net_925,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_10498);
P1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_923, Net_10445, Net_10446, Net_10447,
			Net_10448, Net_10449, Net_10450, Net_10451,
			Net_10452, Net_10453, Net_10454, Net_10438,
			Net_10455, Net_10439, Net_10440, Net_928,
			Net_10441, Net_10442, Net_10443, Net_10444));
MouseData:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"4a70367c-d65b-4b20-9eca-2d1b35eceea8",
		drive_mode=>"100",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__MouseData_net_0),
		analog=>(open),
		io=>(tmpIO_0__MouseData_net_0),
		siovref=>(tmpSIOVREF__MouseData_net_0),
		annotation=>Net_916,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__MouseData_net_0);
GND_19:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10438);
PWR_25:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10440);
R_38:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_923, Net_916));
R_39:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_928, Net_925));
D_9:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Zener_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_14740, Net_916));
D_10:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Zener_v1_0",
		port_names=>"A, K",
		width=>2)
	PORT MAP(connect=>(Net_14740, Net_925));
R_40:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_916, Net_10476));
PWR_26:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10476);
GND_21:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_14740);
R_41:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_925, Net_10472));
PWR_27:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10472);
MouseISR:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_10498);
OneWire:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1cd16c5b-3c8b-4dfc-962f-fd21697d79bf",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__OneWire_net_0),
		analog=>(open),
		io=>(tmpIO_0__OneWire_net_0),
		siovref=>(tmpSIOVREF__OneWire_net_0),
		annotation=>Net_290,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__OneWire_net_0);
Vdd_2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2891);
Vdd_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_2761);
GND_22:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_317);
P_6:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Connector20_v1_0",
		port_names=>"T1, T10, T11, T12, T13, T14, T15, T16, T17, T18, T19, T2, T20, T3, T4, T5, T6, T7, T8, T9",
		width=>20)
	PORT MAP(connect=>(Net_317, Net_10513, Net_10514, Net_10515,
			Net_10516, Net_10517, Net_10518, Net_10519,
			Net_10520, Net_10521, Net_10522, Net_290,
			Net_10523, Net_2761, Net_10507, Net_10508,
			Net_10509, Net_10510, Net_10511, Net_10512));
R_42:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Resistor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_290, Net_2891));
C_34:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Capacitor_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_412, Net_10285));
GND_24:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10285);
PWR_9:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Power_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_10506);
FAN_CTRL:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"098539c6-72fc-445a-bbee-de8d2c7bc6b8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_10524,
		fb=>(tmpFB_0__FAN_CTRL_net_0),
		analog=>(open),
		io=>(tmpIO_0__FAN_CTRL_net_0),
		siovref=>(tmpSIOVREF__FAN_CTRL_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__FAN_CTRL_net_0);
\FanCtrl:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10540,
		enable=>one,
		clock_out=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\);
\FanCtrl:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		control=>(\FanCtrl:PWMUDB:control_7\, \FanCtrl:PWMUDB:control_6\, \FanCtrl:PWMUDB:control_5\, \FanCtrl:PWMUDB:control_4\,
			\FanCtrl:PWMUDB:control_3\, \FanCtrl:PWMUDB:control_2\, \FanCtrl:PWMUDB:control_1\, \FanCtrl:PWMUDB:control_0\));
\FanCtrl:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \FanCtrl:PWMUDB:status_5\, zero, \FanCtrl:PWMUDB:status_3\,
			\FanCtrl:PWMUDB:status_2\, \FanCtrl:PWMUDB:status_1\, \FanCtrl:PWMUDB:status_0\),
		interrupt=>\FanCtrl:Net_55\);
\FanCtrl:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\FanCtrl:PWMUDB:tc_i\, \FanCtrl:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\FanCtrl:PWMUDB:cmp1_eq\,
		cl0=>\FanCtrl:PWMUDB:cmp1_less\,
		z0=>\FanCtrl:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\FanCtrl:PWMUDB:cmp2_eq\,
		cl1=>\FanCtrl:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\FanCtrl:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\FanCtrl:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\FanCtrl:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
Clock_4:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"638a4f95-3769-4114-8fce-0b10871cd95a",
		source_clock_id=>"315365C3-2E3E-4f04-84A2-BB564A173261",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10540,
		dig_domain_out=>open);
AMuxHw_1_Decoder_old_id_0:cy_dff
	PORT MAP(d=>Net_174,
		clk=>Net_168,
		q=>AMuxHw_1_Decoder_old_id_0);
AMuxHw_1_Decoder_one_hot_0:cy_dff
	PORT MAP(d=>AMuxHw_1_Decoder_one_hot_0D,
		clk=>Net_168,
		q=>AMuxHw_1_Decoder_one_hot_0);
AMuxHw_1_Decoder_one_hot_1:cy_dff
	PORT MAP(d=>AMuxHw_1_Decoder_one_hot_1D,
		clk=>Net_168,
		q=>AMuxHw_1_Decoder_one_hot_1);
\PWM_2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_949,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:min_kill_reg\);
\PWM_2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:prevCapture\);
\PWM_2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:trig_last\);
\PWM_2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:control_7\,
		s=>zero,
		r=>Net_949,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:runmode_enable\);
\PWM_2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:sc_kill_tmp\);
\PWM_2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_949,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:ltch_kill_reg\);
\PWM_2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_949,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_1\);
\PWM_2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_949,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:dith_count_0\);
\PWM_2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:pwm_i\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>PwmChB);
\PWM_2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm1_i_reg\);
\PWM_2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:pwm2_i_reg\);
\PWM_2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_2:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_2:PWMUDB:tc_i_reg\);
\PWM_1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_733,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:min_kill_reg\);
\PWM_1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:prevCapture\);
\PWM_1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:trig_last\);
\PWM_1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:control_7\,
		s=>zero,
		r=>Net_733,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:runmode_enable\);
\PWM_1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:sc_kill_tmp\);
\PWM_1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>Net_733,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:ltch_kill_reg\);
\PWM_1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>Net_733,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_1\);
\PWM_1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM_1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>Net_733,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:dith_count_0\);
\PWM_1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:pwm_i\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>PwmChA);
\PWM_1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm1_i_reg\);
\PWM_1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:pwm2_i_reg\);
\PWM_1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM_1:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM_1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM_1:PWMUDB:tc_i_reg\);
\FanCtrl:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:min_kill_reg\);
\FanCtrl:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:prevCapture\);
\FanCtrl:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:trig_last\);
\FanCtrl:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\FanCtrl:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:runmode_enable\);
\FanCtrl:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\FanCtrl:PWMUDB:sc_kill_tmp\\D\,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:sc_kill_tmp\);
\FanCtrl:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:ltch_kill_reg\);
\FanCtrl:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\FanCtrl:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:dith_count_1\);
\FanCtrl:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\FanCtrl:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:dith_count_0\);
\FanCtrl:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\FanCtrl:PWMUDB:cmp1_less\,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:prevCompare1\);
\FanCtrl:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\FanCtrl:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:status_0\);
\FanCtrl:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:status_1\);
\FanCtrl:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:status_5\);
\FanCtrl:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\FanCtrl:PWMUDB:pwm_i\,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_10524);
\FanCtrl:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:pwm1_i_reg\);
\FanCtrl:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:pwm2_i_reg\);
\FanCtrl:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\FanCtrl:PWMUDB:status_2\,
		clk=>\FanCtrl:PWMUDB:ClockOutFromEnBlock\,
		q=>\FanCtrl:PWMUDB:tc_i_reg\);

END R_T_L;
