{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1653909747844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1653909747845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 23:22:27 2022 " "Processing started: Mon May 30 23:22:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1653909747845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1653909747845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird_Mini_Project -c FlappyBird_Mini_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird_Mini_Project -c FlappyBird_Mini_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1653909747845 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1653909748316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gameover_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gameover_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gameover_display-arc " "Found design unit 1: gameover_display-arc" {  } { { "gameover_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/gameover_display.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748809 ""} { "Info" "ISGN_ENTITY_NAME" "1 gameover_display " "Found entity 1: gameover_display" {  } { { "gameover_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/gameover_display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_control_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_control_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_control_v2-behaviour " "Found design unit 1: state_control_v2-behaviour" {  } { { "state_control_v2.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/state_control_v2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748812 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_control_v2 " "Found entity 1: state_control_v2" {  } { { "state_control_v2.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/state_control_v2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "life.vhd 2 1 " "Found 2 design units, including 1 entities, in source file life.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 life-behaviour " "Found design unit 1: life-behaviour" {  } { { "life.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/life.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748815 ""} { "Info" "ISGN_ENTITY_NAME" "1 life " "Found entity 1: life" {  } { { "life.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/life.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_all.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_all.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_all-arc " "Found design unit 1: display_all-arc" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748818 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_all " "Found entity 1: display_all" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe-arc " "Found design unit 1: pipe-arc" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748821 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe " "Found entity 1: pipe" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file state_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_control-behaviour " "Found design unit 1: state_control-behaviour" {  } { { "state_control.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/state_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748824 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_control " "Found entity 1: state_control" {  } { { "state_control.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/state_control.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mode_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mode_display-arc " "Found design unit 1: mode_display-arc" {  } { { "mode_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748827 ""} { "Info" "ISGN_ENTITY_NAME" "1 mode_display " "Found entity 1: mode_display" {  } { { "mode_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748832 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748835 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouseled.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouseled.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mouseLED-arc " "Found design unit 1: mouseLED-arc" {  } { { "mouseLED.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouseLED.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748839 ""} { "Info" "ISGN_ENTITY_NAME" "1 mouseLED " "Found entity 1: mouseLED" {  } { { "mouseLED.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouseLED.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748842 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748845 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/ball.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748847 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748851 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird_mini_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird_mini_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird_Mini_Project " "Found entity 1: FlappyBird_Mini_Project" {  } { { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909748853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909748853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlappyBird_Mini_Project " "Elaborating entity \"FlappyBird_Mini_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1653909748934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst3 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst3\"" {  } { { "FlappyBird_Mini_Project.bdf" "inst3" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 344 808 1032 520 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909748948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:inst1 " "Elaborating entity \"altpll0\" for hierarchy \"altpll0:inst1\"" {  } { { "FlappyBird_Mini_Project.bdf" "inst1" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 80 248 520 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909748952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "altpll_component" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/altpll0.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909748997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll0:inst1\|altpll:altpll_component\"" {  } { { "altpll0.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/altpll0.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll0:inst1\|altpll:altpll_component " "Instantiated megafunction \"altpll0:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749001 ""}  } { { "altpll0.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/altpll0.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653909749001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll0_altpll " "Found entity 1: altpll0_altpll" {  } { { "db/altpll0_altpll.v" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altpll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909749073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909749073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0_altpll altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated " "Elaborating entity \"altpll0_altpll\" for hierarchy \"altpll0:inst1\|altpll:altpll_component\|altpll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_all display_all:inst6 " "Elaborating entity \"display_all\" for hierarchy \"display_all:inst6\"" {  } { { "FlappyBird_Mini_Project.bdf" "inst6" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 496 1384 1568 736 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749079 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_text_out2 display_all.vhd(73) " "VHDL Process Statement warning at display_all.vhd(73): signal \"s_text_out2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749082 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_text_out2 display_all.vhd(74) " "VHDL Process Statement warning at display_all.vhd(74): signal \"s_text_out2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749082 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_text_out2 display_all.vhd(75) " "VHDL Process Statement warning at display_all.vhd(75): signal \"s_text_out2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749082 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display_all.vhd(86) " "VHDL Process Statement warning at display_all.vhd(86): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749083 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pipe_on display_all.vhd(86) " "VHDL Process Statement warning at display_all.vhd(86): signal \"s_pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749083 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_pipe_on display_all.vhd(87) " "VHDL Process Statement warning at display_all.vhd(87): signal \"s_pipe_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749083 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display_all.vhd(87) " "VHDL Process Statement warning at display_all.vhd(87): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749083 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_ball_on display_all.vhd(88) " "VHDL Process Statement warning at display_all.vhd(88): signal \"bird_ball_on\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749083 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_text_out display_all.vhd(93) " "VHDL Process Statement warning at display_all.vhd(93): signal \"s_text_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749083 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_text_out display_all.vhd(94) " "VHDL Process Statement warning at display_all.vhd(94): signal \"s_text_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749083 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_text_out display_all.vhd(95) " "VHDL Process Statement warning at display_all.vhd(95): signal \"s_text_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749083 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_text_out display_all.vhd(98) " "VHDL Process Statement warning at display_all.vhd(98): signal \"s_text_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749083 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_text_out display_all.vhd(99) " "VHDL Process Statement warning at display_all.vhd(99): signal \"s_text_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749083 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_text_out display_all.vhd(100) " "VHDL Process Statement warning at display_all.vhd(100): signal \"s_text_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "display_all.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749084 "|FlappyBird_Mini_Project|display_all:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball display_all:inst6\|bouncy_ball:flappy_bird " "Elaborating entity \"bouncy_ball\" for hierarchy \"display_all:inst6\|bouncy_ball:flappy_bird\"" {  } { { "display_all.vhd" "flappy_bird" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749095 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pipe_on bouncy_ball.vhd(41) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(41): object \"s_pipe_on\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653909749097 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start bouncy_ball.vhd(42) " "VHDL Signal Declaration warning at bouncy_ball.vhd(42): used implicit default value for signal \"start\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653909749097 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset bouncy_ball.vhd(42) " "VHDL Signal Declaration warning at bouncy_ball.vhd(42): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653909749097 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_pipe1_upper bouncy_ball.vhd(44) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(44): object \"q_pipe1_upper\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653909749097 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_pipe2_upper bouncy_ball.vhd(44) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(44): object \"q_pipe2_upper\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653909749097 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_pipe3_upper bouncy_ball.vhd(44) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(44): object \"q_pipe3_upper\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653909749097 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "life_point bouncy_ball.vhd(52) " "VHDL Signal Declaration warning at bouncy_ball.vhd(52): used explicit default value for signal \"life_point\" because signal was never assigned a value" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749097 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe display_all:inst6\|bouncy_ball:flappy_bird\|pipe:pipes " "Elaborating entity \"pipe\" for hierarchy \"display_all:inst6\|bouncy_ball:flappy_bird\|pipe:pipes\"" {  } { { "bouncy_ball.vhd" "pipes" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749099 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1_upper pipe.vhd(40) " "VHDL Signal Declaration warning at pipe.vhd(40): used explicit default value for signal \"pipe1_upper\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749101 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird|pipe:pipes"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1_lower pipe.vhd(41) " "VHDL Signal Declaration warning at pipe.vhd(41): used explicit default value for signal \"pipe1_lower\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749101 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird|pipe:pipes"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2_upper pipe.vhd(43) " "VHDL Signal Declaration warning at pipe.vhd(43): used explicit default value for signal \"pipe2_upper\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749101 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird|pipe:pipes"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2_lower pipe.vhd(44) " "VHDL Signal Declaration warning at pipe.vhd(44): used explicit default value for signal \"pipe2_lower\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749101 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird|pipe:pipes"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe3_upper pipe.vhd(46) " "VHDL Signal Declaration warning at pipe.vhd(46): used explicit default value for signal \"pipe3_upper\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749101 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird|pipe:pipes"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe3_lower pipe.vhd(47) " "VHDL Signal Declaration warning at pipe.vhd(47): used explicit default value for signal \"pipe3_lower\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749101 "|FlappyBird_Mini_Project|display_all:inst6|bouncy_ball:flappy_bird|pipe:pipes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_display display_all:inst6\|mode_display:text_display " "Elaborating entity \"mode_display\" for hierarchy \"display_all:inst6\|mode_display:text_display\"" {  } { { "display_all.vhd" "text_display" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom display_all:inst6\|mode_display:text_display\|char_rom:text_on " "Elaborating entity \"char_rom\" for hierarchy \"display_all:inst6\|mode_display:text_display\|char_rom:text_on\"" {  } { { "mode_display.vhd" "text_on" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram display_all:inst6\|mode_display:text_display\|char_rom:text_on\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"display_all:inst6\|mode_display:text_display\|char_rom:text_on\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "display_all:inst6\|mode_display:text_display\|char_rom:text_on\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"display_all:inst6\|mode_display:text_display\|char_rom:text_on\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "display_all:inst6\|mode_display:text_display\|char_rom:text_on\|altsyncram:altsyncram_component " "Instantiated megafunction \"display_all:inst6\|mode_display:text_display\|char_rom:text_on\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749171 ""}  } { { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1653909749171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1653909749236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1653909749236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 display_all:inst6\|mode_display:text_display\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"display_all:inst6\|mode_display:text_display\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_display display_all:inst6\|gameover_display:gameover " "Elaborating entity \"gameover_display\" for hierarchy \"display_all:inst6\|gameover_display:gameover\"" {  } { { "display_all.vhd" "gameover" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/display_all.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst\"" {  } { { "FlappyBird_Mini_Project.bdf" "inst" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 56 680 944 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749258 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653909749260 "|FlappyBird_Mini_Project|MOUSE:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749260 "|FlappyBird_Mini_Project|MOUSE:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749260 "|FlappyBird_Mini_Project|MOUSE:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749260 "|FlappyBird_Mini_Project|MOUSE:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749260 "|FlappyBird_Mini_Project|MOUSE:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_control_v2 state_control_v2:inst18 " "Elaborating entity \"state_control_v2\" for hierarchy \"state_control_v2:inst18\"" {  } { { "FlappyBird_Mini_Project.bdf" "inst18" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 584 864 1048 728 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749262 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_state state_control_v2.vhd(38) " "VHDL Process Statement warning at state_control_v2.vhd(38): signal \"s_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "state_control_v2.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/state_control_v2.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1653909749262 "|FlappyBird_Mini_Project|state_control_v2:inst18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_state state_control_v2.vhd(23) " "VHDL Process Statement warning at state_control_v2.vhd(23): inferring latch(es) for signal or variable \"s_state\", which holds its previous value in one or more paths through the process" {  } { { "state_control_v2.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/state_control_v2.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1653909749262 "|FlappyBird_Mini_Project|state_control_v2:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_state\[0\] state_control_v2.vhd(23) " "Inferred latch for \"s_state\[0\]\" at state_control_v2.vhd(23)" {  } { { "state_control_v2.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/state_control_v2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653909749263 "|FlappyBird_Mini_Project|state_control_v2:inst18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_state\[1\] state_control_v2.vhd(23) " "Inferred latch for \"s_state\[1\]\" at state_control_v2.vhd(23)" {  } { { "state_control_v2.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/state_control_v2.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1653909749263 "|FlappyBird_Mini_Project|state_control_v2:inst18"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball bouncy_ball:inst2 " "Elaborating entity \"bouncy_ball\" for hierarchy \"bouncy_ball:inst2\"" {  } { { "FlappyBird_Mini_Project.bdf" "inst2" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 360 448 648 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749272 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_pipe_on bouncy_ball.vhd(41) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(41): object \"s_pipe_on\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653909749274 "|FlappyBird_Mini_Project|bouncy_ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "start bouncy_ball.vhd(42) " "VHDL Signal Declaration warning at bouncy_ball.vhd(42): used implicit default value for signal \"start\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653909749274 "|FlappyBird_Mini_Project|bouncy_ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset bouncy_ball.vhd(42) " "VHDL Signal Declaration warning at bouncy_ball.vhd(42): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 42 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1653909749274 "|FlappyBird_Mini_Project|bouncy_ball:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_pipe1_upper bouncy_ball.vhd(44) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(44): object \"q_pipe1_upper\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653909749274 "|FlappyBird_Mini_Project|bouncy_ball:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_pipe2_upper bouncy_ball.vhd(44) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(44): object \"q_pipe2_upper\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653909749274 "|FlappyBird_Mini_Project|bouncy_ball:inst2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_pipe3_upper bouncy_ball.vhd(44) " "Verilog HDL or VHDL warning at bouncy_ball.vhd(44): object \"q_pipe3_upper\" assigned a value but never read" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1653909749274 "|FlappyBird_Mini_Project|bouncy_ball:inst2"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "life_point bouncy_ball.vhd(52) " "VHDL Signal Declaration warning at bouncy_ball.vhd(52): used explicit default value for signal \"life_point\" because signal was never assigned a value" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/bouncy_ball.vhd" 52 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749274 "|FlappyBird_Mini_Project|bouncy_ball:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mouseLED mouseLED:inst4 " "Elaborating entity \"mouseLED\" for hierarchy \"mouseLED:inst4\"" {  } { { "FlappyBird_Mini_Project.bdf" "inst4" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 72 1328 1528 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_display mode_display:inst10 " "Elaborating entity \"mode_display\" for hierarchy \"mode_display:inst10\"" {  } { { "FlappyBird_Mini_Project.bdf" "inst10" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 592 112 328 704 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe pipe:inst15 " "Elaborating entity \"pipe\" for hierarchy \"pipe:inst15\"" {  } { { "FlappyBird_Mini_Project.bdf" "inst15" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 728 992 1248 936 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749306 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1_upper pipe.vhd(40) " "VHDL Signal Declaration warning at pipe.vhd(40): used explicit default value for signal \"pipe1_upper\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749308 "|FlappyBird_Mini_Project|pipe:inst15"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe1_lower pipe.vhd(41) " "VHDL Signal Declaration warning at pipe.vhd(41): used explicit default value for signal \"pipe1_lower\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749308 "|FlappyBird_Mini_Project|pipe:inst15"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2_upper pipe.vhd(43) " "VHDL Signal Declaration warning at pipe.vhd(43): used explicit default value for signal \"pipe2_upper\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749308 "|FlappyBird_Mini_Project|pipe:inst15"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe2_lower pipe.vhd(44) " "VHDL Signal Declaration warning at pipe.vhd(44): used explicit default value for signal \"pipe2_lower\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 44 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749308 "|FlappyBird_Mini_Project|pipe:inst15"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe3_upper pipe.vhd(46) " "VHDL Signal Declaration warning at pipe.vhd(46): used explicit default value for signal \"pipe3_upper\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749308 "|FlappyBird_Mini_Project|pipe:inst15"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe3_lower pipe.vhd(47) " "VHDL Signal Declaration warning at pipe.vhd(47): used explicit default value for signal \"pipe3_lower\" because signal was never assigned a value" {  } { { "pipe.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/pipe.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1653909749308 "|FlappyBird_Mini_Project|pipe:inst15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameover_display gameover_display:inst5 " "Elaborating entity \"gameover_display\" for hierarchy \"gameover_display:inst5\"" {  } { { "FlappyBird_Mini_Project.bdf" "inst5" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 816 120 336 928 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1653909749310 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\] " "Synthesized away node \"gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "gameover_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/gameover_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 816 120 336 928 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|gameover_display:inst5|char_rom:text_on2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\] " "Synthesized away node \"gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "gameover_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/gameover_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 816 120 336 928 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|gameover_display:inst5|char_rom:text_on2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\] " "Synthesized away node \"gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "gameover_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/gameover_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 816 120 336 928 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|gameover_display:inst5|char_rom:text_on2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\] " "Synthesized away node \"gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "gameover_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/gameover_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 816 120 336 928 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|gameover_display:inst5|char_rom:text_on2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\] " "Synthesized away node \"gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "gameover_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/gameover_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 816 120 336 928 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|gameover_display:inst5|char_rom:text_on2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\] " "Synthesized away node \"gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "gameover_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/gameover_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 816 120 336 928 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|gameover_display:inst5|char_rom:text_on2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\] " "Synthesized away node \"gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "gameover_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/gameover_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 816 120 336 928 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|gameover_display:inst5|char_rom:text_on2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\] " "Synthesized away node \"gameover_display:inst5\|char_rom:text_on2\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "gameover_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/gameover_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 816 120 336 928 "inst5" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|gameover_display:inst5|char_rom:text_on2|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\] " "Synthesized away node \"mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "mode_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 592 112 328 704 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|mode_display:inst10|char_rom:text_on|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\] " "Synthesized away node \"mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "mode_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 592 112 328 704 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|mode_display:inst10|char_rom:text_on|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\] " "Synthesized away node \"mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "mode_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 592 112 328 704 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|mode_display:inst10|char_rom:text_on|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\] " "Synthesized away node \"mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "mode_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 592 112 328 704 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|mode_display:inst10|char_rom:text_on|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\] " "Synthesized away node \"mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "mode_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 592 112 328 704 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|mode_display:inst10|char_rom:text_on|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\] " "Synthesized away node \"mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "mode_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 592 112 328 704 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|mode_display:inst10|char_rom:text_on|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\] " "Synthesized away node \"mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "mode_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 592 112 328 704 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|mode_display:inst10|char_rom:text_on|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\] " "Synthesized away node \"mode_display:inst10\|char_rom:text_on\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_kt91.tdf" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/db/altsyncram_kt91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "char_rom.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/char_rom.vhd" 51 0 0 } } { "mode_display.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mode_display.vhd" 32 0 0 } } { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 592 112 328 704 "inst10" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909749436 "|FlappyBird_Mini_Project|mode_display:inst10|char_rom:text_on|altsyncram:altsyncram_component|altsyncram_kt91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1653909749436 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1653909749436 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1653909750174 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouse.vhd" 37 -1 0 } } { "mouse.vhd" "" { Text "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1653909750244 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1653909750244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1653909750581 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1653909751297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909751297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_pb1 " "No output dependent on input pin \"display_pb1\"" {  } { { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 552 1216 1384 568 "display_pb1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909751386 "|FlappyBird_Mini_Project|display_pb1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "display_pb2 " "No output dependent on input pin \"display_pb2\"" {  } { { "FlappyBird_Mini_Project.bdf" "" { Schematic "C:/Users/Francis Cho/Documents/School/COMPSYS_305_Mini_Project/FlappyBird_Mini_Project.bdf" { { 568 1216 1384 584 "display_pb2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1653909751386 "|FlappyBird_Mini_Project|display_pb2"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1653909751386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "634 " "Implemented 634 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1653909751387 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1653909751387 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1653909751387 ""} { "Info" "ICUT_CUT_TM_LCELLS" "602 " "Implemented 602 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1653909751387 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1653909751387 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1653909751387 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1653909751387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1653909751421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 23:22:31 2022 " "Processing ended: Mon May 30 23:22:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1653909751421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1653909751421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1653909751421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1653909751421 ""}
