##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for PixelClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (PixelClock:R vs. PixelClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK     | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 24.00 MHz  | 
Clock: PixelClock    | Frequency: 33.91 MHz  | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
PixelClock    PixelClock     41666.7          12176       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase  
----------------  ------------  ----------------  
BLUE(0)_PAD       23298         PixelClock:R      
COMP_SYNC(0)_PAD  21980         PixelClock:R      
GRN(0)_PAD        22461         PixelClock:R      
HSYNC(0)_PAD      43156         PixelClock:R      
LED5_4(0)_PAD     71545         CyBUS_CLK:R       
RED(0)_PAD        23569         PixelClock:R      
VSYNC(0)_PAD      38669         PixelClock:R      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for PixelClock
****************************************
Clock: PixelClock
Frequency: 33.91 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_765/main_2
Capture Clock  : Net_765/clock_0
Path slack     : 12176p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25981
-------------------------------------   ----- 
End-of-path arrival time (ps)           25981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_2\/main_2  macrocell40   6291   7541  12176  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_2\/q       macrocell40   3350  10891  12176  RISE       1
VertSync/main_5                     macrocell18   2282  13173  12176  RISE       1
VertSync/q                          macrocell18   3350  16523  12176  RISE       1
Net_765_split/main_0                macrocell42   3230  19753  12176  RISE       1
Net_765_split/q                     macrocell42   3350  23103  12176  RISE       1
Net_765/main_2                      macrocell77   2878  25981  12176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell77         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (PixelClock:R vs. PixelClock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_765/main_2
Capture Clock  : Net_765/clock_0
Path slack     : 12176p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25981
-------------------------------------   ----- 
End-of-path arrival time (ps)           25981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_2\/main_2  macrocell40   6291   7541  12176  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_2\/q       macrocell40   3350  10891  12176  RISE       1
VertSync/main_5                     macrocell18   2282  13173  12176  RISE       1
VertSync/q                          macrocell18   3350  16523  12176  RISE       1
Net_765_split/main_0                macrocell42   3230  19753  12176  RISE       1
Net_765_split/q                     macrocell42   3350  23103  12176  RISE       1
Net_765/main_2                      macrocell77   2878  25981  12176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell77         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_765/main_2
Capture Clock  : Net_765/clock_0
Path slack     : 12176p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       25981
-------------------------------------   ----- 
End-of-path arrival time (ps)           25981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_2\/main_2  macrocell40   6291   7541  12176  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_2\/q       macrocell40   3350  10891  12176  RISE       1
VertSync/main_5                     macrocell18   2282  13173  12176  RISE       1
VertSync/q                          macrocell18   3350  16523  12176  RISE       1
Net_765_split/main_0                macrocell42   3230  19753  12176  RISE       1
Net_765_split/q                     macrocell42   3350  23103  12176  RISE       1
Net_765/main_2                      macrocell77   2878  25981  12176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_765/main_0
Capture Clock  : Net_765/clock_0
Path slack     : 16886p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21270
-------------------------------------   ----- 
End-of-path arrival time (ps)           21270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_2\/main_2  macrocell40   6291   7541  12176  RISE       1
\MODULE_6:g1:a0:gx:u0:gt_2\/q       macrocell40   3350  10891  12176  RISE       1
VertSync/main_5                     macrocell18   2282  13173  12176  RISE       1
VertSync/q                          macrocell18   3350  16523  12176  RISE       1
Net_765/main_0                      macrocell77   4748  21270  16886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_5/q
Path End       : Net_755/main_2
Capture Clock  : Net_755/clock_0
Path slack     : 17289p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20868
-------------------------------------   ----- 
End-of-path arrival time (ps)           20868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ColCount_5/q                         macrocell73   1250   1250  17289  RISE       1
\MODULE_10:g1:a0:gx:u0:lt_5\/main_0  macrocell53   3596   4846  17289  RISE       1
\MODULE_10:g1:a0:gx:u0:lt_5\/q       macrocell53   3350   8196  17289  RISE       1
Net_722/main_4                       macrocell26   6393  14588  17289  RISE       1
Net_722/q                            macrocell26   3350  17938  17289  RISE       1
Net_755/main_2                       macrocell76   2929  20868  17289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_755/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_5/q
Path End       : Net_758/main_2
Capture Clock  : Net_758/clock_0
Path slack     : 17300p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20857
-------------------------------------   ----- 
End-of-path arrival time (ps)           20857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ColCount_5/q                         macrocell73   1250   1250  17289  RISE       1
\MODULE_10:g1:a0:gx:u0:lt_5\/main_0  macrocell53   3596   4846  17289  RISE       1
\MODULE_10:g1:a0:gx:u0:lt_5\/q       macrocell53   3350   8196  17289  RISE       1
Net_722/main_4                       macrocell26   6393  14588  17289  RISE       1
Net_722/q                            macrocell26   3350  17938  17289  RISE       1
Net_758/main_2                       macrocell72   2919  20857  17300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_758/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_5/q
Path End       : Net_749/main_2
Capture Clock  : Net_749/clock_0
Path slack     : 17300p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20857
-------------------------------------   ----- 
End-of-path arrival time (ps)           20857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
ColCount_5/q                         macrocell73   1250   1250  17289  RISE       1
\MODULE_10:g1:a0:gx:u0:lt_5\/main_0  macrocell53   3596   4846  17289  RISE       1
\MODULE_10:g1:a0:gx:u0:lt_5\/q       macrocell53   3350   8196  17289  RISE       1
Net_722/main_4                       macrocell26   6393  14588  17289  RISE       1
Net_722/q                            macrocell26   3350  17938  17289  RISE       1
Net_749/main_2                       macrocell75   2919  20857  17300  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_8/main_0
Capture Clock  : Net_787_8/clock_0
Path slack     : 18838p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19319
-------------------------------------   ----- 
End-of-path arrival time (ps)           19319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell41   4729   5979  18838  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell41   3350   9329  18838  RISE       1
Net_788/main_2                      macrocell19   2304  11633  18838  RISE       1
Net_788/q                           macrocell19   3350  14983  18838  RISE       1
Net_787_8/main_0                    macrocell60   4336  19319  18838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_8/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_9/main_1
Capture Clock  : Net_787_9/clock_0
Path slack     : 19628p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18529
-------------------------------------   ----- 
End-of-path arrival time (ps)           18529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell41   4729   5979  18838  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell41   3350   9329  18838  RISE       1
Net_788/main_2                      macrocell19   2304  11633  18838  RISE       1
Net_788/q                           macrocell19   3350  14983  18838  RISE       1
Net_787_9/main_1                    macrocell59   3545  18529  19628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_9/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_5/main_0
Capture Clock  : Net_787_5/clock_0
Path slack     : 19628p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18529
-------------------------------------   ----- 
End-of-path arrival time (ps)           18529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell41   4729   5979  18838  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell41   3350   9329  18838  RISE       1
Net_788/main_2                      macrocell19   2304  11633  18838  RISE       1
Net_788/q                           macrocell19   3350  14983  18838  RISE       1
Net_787_5/main_0                    macrocell63   3545  18529  19628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_4/main_0
Capture Clock  : Net_787_4/clock_0
Path slack     : 19628p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18529
-------------------------------------   ----- 
End-of-path arrival time (ps)           18529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell41   4729   5979  18838  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell41   3350   9329  18838  RISE       1
Net_788/main_2                      macrocell19   2304  11633  18838  RISE       1
Net_788/q                           macrocell19   3350  14983  18838  RISE       1
Net_787_4/main_0                    macrocell64   3545  18529  19628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_0/main_0
Capture Clock  : Net_787_0/clock_0
Path slack     : 19629p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18527
-------------------------------------   ----- 
End-of-path arrival time (ps)           18527
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell41   4729   5979  18838  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell41   3350   9329  18838  RISE       1
Net_788/main_2                      macrocell19   2304  11633  18838  RISE       1
Net_788/q                           macrocell19   3350  14983  18838  RISE       1
Net_787_0/main_0                    macrocell68   3544  18527  19629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_7/main_0
Capture Clock  : Net_787_7/clock_0
Path slack     : 19763p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18394
-------------------------------------   ----- 
End-of-path arrival time (ps)           18394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell41   4729   5979  18838  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell41   3350   9329  18838  RISE       1
Net_788/main_2                      macrocell19   2304  11633  18838  RISE       1
Net_788/q                           macrocell19   3350  14983  18838  RISE       1
Net_787_7/main_0                    macrocell61   3411  18394  19763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_6/main_0
Capture Clock  : Net_787_6/clock_0
Path slack     : 19763p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18394
-------------------------------------   ----- 
End-of-path arrival time (ps)           18394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell41   4729   5979  18838  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell41   3350   9329  18838  RISE       1
Net_788/main_2                      macrocell19   2304  11633  18838  RISE       1
Net_788/q                           macrocell19   3350  14983  18838  RISE       1
Net_787_6/main_0                    macrocell62   3411  18394  19763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_3/main_0
Capture Clock  : Net_787_3/clock_0
Path slack     : 19763p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18394
-------------------------------------   ----- 
End-of-path arrival time (ps)           18394
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell41   4729   5979  18838  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell41   3350   9329  18838  RISE       1
Net_788/main_2                      macrocell19   2304  11633  18838  RISE       1
Net_788/q                           macrocell19   3350  14983  18838  RISE       1
Net_787_3/main_0                    macrocell65   3411  18394  19763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_2/main_0
Capture Clock  : Net_787_2/clock_0
Path slack     : 20532p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17624
-------------------------------------   ----- 
End-of-path arrival time (ps)           17624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell41   4729   5979  18838  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell41   3350   9329  18838  RISE       1
Net_788/main_2                      macrocell19   2304  11633  18838  RISE       1
Net_788/q                           macrocell19   3350  14983  18838  RISE       1
Net_787_2/main_0                    macrocell66   2641  17624  20532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_1/main_0
Capture Clock  : Net_787_1/clock_0
Path slack     : 20532p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17624
-------------------------------------   ----- 
End-of-path arrival time (ps)           17624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                         macrocell68   1250   1250  12176  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/main_7  macrocell41   4729   5979  18838  RISE       1
\MODULE_7:g1:a0:gx:u0:eq_7\/q       macrocell41   3350   9329  18838  RISE       1
Net_788/main_2                      macrocell19   2304  11633  18838  RISE       1
Net_788/q                           macrocell19   3350  14983  18838  RISE       1
Net_787_1/main_0                    macrocell67   2641  17624  20532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : Net_787_0/main_1
Capture Clock  : Net_787_0/clock_0
Path slack     : 21945p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16212
-------------------------------------   ----- 
End-of-path arrival time (ps)           16212
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q      macrocell81   1250   1250  20535  RISE       1
lineClear/main_5  macrocell34   6429   7679  21945  RISE       1
lineClear/q       macrocell34   3350  11029  21945  RISE       1
Net_787_0/main_1  macrocell68   5183  16212  21945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_1/main_0
Capture Clock  : ColCount_1/clock_0
Path slack     : 22661p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15496
-------------------------------------   ----- 
End-of-path arrival time (ps)           15496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
lineClear/main_5   macrocell34   6429   7679  21945  RISE       1
lineClear/q        macrocell34   3350  11029  21945  RISE       1
ColCount_1/main_0  macrocell81   4467  15496  22661  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_2/main_0
Capture Clock  : ColCount_2/clock_0
Path slack     : 22669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
lineClear/main_5   macrocell34   6429   7679  21945  RISE       1
lineClear/q        macrocell34   3350  11029  21945  RISE       1
ColCount_2/main_0  macrocell80   4458  15487  22669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_2/clock_0                                         macrocell80         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_0/main_0
Capture Clock  : ColCount_0/clock_0
Path slack     : 22669p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15487
-------------------------------------   ----- 
End-of-path arrival time (ps)           15487
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
lineClear/main_5   macrocell34   6429   7679  21945  RISE       1
lineClear/q        macrocell34   3350  11029  21945  RISE       1
ColCount_0/main_0  macrocell82   4458  15487  22669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_0/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : Net_787_2/main_1
Capture Clock  : Net_787_2/clock_0
Path slack     : 22842p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15315
-------------------------------------   ----- 
End-of-path arrival time (ps)           15315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q      macrocell81   1250   1250  20535  RISE       1
lineClear/main_5  macrocell34   6429   7679  21945  RISE       1
lineClear/q       macrocell34   3350  11029  21945  RISE       1
Net_787_2/main_1  macrocell66   4286  15315  22842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : Net_787_1/main_1
Capture Clock  : Net_787_1/clock_0
Path slack     : 22842p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15315
-------------------------------------   ----- 
End-of-path arrival time (ps)           15315
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q      macrocell81   1250   1250  20535  RISE       1
lineClear/main_5  macrocell34   6429   7679  21945  RISE       1
lineClear/q       macrocell34   3350  11029  21945  RISE       1
Net_787_1/main_1  macrocell67   4286  15315  22842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_6/main_0
Capture Clock  : ColCount_6/clock_0
Path slack     : 23726p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14430
-------------------------------------   ----- 
End-of-path arrival time (ps)           14430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
lineClear/main_5   macrocell34   6429   7679  21945  RISE       1
lineClear/q        macrocell34   3350  11029  21945  RISE       1
ColCount_6/main_0  macrocell78   3401  14430  23726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_6/clock_0                                         macrocell78         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_5/main_0
Capture Clock  : ColCount_5/clock_0
Path slack     : 23737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14420
-------------------------------------   ----- 
End-of-path arrival time (ps)           14420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
lineClear/main_5   macrocell34   6429   7679  21945  RISE       1
lineClear/q        macrocell34   3350  11029  21945  RISE       1
ColCount_5/main_0  macrocell73   3391  14420  23737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_4/main_0
Capture Clock  : ColCount_4/clock_0
Path slack     : 23737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14420
-------------------------------------   ----- 
End-of-path arrival time (ps)           14420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
lineClear/main_5   macrocell34   6429   7679  21945  RISE       1
lineClear/q        macrocell34   3350  11029  21945  RISE       1
ColCount_4/main_0  macrocell74   3391  14420  23737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_3/main_0
Capture Clock  : ColCount_3/clock_0
Path slack     : 23737p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14420
-------------------------------------   ----- 
End-of-path arrival time (ps)           14420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
lineClear/main_5   macrocell34   6429   7679  21945  RISE       1
lineClear/q        macrocell34   3350  11029  21945  RISE       1
ColCount_3/main_0  macrocell79   3391  14420  23737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_3/clock_0                                         macrocell79         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : Net_787_9/main_2
Capture Clock  : Net_787_9/clock_0
Path slack     : 23756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14401
-------------------------------------   ----- 
End-of-path arrival time (ps)           14401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q      macrocell81   1250   1250  20535  RISE       1
lineClear/main_5  macrocell34   6429   7679  21945  RISE       1
lineClear/q       macrocell34   3350  11029  21945  RISE       1
Net_787_9/main_2  macrocell59   3372  14401  23756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_9/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : Net_787_5/main_1
Capture Clock  : Net_787_5/clock_0
Path slack     : 23756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14401
-------------------------------------   ----- 
End-of-path arrival time (ps)           14401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q      macrocell81   1250   1250  20535  RISE       1
lineClear/main_5  macrocell34   6429   7679  21945  RISE       1
lineClear/q       macrocell34   3350  11029  21945  RISE       1
Net_787_5/main_1  macrocell63   3372  14401  23756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : Net_787_4/main_1
Capture Clock  : Net_787_4/clock_0
Path slack     : 23756p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14401
-------------------------------------   ----- 
End-of-path arrival time (ps)           14401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q      macrocell81   1250   1250  20535  RISE       1
lineClear/main_5  macrocell34   6429   7679  21945  RISE       1
lineClear/q       macrocell34   3350  11029  21945  RISE       1
Net_787_4/main_1  macrocell64   3372  14401  23756  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : Net_787_7/main_1
Capture Clock  : Net_787_7/clock_0
Path slack     : 23772p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14385
-------------------------------------   ----- 
End-of-path arrival time (ps)           14385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q      macrocell81   1250   1250  20535  RISE       1
lineClear/main_5  macrocell34   6429   7679  21945  RISE       1
lineClear/q       macrocell34   3350  11029  21945  RISE       1
Net_787_7/main_1  macrocell61   3356  14385  23772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : Net_787_6/main_1
Capture Clock  : Net_787_6/clock_0
Path slack     : 23772p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14385
-------------------------------------   ----- 
End-of-path arrival time (ps)           14385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q      macrocell81   1250   1250  20535  RISE       1
lineClear/main_5  macrocell34   6429   7679  21945  RISE       1
lineClear/q       macrocell34   3350  11029  21945  RISE       1
Net_787_6/main_1  macrocell62   3356  14385  23772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : Net_787_3/main_1
Capture Clock  : Net_787_3/clock_0
Path slack     : 23772p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14385
-------------------------------------   ----- 
End-of-path arrival time (ps)           14385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q      macrocell81   1250   1250  20535  RISE       1
lineClear/main_5  macrocell34   6429   7679  21945  RISE       1
lineClear/q       macrocell34   3350  11029  21945  RISE       1
Net_787_3/main_1  macrocell65   3356  14385  23772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : Net_787_8/main_1
Capture Clock  : Net_787_8/clock_0
Path slack     : 24829p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13328
-------------------------------------   ----- 
End-of-path arrival time (ps)           13328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q      macrocell81   1250   1250  20535  RISE       1
lineClear/main_5  macrocell34   6429   7679  21945  RISE       1
lineClear/q       macrocell34   3350  11029  21945  RISE       1
Net_787_8/main_1  macrocell60   2299  13328  24829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_8/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_8/main_3
Capture Clock  : Net_787_8/clock_0
Path slack     : 24971p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13185
-------------------------------------   ----- 
End-of-path arrival time (ps)           13185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                                                      model name   delay     AT  slack  edge  Fanout
------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                                                   macrocell68   1250   1250  12176  RISE       1
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell12   4729   5979  24971  RISE       1
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell12   3350   9329  24971  RISE       1
Net_787_8/main_3                                              macrocell60   3856  13185  24971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_8/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_9/main_4
Capture Clock  : Net_787_9/clock_0
Path slack     : 25904p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12253
-------------------------------------   ----- 
End-of-path arrival time (ps)           12253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name                                                      model name   delay     AT  slack  edge  Fanout
------------------------------------------------------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q                                                   macrocell68   1250   1250  12176  RISE       1
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/main_7  macrocell12   4729   5979  24971  RISE       1
\VerticalCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\/q       macrocell12   3350   9329  24971  RISE       1
Net_787_9/main_4                                              macrocell59   2924  12253  25904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_9/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : ColCount_6/main_1
Capture Clock  : ColCount_6/clock_0
Path slack     : 25912p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12245
-------------------------------------   ----- 
End-of-path arrival time (ps)           12245
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q        macrocell71   1250   1250  25912  RISE       1
CharClk/main_2     macrocell13   3755   5005  25912  RISE       1
CharClk/q          macrocell13   3350   8355  25912  RISE       1
ColCount_6/main_1  macrocell78   3890  12245  25912  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_6/clock_0                                         macrocell78         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : ColCount_5/main_1
Capture Clock  : ColCount_5/clock_0
Path slack     : 26032p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12124
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q        macrocell71   1250   1250  25912  RISE       1
CharClk/main_2     macrocell13   3755   5005  25912  RISE       1
CharClk/q          macrocell13   3350   8355  25912  RISE       1
ColCount_5/main_1  macrocell73   3769  12124  26032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : ColCount_4/main_1
Capture Clock  : ColCount_4/clock_0
Path slack     : 26032p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12124
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q        macrocell71   1250   1250  25912  RISE       1
CharClk/main_2     macrocell13   3755   5005  25912  RISE       1
CharClk/q          macrocell13   3350   8355  25912  RISE       1
ColCount_4/main_1  macrocell74   3769  12124  26032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : ColCount_3/main_1
Capture Clock  : ColCount_3/clock_0
Path slack     : 26032p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12124
-------------------------------------   ----- 
End-of-path arrival time (ps)           12124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q        macrocell71   1250   1250  25912  RISE       1
CharClk/main_2     macrocell13   3755   5005  25912  RISE       1
CharClk/q          macrocell13   3350   8355  25912  RISE       1
ColCount_3/main_1  macrocell79   3769  12124  26032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_3/clock_0                                         macrocell79         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : ColCount_2/main_1
Capture Clock  : ColCount_2/clock_0
Path slack     : 26798p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11359
-------------------------------------   ----- 
End-of-path arrival time (ps)           11359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q        macrocell71   1250   1250  25912  RISE       1
CharClk/main_2     macrocell13   3755   5005  25912  RISE       1
CharClk/q          macrocell13   3350   8355  25912  RISE       1
ColCount_2/main_1  macrocell80   3004  11359  26798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_2/clock_0                                         macrocell80         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : ColCount_0/main_1
Capture Clock  : ColCount_0/clock_0
Path slack     : 26798p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11359
-------------------------------------   ----- 
End-of-path arrival time (ps)           11359
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q        macrocell71   1250   1250  25912  RISE       1
CharClk/main_2     macrocell13   3755   5005  25912  RISE       1
CharClk/q          macrocell13   3350   8355  25912  RISE       1
ColCount_0/main_1  macrocell82   3004  11359  26798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_0/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : ColCount_1/main_1
Capture Clock  : ColCount_1/clock_0
Path slack     : 26809p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11347
-------------------------------------   ----- 
End-of-path arrival time (ps)           11347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q        macrocell71   1250   1250  25912  RISE       1
CharClk/main_2     macrocell13   3755   5005  25912  RISE       1
CharClk/q          macrocell13   3350   8355  25912  RISE       1
ColCount_1/main_1  macrocell81   2992  11347  26809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_7/main_9
Capture Clock  : Net_787_7/clock_0
Path slack     : 30835p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q       macrocell68   1250   1250  12176  RISE       1
Net_787_7/main_9  macrocell61   6071   7321  30835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_6/main_8
Capture Clock  : Net_787_6/clock_0
Path slack     : 30835p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q       macrocell68   1250   1250  12176  RISE       1
Net_787_6/main_8  macrocell62   6071   7321  30835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_3/main_5
Capture Clock  : Net_787_3/clock_0
Path slack     : 30835p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7321
-------------------------------------   ---- 
End-of-path arrival time (ps)           7321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q       macrocell68   1250   1250  12176  RISE       1
Net_787_3/main_5  macrocell65   6071   7321  30835  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_8/q
Path End       : Net_787_9/main_3
Capture Clock  : Net_787_9/clock_0
Path slack     : 30979p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7178
-------------------------------------   ---- 
End-of-path arrival time (ps)           7178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_8/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_8/q       macrocell60   1250   1250  15362  RISE       1
Net_787_9/main_3  macrocell59   5928   7178  30979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_9/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_5/q
Path End       : Net_758/main_0
Capture Clock  : Net_758/clock_0
Path slack     : 31196p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
ColCount_5/q    macrocell73   1250   1250  17289  RISE       1
Net_758/main_0  macrocell72   5710   6960  31196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_758/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_5/q
Path End       : Net_749/main_0
Capture Clock  : Net_749/clock_0
Path slack     : 31196p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
ColCount_5/q    macrocell73   1250   1250  17289  RISE       1
Net_749/main_0  macrocell75   5710   6960  31196  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_5/q
Path End       : Net_765/main_1
Capture Clock  : Net_765/clock_0
Path slack     : 31272p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6885
-------------------------------------   ---- 
End-of-path arrival time (ps)           6885
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
ColCount_5/q    macrocell73   1250   1250  17289  RISE       1
Net_765/main_1  macrocell77   5635   6885  31272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_765/clock_0                                            macrocell77         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_5/main_6
Capture Clock  : ColCount_5/clock_0
Path slack     : 31380p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
ColCount_5/main_6  macrocell73   5527   6777  31380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_4/main_5
Capture Clock  : ColCount_4/clock_0
Path slack     : 31380p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
ColCount_4/main_5  macrocell74   5527   6777  31380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_3/main_4
Capture Clock  : ColCount_3/clock_0
Path slack     : 31380p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6777
-------------------------------------   ---- 
End-of-path arrival time (ps)           6777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
ColCount_3/main_4  macrocell79   5527   6777  31380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_3/clock_0                                         macrocell79         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_6/main_7
Capture Clock  : ColCount_6/clock_0
Path slack     : 31392p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
ColCount_6/main_7  macrocell78   5515   6765  31392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_6/clock_0                                         macrocell78         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_4/q
Path End       : Net_758/main_1
Capture Clock  : Net_758/clock_0
Path slack     : 31436p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
ColCount_4/q    macrocell74   1250   1250  18272  RISE       1
Net_758/main_1  macrocell72   5471   6721  31436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_758/clock_0                                            macrocell72         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_4/q
Path End       : Net_749/main_1
Capture Clock  : Net_749/clock_0
Path slack     : 31436p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6721
-------------------------------------   ---- 
End-of-path arrival time (ps)           6721
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
ColCount_4/q    macrocell74   1250   1250  18272  RISE       1
Net_749/main_1  macrocell75   5471   6721  31436  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_749/clock_0                                            macrocell75         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_5/main_7
Capture Clock  : Net_787_5/clock_0
Path slack     : 31534p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q       macrocell68   1250   1250  12176  RISE       1
Net_787_5/main_7  macrocell63   5373   6623  31534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_4/main_6
Capture Clock  : Net_787_4/clock_0
Path slack     : 31534p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6623
-------------------------------------   ---- 
End-of-path arrival time (ps)           6623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q       macrocell68   1250   1250  12176  RISE       1
Net_787_4/main_6  macrocell64   5373   6623  31534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_1/q
Path End       : Net_787_5/main_6
Capture Clock  : Net_787_5/clock_0
Path slack     : 31629p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_1/q       macrocell67   1250   1250  13996  RISE       1
Net_787_5/main_6  macrocell63   5278   6528  31629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_1/q
Path End       : Net_787_4/main_5
Capture Clock  : Net_787_4/clock_0
Path slack     : 31629p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6528
-------------------------------------   ---- 
End-of-path arrival time (ps)           6528
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_1/q       macrocell67   1250   1250  13996  RISE       1
Net_787_4/main_5  macrocell64   5278   6528  31629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_2/q
Path End       : Net_787_7/main_7
Capture Clock  : Net_787_7/clock_0
Path slack     : 32009p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_2/q       macrocell66   1250   1250  13627  RISE       1
Net_787_7/main_7  macrocell61   4898   6148  32009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_2/q
Path End       : Net_787_6/main_6
Capture Clock  : Net_787_6/clock_0
Path slack     : 32009p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_2/q       macrocell66   1250   1250  13627  RISE       1
Net_787_6/main_6  macrocell62   4898   6148  32009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_2/q
Path End       : Net_787_3/main_3
Capture Clock  : Net_787_3/clock_0
Path slack     : 32009p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6148
-------------------------------------   ---- 
End-of-path arrival time (ps)           6148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_2/q       macrocell66   1250   1250  13627  RISE       1
Net_787_3/main_3  macrocell65   4898   6148  32009  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_2/q
Path End       : ColCount_5/main_5
Capture Clock  : ColCount_5/clock_0
Path slack     : 32125p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_2/clock_0                                         macrocell80         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_2/q       macrocell80   1250   1250  20990  RISE       1
ColCount_5/main_5  macrocell73   4781   6031  32125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_2/q
Path End       : ColCount_4/main_4
Capture Clock  : ColCount_4/clock_0
Path slack     : 32125p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_2/clock_0                                         macrocell80         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_2/q       macrocell80   1250   1250  20990  RISE       1
ColCount_4/main_4  macrocell74   4781   6031  32125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_2/q
Path End       : ColCount_3/main_3
Capture Clock  : ColCount_3/clock_0
Path slack     : 32125p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6031
-------------------------------------   ---- 
End-of-path arrival time (ps)           6031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_2/clock_0                                         macrocell80         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_2/q       macrocell80   1250   1250  20990  RISE       1
ColCount_3/main_3  macrocell79   4781   6031  32125  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_3/clock_0                                         macrocell79         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_2/main_4
Capture Clock  : Net_787_2/clock_0
Path slack     : 32177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q       macrocell68   1250   1250  12176  RISE       1
Net_787_2/main_4  macrocell66   4729   5979  32177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_1/main_3
Capture Clock  : Net_787_1/clock_0
Path slack     : 32177p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5979
-------------------------------------   ---- 
End-of-path arrival time (ps)           5979
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q       macrocell68   1250   1250  12176  RISE       1
Net_787_1/main_3  macrocell67   4729   5979  32177  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_1/q
Path End       : Net_787_7/main_8
Capture Clock  : Net_787_7/clock_0
Path slack     : 32192p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_1/q       macrocell67   1250   1250  13996  RISE       1
Net_787_7/main_8  macrocell61   4715   5965  32192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_1/q
Path End       : Net_787_6/main_7
Capture Clock  : Net_787_6/clock_0
Path slack     : 32192p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_1/q       macrocell67   1250   1250  13996  RISE       1
Net_787_6/main_7  macrocell62   4715   5965  32192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_1/q
Path End       : Net_787_3/main_4
Capture Clock  : Net_787_3/clock_0
Path slack     : 32192p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_1/q       macrocell67   1250   1250  13996  RISE       1
Net_787_3/main_4  macrocell65   4715   5965  32192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_1/main_2
Capture Clock  : ColCount_1/clock_0
Path slack     : 32446p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5711
-------------------------------------   ---- 
End-of-path arrival time (ps)           5711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
ColCount_1/main_2  macrocell81   4461   5711  32446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_5/q
Path End       : ColCount_5/main_2
Capture Clock  : ColCount_5/clock_0
Path slack     : 32578p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5579
-------------------------------------   ---- 
End-of-path arrival time (ps)           5579
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_5/q       macrocell73   1250   1250  17289  RISE       1
ColCount_5/main_2  macrocell73   4329   5579  32578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_2/q
Path End       : Net_787_5/main_5
Capture Clock  : Net_787_5/clock_0
Path slack     : 32588p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_2/q       macrocell66   1250   1250  13627  RISE       1
Net_787_5/main_5  macrocell63   4319   5569  32588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_2/q
Path End       : Net_787_4/main_4
Capture Clock  : Net_787_4/clock_0
Path slack     : 32588p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_2/q       macrocell66   1250   1250  13627  RISE       1
Net_787_4/main_4  macrocell64   4319   5569  32588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_655_2/main_1
Capture Clock  : Net_655_2/clock_0
Path slack     : 32622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell71   1250   1250  25912  RISE       1
Net_655_2/main_1  macrocell69   4284   5534  32622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_2/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_0/q
Path End       : Net_655_1/main_0
Capture Clock  : Net_655_1/clock_0
Path slack     : 32622p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5534
-------------------------------------   ---- 
End-of-path arrival time (ps)           5534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_0/clock_0                                          macrocell71         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_0/q       macrocell71   1250   1250  25912  RISE       1
Net_655_1/main_0  macrocell70   4284   5534  32622  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_1/clock_0                                          macrocell70         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_0/q
Path End       : ColCount_5/main_7
Capture Clock  : ColCount_5/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_0/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_0/q       macrocell82   1250   1250  21195  RISE       1
ColCount_5/main_7  macrocell73   4227   5477  32680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_0/q
Path End       : ColCount_4/main_6
Capture Clock  : ColCount_4/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_0/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_0/q       macrocell82   1250   1250  21195  RISE       1
ColCount_4/main_6  macrocell74   4227   5477  32680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_0/q
Path End       : ColCount_3/main_5
Capture Clock  : ColCount_3/clock_0
Path slack     : 32680p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5477
-------------------------------------   ---- 
End-of-path arrival time (ps)           5477
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_0/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_0/q       macrocell82   1250   1250  21195  RISE       1
ColCount_3/main_5  macrocell79   4227   5477  32680  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_3/clock_0                                         macrocell79         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_0/q
Path End       : ColCount_6/main_8
Capture Clock  : ColCount_6/clock_0
Path slack     : 32700p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5457
-------------------------------------   ---- 
End-of-path arrival time (ps)           5457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_0/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_0/q       macrocell82   1250   1250  21195  RISE       1
ColCount_6/main_8  macrocell78   4207   5457  32700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_6/clock_0                                         macrocell78         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_0/q
Path End       : Net_787_0/main_2
Capture Clock  : Net_787_0/clock_0
Path slack     : 32728p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5429
-------------------------------------   ---- 
End-of-path arrival time (ps)           5429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_0/q       macrocell68   1250   1250  12176  RISE       1
Net_787_0/main_2  macrocell68   4179   5429  32728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_0/clock_0                                          macrocell68         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_655_1/q
Path End       : Net_655_2/main_0
Capture Clock  : Net_655_2/clock_0
Path slack     : 32900p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5256
-------------------------------------   ---- 
End-of-path arrival time (ps)           5256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_1/clock_0                                          macrocell70         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_655_1/q       macrocell70   1250   1250  26190  RISE       1
Net_655_2/main_0  macrocell69   4006   5256  32900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_655_2/clock_0                                          macrocell69         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_2/q
Path End       : ColCount_6/main_6
Capture Clock  : ColCount_6/clock_0
Path slack     : 33011p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5146
-------------------------------------   ---- 
End-of-path arrival time (ps)           5146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_2/clock_0                                         macrocell80         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_2/q       macrocell80   1250   1250  20990  RISE       1
ColCount_6/main_6  macrocell78   3896   5146  33011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_6/clock_0                                         macrocell78         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_5/q
Path End       : Net_755/main_0
Capture Clock  : Net_755/clock_0
Path slack     : 33311p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
ColCount_5/q    macrocell73   1250   1250  17289  RISE       1
Net_755/main_0  macrocell76   3596   4846  33311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_755/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_5/q
Path End       : ColCount_6/main_2
Capture Clock  : ColCount_6/clock_0
Path slack     : 33311p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4846
-------------------------------------   ---- 
End-of-path arrival time (ps)           4846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_5/q       macrocell73   1250   1250  17289  RISE       1
ColCount_6/main_2  macrocell78   3596   4846  33311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_6/clock_0                                         macrocell78         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_2/q
Path End       : ColCount_2/main_2
Capture Clock  : ColCount_2/clock_0
Path slack     : 33433p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4724
-------------------------------------   ---- 
End-of-path arrival time (ps)           4724
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_2/clock_0                                         macrocell80         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_2/q       macrocell80   1250   1250  20990  RISE       1
ColCount_2/main_2  macrocell80   3474   4724  33433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_2/clock_0                                         macrocell80         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_0/q
Path End       : ColCount_2/main_4
Capture Clock  : ColCount_2/clock_0
Path slack     : 33637p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_0/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_0/q       macrocell82   1250   1250  21195  RISE       1
ColCount_2/main_4  macrocell80   3269   4519  33637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_2/clock_0                                         macrocell80         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_0/q
Path End       : ColCount_0/main_2
Capture Clock  : ColCount_0/clock_0
Path slack     : 33637p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4519
-------------------------------------   ---- 
End-of-path arrival time (ps)           4519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_0/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_0/q       macrocell82   1250   1250  21195  RISE       1
ColCount_0/main_2  macrocell82   3269   4519  33637  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_0/clock_0                                         macrocell82         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_0/q
Path End       : ColCount_1/main_3
Capture Clock  : ColCount_1/clock_0
Path slack     : 33652p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_0/clock_0                                         macrocell82         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_0/q       macrocell82   1250   1250  21195  RISE       1
ColCount_1/main_3  macrocell81   3255   4505  33652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_1/q
Path End       : ColCount_2/main_3
Capture Clock  : ColCount_2/clock_0
Path slack     : 33786p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_1/clock_0                                         macrocell81         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_1/q       macrocell81   1250   1250  20535  RISE       1
ColCount_2/main_3  macrocell80   3121   4371  33786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_2/clock_0                                         macrocell80         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_5/q
Path End       : Net_787_5/main_2
Capture Clock  : Net_787_5/clock_0
Path slack     : 33790p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4367
-------------------------------------   ---- 
End-of-path arrival time (ps)           4367
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_5/q       macrocell63   1250   1250  14716  RISE       1
Net_787_5/main_2  macrocell63   3117   4367  33790  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_5/q
Path End       : Net_787_7/main_4
Capture Clock  : Net_787_7/clock_0
Path slack     : 33802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_5/q       macrocell63   1250   1250  14716  RISE       1
Net_787_7/main_4  macrocell61   3105   4355  33802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_5/q
Path End       : Net_787_6/main_3
Capture Clock  : Net_787_6/clock_0
Path slack     : 33802p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4355
-------------------------------------   ---- 
End-of-path arrival time (ps)           4355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_5/q       macrocell63   1250   1250  14716  RISE       1
Net_787_6/main_3  macrocell62   3105   4355  33802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_9/q
Path End       : Net_787_9/main_0
Capture Clock  : Net_787_9/clock_0
Path slack     : 33825p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4332
-------------------------------------   ---- 
End-of-path arrival time (ps)           4332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_9/clock_0                                          macrocell59         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_9/q       macrocell59   1250   1250  19088  RISE       1
Net_787_9/main_0  macrocell59   3082   4332  33825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_9/clock_0                                          macrocell59         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_1/q
Path End       : Net_787_2/main_3
Capture Clock  : Net_787_2/clock_0
Path slack     : 33966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_1/q       macrocell67   1250   1250  13996  RISE       1
Net_787_2/main_3  macrocell66   2941   4191  33966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_1/q
Path End       : Net_787_1/main_2
Capture Clock  : Net_787_1/clock_0
Path slack     : 33966p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_1/q       macrocell67   1250   1250  13996  RISE       1
Net_787_1/main_2  macrocell67   2941   4191  33966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_1/clock_0                                          macrocell67         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_3/q
Path End       : ColCount_5/main_4
Capture Clock  : ColCount_5/clock_0
Path slack     : 34104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_3/clock_0                                         macrocell79         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_3/q       macrocell79   1250   1250  21892  RISE       1
ColCount_5/main_4  macrocell73   2803   4053  34104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_3/q
Path End       : ColCount_4/main_3
Capture Clock  : ColCount_4/clock_0
Path slack     : 34104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_3/clock_0                                         macrocell79         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_3/q       macrocell79   1250   1250  21892  RISE       1
ColCount_4/main_3  macrocell74   2803   4053  34104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_3/q
Path End       : ColCount_3/main_2
Capture Clock  : ColCount_3/clock_0
Path slack     : 34104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4053
-------------------------------------   ---- 
End-of-path arrival time (ps)           4053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_3/clock_0                                         macrocell79         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_3/q       macrocell79   1250   1250  21892  RISE       1
ColCount_3/main_2  macrocell79   2803   4053  34104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_3/clock_0                                         macrocell79         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_3/q
Path End       : ColCount_6/main_5
Capture Clock  : ColCount_6/clock_0
Path slack     : 34127p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4030
-------------------------------------   ---- 
End-of-path arrival time (ps)           4030
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_3/clock_0                                         macrocell79         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_3/q       macrocell79   1250   1250  21892  RISE       1
ColCount_6/main_5  macrocell78   2780   4030  34127  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_6/clock_0                                         macrocell78         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_4/q
Path End       : Net_787_5/main_3
Capture Clock  : Net_787_5/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_4/q       macrocell64   1250   1250  15055  RISE       1
Net_787_5/main_3  macrocell63   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_4/q
Path End       : Net_787_4/main_2
Capture Clock  : Net_787_4/clock_0
Path slack     : 34129p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_4/q       macrocell64   1250   1250  15055  RISE       1
Net_787_4/main_2  macrocell64   2778   4028  34129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_3/q
Path End       : Net_787_7/main_6
Capture Clock  : Net_787_7/clock_0
Path slack     : 34130p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_3/q       macrocell65   1250   1250  15067  RISE       1
Net_787_7/main_6  macrocell61   2776   4026  34130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_3/q
Path End       : Net_787_6/main_5
Capture Clock  : Net_787_6/clock_0
Path slack     : 34130p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_3/q       macrocell65   1250   1250  15067  RISE       1
Net_787_6/main_5  macrocell62   2776   4026  34130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_3/q
Path End       : Net_787_3/main_2
Capture Clock  : Net_787_3/clock_0
Path slack     : 34130p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_3/q       macrocell65   1250   1250  15067  RISE       1
Net_787_3/main_2  macrocell65   2776   4026  34130  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_6/q
Path End       : ColCount_6/main_4
Capture Clock  : ColCount_6/clock_0
Path slack     : 34131p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4026
-------------------------------------   ---- 
End-of-path arrival time (ps)           4026
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_6/clock_0                                         macrocell78         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_6/q       macrocell78   1250   1250  23778  RISE       1
ColCount_6/main_4  macrocell78   2776   4026  34131  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_6/clock_0                                         macrocell78         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_4/q
Path End       : Net_787_7/main_5
Capture Clock  : Net_787_7/clock_0
Path slack     : 34139p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_4/q       macrocell64   1250   1250  15055  RISE       1
Net_787_7/main_5  macrocell61   2768   4018  34139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_4/q
Path End       : Net_787_6/main_4
Capture Clock  : Net_787_6/clock_0
Path slack     : 34139p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4018
-------------------------------------   ---- 
End-of-path arrival time (ps)           4018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_4/q       macrocell64   1250   1250  15055  RISE       1
Net_787_6/main_4  macrocell62   2768   4018  34139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_3/q
Path End       : Net_787_5/main_4
Capture Clock  : Net_787_5/clock_0
Path slack     : 34141p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_3/q       macrocell65   1250   1250  15067  RISE       1
Net_787_5/main_4  macrocell63   2765   4015  34141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_5/clock_0                                          macrocell63         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_3/q
Path End       : Net_787_4/main_3
Capture Clock  : Net_787_4/clock_0
Path slack     : 34141p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4015
-------------------------------------   ---- 
End-of-path arrival time (ps)           4015
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_3/clock_0                                          macrocell65         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_3/q       macrocell65   1250   1250  15067  RISE       1
Net_787_4/main_3  macrocell64   2765   4015  34141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_4/clock_0                                          macrocell64         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_8/q
Path End       : Net_787_8/main_2
Capture Clock  : Net_787_8/clock_0
Path slack     : 34286p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_8/clock_0                                          macrocell60         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_8/q       macrocell60   1250   1250  15362  RISE       1
Net_787_8/main_2  macrocell60   2620   3870  34286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_8/clock_0                                          macrocell60         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_2/q
Path End       : Net_787_2/main_2
Capture Clock  : Net_787_2/clock_0
Path slack     : 34288p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3869
-------------------------------------   ---- 
End-of-path arrival time (ps)           3869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_2/q       macrocell66   1250   1250  13627  RISE       1
Net_787_2/main_2  macrocell66   2619   3869  34288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_2/clock_0                                          macrocell66         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_4/q
Path End       : ColCount_5/main_3
Capture Clock  : ColCount_5/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_4/q       macrocell74   1250   1250  18272  RISE       1
ColCount_5/main_3  macrocell73   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_5/clock_0                                         macrocell73         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_4/q
Path End       : ColCount_4/main_2
Capture Clock  : ColCount_4/clock_0
Path slack     : 34289p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_4/q       macrocell74   1250   1250  18272  RISE       1
ColCount_4/main_2  macrocell74   2618   3868  34289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_4/q
Path End       : Net_755/main_1
Capture Clock  : Net_755/clock_0
Path slack     : 34294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1

Data path
pin name        model name   delay     AT  slack  edge  Fanout
--------------  -----------  -----  -----  -----  ----  ------
ColCount_4/q    macrocell74   1250   1250  18272  RISE       1
Net_755/main_1  macrocell76   2613   3863  34294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_755/clock_0                                            macrocell76         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : ColCount_4/q
Path End       : ColCount_6/main_3
Capture Clock  : ColCount_6/clock_0
Path slack     : 34294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3863
-------------------------------------   ---- 
End-of-path arrival time (ps)           3863
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_4/clock_0                                         macrocell74         0      0  RISE       1

Data path
pin name           model name   delay     AT  slack  edge  Fanout
-----------------  -----------  -----  -----  -----  ----  ------
ColCount_4/q       macrocell74   1250   1250  18272  RISE       1
ColCount_6/main_3  macrocell78   2613   3863  34294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
ColCount_6/clock_0                                         macrocell78         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_7/q
Path End       : Net_787_7/main_2
Capture Clock  : Net_787_7/clock_0
Path slack     : 34607p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_7/q       macrocell61   1250   1250  14757  RISE       1
Net_787_7/main_2  macrocell61   2299   3549  34607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_6/q
Path End       : Net_787_7/main_3
Capture Clock  : Net_787_7/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_6/q       macrocell62   1250   1250  14762  RISE       1
Net_787_7/main_3  macrocell61   2293   3543  34614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_7/clock_0                                          macrocell61         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_787_6/q
Path End       : Net_787_6/main_2
Capture Clock  : Net_787_6/clock_0
Path slack     : 34614p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (PixelClock:R#1 vs. PixelClock:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1

Data path
pin name          model name   delay     AT  slack  edge  Fanout
----------------  -----------  -----  -----  -----  ----  ------
Net_787_6/q       macrocell62   1250   1250  14762  RISE       1
Net_787_6/main_2  macrocell62   2293   3543  34614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_787_6/clock_0                                          macrocell62         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

