{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527892795679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527892795695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 01 23:39:55 2018 " "Processing started: Fri Jun 01 23:39:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527892795695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892795695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MergeSort -c MergeSort " "Command: quartus_map --read_settings_files=on --write_settings_files=off MergeSort -c MergeSort" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892795695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527892796129 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527892796129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_controller.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ps2_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_controller-smart " "Found design unit 1: ps2_controller-smart" {  } { { "ps2_controller.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ps2_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805974 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 low_level_ps2_controller-ignore_errors " "Found design unit 2: low_level_ps2_controller-ignore_errors" {  } { { "ps2_controller.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ps2_controller.vhd" 342 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805974 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_controller " "Found entity 1: ps2_controller" {  } { { "ps2_controller.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ps2_controller.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805974 ""} { "Info" "ISGN_ENTITY_NAME" "2 low_level_ps2_controller " "Found entity 2: low_level_ps2_controller" {  } { { "ps2_controller.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ps2_controller.vhd" 321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892805974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 3 1 " "Found 3 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fancy " "Found design unit 1: debouncer-fancy" {  } { { "debouncer.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/debouncer.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 debouncer-basic " "Found design unit 2: debouncer-basic" {  } { { "debouncer.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/debouncer.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/debouncer.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892805990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_1_8-Behavioral " "Found design unit 1: Mux4_1_8-Behavioral" {  } { { "Mux4_1_8.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Mux4_1_8.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1_8 " "Found entity 1: Mux4_1_8" {  } { { "Mux4_1_8.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Mux4_1_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892805990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892805990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-Behavioral " "Found design unit 1: Mux2_1-Behavioral" {  } { { "Mux2_1.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Mux2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892805990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 3 1 " "Found 3 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-heavy " "Found design unit 1: pseudo_random_generator-heavy" {  } { { "pseudo_random_generator.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/pseudo_random_generator.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pseudo_random_generator-light " "Found design unit 2: pseudo_random_generator-light" {  } { { "pseudo_random_generator.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/pseudo_random_generator.vhd" 1304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/pseudo_random_generator.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892805990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892805990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-Behavioral " "Found design unit 1: ControlUnit-Behavioral" {  } { { "ControlUnit.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ControlUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mergesortdemo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mergesortdemo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MergeSortDemo-Shell " "Found design unit 1: MergeSortDemo-Shell" {  } { { "MergeSortDemo.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806005 ""} { "Info" "ISGN_ENTITY_NAME" "1 MergeSortDemo " "Found entity 1: MergeSortDemo" {  } { { "MergeSortDemo.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insertedcount.vhd 2 1 " "Found 2 design units, including 1 entities, in source file insertedcount.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InsertedCount-Behavioral " "Found design unit 1: InsertedCount-Behavioral" {  } { { "InsertedCount.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/InsertedCount.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806005 ""} { "Info" "ISGN_ENTITY_NAME" "1 InsertedCount " "Found entity 1: InsertedCount" {  } { { "InsertedCount.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/InsertedCount.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftRegister-Behavioral " "Found design unit 1: ShiftRegister-Behavioral" {  } { { "ShiftRegister.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ShiftRegister.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806005 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "ShiftRegister.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ShiftRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge_lvl1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file merge_lvl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Merge_lvl1-Behavioral " "Found design unit 1: Merge_lvl1-Behavioral" {  } { { "Merge_lvl1.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Merge_lvl1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806005 ""} { "Info" "ISGN_ENTITY_NAME" "1 Merge_lvl1 " "Found entity 1: Merge_lvl1" {  } { { "Merge_lvl1.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Merge_lvl1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge_lvl2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file merge_lvl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Merge_lvl2-Behavioral " "Found design unit 1: Merge_lvl2-Behavioral" {  } { { "Merge_lvl2.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Merge_lvl2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806021 ""} { "Info" "ISGN_ENTITY_NAME" "1 Merge_lvl2 " "Found entity 1: Merge_lvl2" {  } { { "Merge_lvl2.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Merge_lvl2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "merge_lvl3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file merge_lvl3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Merge_lvl3-Behavioral " "Found design unit 1: Merge_lvl3-Behavioral" {  } { { "Merge_lvl3.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Merge_lvl3.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806021 ""} { "Info" "ISGN_ENTITY_NAME" "1 Merge_lvl3 " "Found entity 1: Merge_lvl3" {  } { { "Merge_lvl3.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Merge_lvl3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaycontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaycontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayControl-Behavioral " "Found design unit 1: DisplayControl-Behavioral" {  } { { "DisplayControl.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/DisplayControl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806021 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayControl " "Found entity 1: DisplayControl" {  } { { "DisplayControl.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/DisplayControl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register1bit-Behavioral " "Found design unit 1: Register1bit-Behavioral" {  } { { "Register1bit.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Register1bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806021 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register1bit " "Found entity 1: Register1bit" {  } { { "Register1bit.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/Register1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keydecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyDecoder-Behavioral " "Found design unit 1: KeyDecoder-Behavioral" {  } { { "KeyDecoder.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/KeyDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806021 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyDecoder " "Found entity 1: KeyDecoder" {  } { { "KeyDecoder.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/KeyDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527892806021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806021 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MergeSortDemo " "Elaborating entity \"MergeSortDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1527892806068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "debouncer debouncer:debouncer_0 A:fancy " "Elaborating entity \"debouncer\" using architecture \"A:fancy\" for hierarchy \"debouncer:debouncer_0\"" {  } { { "MergeSortDemo.vhd" "debouncer_0" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 35 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Register1bit Register1bit:register_1 A:behavioral " "Elaborating entity \"Register1bit\" using architecture \"A:behavioral\" for hierarchy \"Register1bit:register_1\"" {  } { { "MergeSortDemo.vhd" "register_1" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ControlUnit ControlUnit:control_unit A:behavioral " "Elaborating entity \"ControlUnit\" using architecture \"A:behavioral\" for hierarchy \"ControlUnit:control_unit\"" {  } { { "MergeSortDemo.vhd" "control_unit" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 105 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806099 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_user ControlUnit.vhd(38) " "VHDL Process Statement warning at ControlUnit.vhd(38): inferring latch(es) for signal or variable \"out_user\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ControlUnit.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527892806099 "|MergeSortDemo|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_inc_dec ControlUnit.vhd(38) " "VHDL Process Statement warning at ControlUnit.vhd(38): inferring latch(es) for signal or variable \"out_inc_dec\", which holds its previous value in one or more paths through the process" {  } { { "ControlUnit.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ControlUnit.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1527892806099 "|MergeSortDemo|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_inc_dec ControlUnit.vhd(38) " "Inferred latch for \"out_inc_dec\" at ControlUnit.vhd(38)" {  } { { "ControlUnit.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ControlUnit.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806099 "|MergeSortDemo|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_user ControlUnit.vhd(38) " "Inferred latch for \"out_user\" at ControlUnit.vhd(38)" {  } { { "ControlUnit.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ControlUnit.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892806099 "|MergeSortDemo|ControlUnit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ps2_controller ps2_controller:ps2_controller A:smart " "Elaborating entity \"ps2_controller\" using architecture \"A:smart\" for hierarchy \"ps2_controller:ps2_controller\"" {  } { { "MergeSortDemo.vhd" "ps2_controller" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "low_level_ps2_controller ps2_controller:ps2_controller\|low_level_ps2_controller:LOW_LEVEL A:ignore_errors " "Elaborating entity \"low_level_ps2_controller\" using architecture \"A:ignore_errors\" for hierarchy \"ps2_controller:ps2_controller\|low_level_ps2_controller:LOW_LEVEL\"" {  } { { "ps2_controller.vhd" "LOW_LEVEL" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ps2_controller.vhd" 113 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806099 ""}
{ "Info" "IVRFX_VHDL_ASSERT_ALWAYS_OCCURS_INFO" "\"Sampling period = 124 clock cycles\" ps2_controller.vhd(383) " "VHDL Assertion Statement at ps2_controller.vhd(383): assertion is false - report \"Sampling period = 124 clock cycles\" (NOTE)" {  } { { "ps2_controller.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ps2_controller.vhd" 383 0 0 } }  } 0 10544 "VHDL Assertion Statement at %2!s!: assertion is false - report %1!s! (NOTE)" 0 0 "Analysis & Synthesis" 0 -1 1527892806099 "|MergeSortDemo|ps2_controller:ps2_controller|low_level_ps2_controller:LOW_LEVEL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "InsertedCount InsertedCount:inserted_count A:behavioral " "Elaborating entity \"InsertedCount\" using architecture \"A:behavioral\" for hierarchy \"InsertedCount:inserted_count\"" {  } { { "MergeSortDemo.vhd" "inserted_count" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 136 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pseudo_random_generator pseudo_random_generator:random_generator A:heavy " "Elaborating entity \"pseudo_random_generator\" using architecture \"A:heavy\" for hierarchy \"pseudo_random_generator:random_generator\"" {  } { { "MergeSortDemo.vhd" "random_generator" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 142 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "KeyDecoder KeyDecoder:key_decoder A:behavioral " "Elaborating entity \"KeyDecoder\" using architecture \"A:behavioral\" for hierarchy \"KeyDecoder:key_decoder\"" {  } { { "MergeSortDemo.vhd" "key_decoder" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 149 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux2_1 Mux2_1:mux_0 A:behavioral " "Elaborating entity \"Mux2_1\" using architecture \"A:behavioral\" for hierarchy \"Mux2_1:mux_0\"" {  } { { "MergeSortDemo.vhd" "mux_0" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 157 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ShiftRegister ShiftRegister:shift_register A:behavioral " "Elaborating entity \"ShiftRegister\" using architecture \"A:behavioral\" for hierarchy \"ShiftRegister:shift_register\"" {  } { { "MergeSortDemo.vhd" "shift_register" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 169 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Merge_lvl1 Merge_lvl1:merge_lvl1_0 A:behavioral " "Elaborating entity \"Merge_lvl1\" using architecture \"A:behavioral\" for hierarchy \"Merge_lvl1:merge_lvl1_0\"" {  } { { "MergeSortDemo.vhd" "merge_lvl1_0" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 183 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Merge_lvl2 Merge_lvl2:merge_lvl2_0 A:behavioral " "Elaborating entity \"Merge_lvl2\" using architecture \"A:behavioral\" for hierarchy \"Merge_lvl2:merge_lvl2_0\"" {  } { { "MergeSortDemo.vhd" "merge_lvl2_0" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 223 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Merge_lvl3 Merge_lvl3:merge_lvl3 A:behavioral " "Elaborating entity \"Merge_lvl3\" using architecture \"A:behavioral\" for hierarchy \"Merge_lvl3:merge_lvl3\"" {  } { { "MergeSortDemo.vhd" "merge_lvl3" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 252 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplayControl DisplayControl:display_control A:behavioral " "Elaborating entity \"DisplayControl\" using architecture \"A:behavioral\" for hierarchy \"DisplayControl:display_control\"" {  } { { "MergeSortDemo.vhd" "display_control" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 277 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux4_1_8 Mux4_1_8:mux_4_1_8 A:behavioral " "Elaborating entity \"Mux4_1_8\" using architecture \"A:behavioral\" for hierarchy \"Mux4_1_8:mux_4_1_8\"" {  } { { "MergeSortDemo.vhd" "mux_4_1_8" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 285 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:display0 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:display0\"" {  } { { "MergeSortDemo.vhd" "display0" { Text "D:/Universidade/LSDig/Projects/Merge Sort/MergeSortDemo.vhd" 301 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892806130 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MergeSortDemo\|ps2_controller:ps2_controller\|state " "State machine \"\|MergeSortDemo\|ps2_controller:ps2_controller\|state\" will be implemented as a safe state machine." {  } { { "ps2_controller.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ps2_controller.vhd" 108 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527892807624 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MergeSortDemo\|ps2_controller:ps2_controller\|low_level_ps2_controller:LOW_LEVEL\|state " "State machine \"\|MergeSortDemo\|ps2_controller:ps2_controller\|low_level_ps2_controller:LOW_LEVEL\|state\" will be implemented as a safe state machine." {  } { { "ps2_controller.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/ps2_controller.vhd" 370 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527892807624 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MergeSortDemo\|debouncer:debouncer_3\|state " "State machine \"\|MergeSortDemo\|debouncer:debouncer_3\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527892807640 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MergeSortDemo\|debouncer:debouncer_2\|state " "State machine \"\|MergeSortDemo\|debouncer:debouncer_2\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527892807640 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MergeSortDemo\|debouncer:debouncer_1\|state " "State machine \"\|MergeSortDemo\|debouncer:debouncer_1\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527892807640 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|MergeSortDemo\|debouncer:debouncer_0\|state " "State machine \"\|MergeSortDemo\|debouncer:debouncer_0\|state\" will be implemented as a safe state machine." {  } { { "debouncer.vhd" "" { Text "D:/Universidade/LSDig/Projects/Merge Sort/debouncer.vhd" 71 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1527892807640 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1527892809505 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1527892811537 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1527892811772 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527892811772 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1853 " "Implemented 1853 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1527892811929 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1527892811929 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1527892811929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1785 " "Implemented 1785 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1527892811929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1527892811929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527892811944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 01 23:40:11 2018 " "Processing ended: Fri Jun 01 23:40:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527892811944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527892811944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527892811944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527892811944 ""}
