
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 400 MT/s
CPU 0 runs traces/SPEC2017/620.omnetpp_s-141B.champsimtrace.xz
.xz
CPU 0 Bimodal branch predictor
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000001 cycles: 3913264 heartbeat IPC: 2.55541 cumulative IPC: 2.55541 (Simulation time: 0 hr 10 min 2 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3913264 (Simulation time: 0 hr 10 min 2 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 54966353 heartbeat IPC: 0.195875 cumulative IPC: 0.195875 (Simulation time: 0 hr 24 min 16 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 105795953 heartbeat IPC: 0.196736 cumulative IPC: 0.196304 (Simulation time: 0 hr 38 min 19 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 156704002 heartbeat IPC: 0.196433 cumulative IPC: 0.196347 (Simulation time: 0 hr 53 min 4 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 207732748 heartbeat IPC: 0.195968 cumulative IPC: 0.196252 (Simulation time: 1 hr 5 min 29 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 257487827 heartbeat IPC: 0.200985 cumulative IPC: 0.197181 (Simulation time: 1 hr 14 min 9 sec) 
Finished CPU 0 instructions: 50000000 cycles: 253574563 cumulative IPC: 0.197181 (Simulation time: 1 hr 14 min 9 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.197181 instructions: 50000000 cycles: 253574563
ITLB TOTAL     ACCESS:    8422508  HIT:    8343052  MISS:      79456  HIT %:    99.0566  MISS %:   0.943377   MPKI: 1.58912
ITLB LOAD TRANSLATION ACCESS:    8422508  HIT:    8343052  MISS:      79456  HIT %:    99.0566  MISS %:   0.943377   MPKI: 1.58912
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 9.76367 cycles
ITLB RQ	ACCESS:    9471497	FORWARD:          0	MERGED:    1027518	TO_CACHE:    8443979

DTLB TOTAL     ACCESS:   19748514  HIT:   18712056  MISS:    1036458  HIT %:    94.7517  MISS %:    5.24828   MPKI: 20.7292
DTLB LOAD TRANSLATION ACCESS:   19748514  HIT:   18712056  MISS:    1036458  HIT %:    94.7517  MISS %:    5.24828   MPKI: 20.7292
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 30.8309 cycles
DTLB RQ	ACCESS:   22302077	FORWARD:          0	MERGED:    2534458	TO_CACHE:   19767619

STLB TOTAL     ACCESS:    1115914  HIT:     871086  MISS:     244828  HIT %:    78.0603  MISS %:    21.9397   MPKI: 4.89656
STLB LOAD TRANSLATION ACCESS:    1115914  HIT:     871086  MISS:     244828  HIT %:    78.0603  MISS %:    21.9397   MPKI: 4.89656
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 92.3931 cycles
STLB RQ	ACCESS:    1115914	FORWARD:          0	MERGED:          0	TO_CACHE:    1115914

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   21968113  HIT:   21045973  MISS:     922140  HIT %:    95.8024  MISS %:    4.19763   MPKI: 18.4428
L1D LOAD      ACCESS:   13023288  HIT:   12219011  MISS:     804277  HIT %:    93.8243  MISS %:    6.17568   MPKI: 16.0855
L1D RFO       ACCESS:    8944825  HIT:    8826962  MISS:     117863  HIT %:    98.6823  MISS %:    1.31767   MPKI: 2.35726
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 147.045 cycles
L1D RQ	ACCESS:   16078445	FORWARD:          0	MERGED:    2334763	TO_CACHE:   13134408
L1D WQ	ACCESS:    9244293	FORWARD:     609274	MERGED:      76624	TO_CACHE:    9167669

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:    9462355  HIT:    9434225  MISS:      28130  HIT %:    99.7027  MISS %:   0.297283   MPKI: 0.5626
L1I LOAD      ACCESS:    9462355  HIT:    9434225  MISS:      28130  HIT %:    99.7027  MISS %:   0.297283   MPKI: 0.5626
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 28.7728 cycles
L1I RQ	ACCESS:   14251377	FORWARD:          0	MERGED:    4779880	TO_CACHE:    9471497

BTB TOTAL     ACCESS:    8225391  HIT:    7750603  MISS:     474788  HIT %:    94.2278  MISS %:    5.77222   MPKI: 9.49576
BTB BRANCH_DIRECT_JUMP	ACCESS:     579052  HIT:     578930  MISS:        122
BTB BRANCH_INDIRECT	ACCESS:     167557  HIT:     143171  MISS:      24386
BTB BRANCH_CONDITIONAL	ACCESS:    4432757  HIT:    4432296  MISS:        461
BTB BRANCH_DIRECT_CALL	ACCESS:     933677  HIT:     933435  MISS:        242
BTB BRANCH_INDIRECT_CALL	ACCESS:     589336  HIT:     587040  MISS:       2296
BTB BRANCH_RETURN	ACCESS:    1523012  HIT:    1075731  MISS:     447281
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1752075  HIT:     899414  MISS:     852661  HIT %:    51.3342  MISS %:    48.6658   MPKI: 17.0532
L2C LOAD      ACCESS:     832401  HIT:     220720  MISS:     611681  HIT %:    26.5161  MISS %:    73.4839   MPKI: 12.2336
L2C DATA LOAD MPKI: 12.1431
L2C INSTRUCTION LOAD MPKI: 0.09052
L2C RFO       ACCESS:     117862  HIT:      21079  MISS:      96783  HIT %:    17.8845  MISS %:    82.1155   MPKI: 1.93566
L2C WRITEBACK ACCESS:     451455  HIT:     450506  MISS:        949  HIT %:    99.7898  MISS %:   0.210209   MPKI: 0.01898
L2C LOAD TRANSLATION ACCESS:     350357  HIT:     207109  MISS:     143248  HIT %:    59.1137  MISS %:    40.8863   MPKI: 2.86496
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L2C TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 157.758 cycles
L2C RQ	ACCESS:    1300627	FORWARD:          0	MERGED:          0	TO_CACHE:    1300620
L2C WQ	ACCESS:     451455	FORWARD:          7	MERGED:          0	TO_CACHE:     451455

L2C Instructions Evicting Data 3688
L2C Translations Evicting Data 118133
L2C Data Evicting Data 582320
L2C Instructions Evicting Instructions 97
L2C Translations Evicting Instructions 694
L2C Data Evicting Instructions 3720
L2C Instructions Evicting Translations 741
L2C Translations Evicting Translations 24421
L2C Data Evicting Translations 117898
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 LOAD TRANSLATION ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 LOAD TRANSLATION ACCESS:     244828  HIT:     244828  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:     244828  HIT:     139299  MISS:     105529  HIT %:    56.8967  MISS %:    43.1033   MPKI: 2.11058
PSCL2 LOAD TRANSLATION ACCESS:     244828  HIT:     139299  MISS:     105529  HIT %:    56.8967  MISS %:    43.1033   MPKI: 2.11058
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    1201370  HIT:     615667  MISS:     585703  HIT %:    51.2471  MISS %:    48.7529   MPKI: 11.7141
LLC LOAD      ACCESS:     611680  HIT:     134076  MISS:     477604  HIT %:    21.9193  MISS %:    78.0807   MPKI: 9.55208
LLC RFO       ACCESS:      96783  HIT:      34204  MISS:      62579  HIT %:    35.3409  MISS %:    64.6591   MPKI: 1.25158
LLC WRITEBACK ACCESS:     349659  HIT:     348569  MISS:       1090  HIT %:    99.6883  MISS %:   0.311732   MPKI: 0.0218
LLC LOAD TRANSLATION ACCESS:     143248  HIT:      98818  MISS:      44430  HIT %:    68.9839  MISS %:    31.0161   MPKI: 0.8886
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
LLC TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 185.695 cycles
LLC RQ	ACCESS:     851712	FORWARD:          0	MERGED:          0	TO_CACHE:     851711
LLC WQ	ACCESS:     349659	FORWARD:          1	MERGED:          0	TO_CACHE:     349659

LLC Dense regions hint to LLC: 0

RAW hits: 629332
Loads Generated: 16707772
Loads sent to L1D: 16078445
Stores Generated: 9244294
Stores sent to L1D: 9244293
Major fault: 0 Minor fault: 47196
Allocated PAGES: 47196

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      41625  ROW_BUFFER_MISS:     542982
 DBUS_CONGESTED:     370573
 WQ ROW_BUFFER_HIT:      75788  ROW_BUFFER_MISS:     179761  FULL:          0

 AVG_CONGESTED_CYCLE: 61
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 138435999
0banks busy for write cycles: 125431
1banks busy for read cycles: 55445420
1banks busy for write cycles: 22891532
2banks busy for read cycles: 13288245
2banks busy for write cycles: 10987800
3banks busy for read cycles: 3413464
3banks busy for write cycles: 4788244
4banks busy for read cycles: 810143
4banks busy for write cycles: 1874841
5banks busy for read cycles: 25764
5banks busy for write cycles: 684950
6banks busy for read cycles: 710
6banks busy for write cycles: 300733
7banks busy for read cycles: 0
7banks busy for write cycles: 299640
8banks busy for read cycles: 0
8banks busy for write cycles: 201648

CPU 0 Branch Prediction Accuracy: 94.7385% MPKI: 11.0762 Average ROB Occupancy at Mispredict: 24.772
Branch types
NOT_BRANCH: 39473974 78.9479%
BRANCH_DIRECT_JUMP: 579052 1.1581%
BRANCH_INDIRECT: 167557 0.335114%
BRANCH_CONDITIONAL: 6733127 13.4663%
BRANCH_DIRECT_CALL: 933677 1.86735%
BRANCH_INDIRECT_CALL: 589336 1.17867%
BRANCH_RETURN: 1523012 3.04602%
BRANCH_OTHER: 0 0%

@sumon_overall_L1D         0         0         0         0         0         0
@Sumon_Early_by_class_L1D         0         0         0         0
@Sumon_Late_by_class_L1D         0         0         0         0

@Sumon_Early_by_cycle_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L1D         0         0         0         0         0         0
@Sumon_Early_stream_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L1D         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L1D         0         0         0         0         0         0
@Sumon_Late_CS_L1D         0         0         0         0         0         0
@Sumon_Late_CPLX_L1D         0         0         0         0         0         0
@sumon_overall_L2C         0         0         0         0         0         0
@Sumon_Early_by_class_L2C         0         0         0         0
@Sumon_Late_by_class_L2C         0         0         0         0

@Sumon_Early_by_cycle_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_by_cycle_L2C         0         0         0         0         0         0
@Sumon_Early_stream_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CS_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Early_CPLX_L2C         0         0         0         0         0         0         0         0         0         0         0         0
@Sumon_Late_stream_L2C         0         0         0         0         0         0
@Sumon_Late_CS_L2C         0         0         0         0         0         0
@Sumon_Late_CPLX_L2C         0         0         0         0         0         0
DRAM PAGES: 1048576
Allocated PAGES: 47196
