#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001c55ac74cb0 .scope module, "TB_datapath" "TB_datapath" 2 6;
 .timescale -9 -12;
L_000001c55ac9fb30 .functor BUFZ 32, L_000001c55ad03370, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c55ac9f5f0 .functor BUFZ 32, L_000001c55ad048b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c55ad04c70_0 .var "ALUControl", 2 0;
v000001c55ad03ff0_0 .net "Overflow", 0 0, L_000001c55ac9f040;  1 drivers
v000001c55ad03d70_0 .net "Result", 31 0, v000001c55aca6090_0;  1 drivers
v000001c55ad035f0_0 .net "Zero", 0 0, L_000001c55ad04810;  1 drivers
v000001c55ad03410_0 .net *"_ivl_0", 31 0, L_000001c55ad03370;  1 drivers
v000001c55ad04090_0 .net *"_ivl_10", 3 0, L_000001c55ad03eb0;  1 drivers
L_000001c55ad30430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c55ad041d0_0 .net *"_ivl_13", 1 0, L_000001c55ad30430;  1 drivers
v000001c55ad04270_0 .net *"_ivl_2", 3 0, L_000001c55ad039b0;  1 drivers
L_000001c55ad303e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c55ad04310_0 .net *"_ivl_5", 1 0, L_000001c55ad303e8;  1 drivers
v000001c55ad034b0_0 .net *"_ivl_8", 31 0, L_000001c55ad048b0;  1 drivers
v000001c55ad03b90_0 .var "addr1", 1 0;
v000001c55ad03730_0 .var "addr2", 1 0;
v000001c55ad043b0_0 .var "addr3", 1 0;
v000001c55ad05030_0 .var "clk", 0 0;
v000001c55ad04a90_0 .var "rst", 0 0;
v000001c55ad04130_0 .net "valA", 31 0, L_000001c55ac9fb30;  1 drivers
v000001c55ad049f0_0 .net "valB", 31 0, L_000001c55ac9f5f0;  1 drivers
v000001c55ad03a50_0 .var "wr", 0 0;
L_000001c55ad03370 .array/port v000001c55aca73f0, L_000001c55ad039b0;
L_000001c55ad039b0 .concat [ 2 2 0 0], v000001c55ad03b90_0, L_000001c55ad303e8;
L_000001c55ad048b0 .array/port v000001c55aca73f0, L_000001c55ad03eb0;
L_000001c55ad03eb0 .concat [ 2 2 0 0], v000001c55ad03730_0, L_000001c55ad30430;
S_000001c55ac74e40 .scope module, "uut" "datapath" 2 14, 3 1 0, S_000001c55ac74cb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 3 "ALUControl";
    .port_info 4 /INPUT 2 "addr1";
    .port_info 5 /INPUT 2 "addr2";
    .port_info 6 /INPUT 2 "addr3";
    .port_info 7 /OUTPUT 32 "Result";
    .port_info 8 /OUTPUT 1 "Zero";
    .port_info 9 /OUTPUT 1 "Overflow";
v000001c55ad03020_0 .net "ALUControl", 2 0, v000001c55ad04c70_0;  1 drivers
v000001c55ad02080_0 .net "Overflow", 0 0, L_000001c55ac9f040;  alias, 1 drivers
v000001c55ad02bc0_0 .net "Result", 31 0, v000001c55aca6090_0;  alias, 1 drivers
v000001c55ad02260_0 .net "Zero", 0 0, L_000001c55ad04810;  alias, 1 drivers
v000001c55ad02120_0 .net "addr1", 1 0, v000001c55ad03b90_0;  1 drivers
v000001c55ad02d00_0 .net "addr2", 1 0, v000001c55ad03730_0;  1 drivers
v000001c55ad030c0_0 .net "addr3", 1 0, v000001c55ad043b0_0;  1 drivers
v000001c55ad024e0_0 .net "clk", 0 0, v000001c55ad05030_0;  1 drivers
v000001c55ad02580_0 .net "data1", 31 0, L_000001c55ac9f6d0;  1 drivers
v000001c55ad026c0_0 .net "data2", 31 0, L_000001c55ac9f7b0;  1 drivers
v000001c55ad03af0_0 .net "rst", 0 0, v000001c55ad04a90_0;  1 drivers
v000001c55ad04590_0 .net "wr", 0 0, v000001c55ad03a50_0;  1 drivers
S_000001c55ac2d910 .scope module, "RF" "regfile" 3 15, 4 4 0, S_000001c55ac74e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "addr1";
    .port_info 1 /INPUT 2 "addr2";
    .port_info 2 /INPUT 2 "addr3";
    .port_info 3 /OUTPUT 32 "data1";
    .port_info 4 /OUTPUT 32 "data2";
    .port_info 5 /INPUT 32 "data3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "wr";
    .port_info 8 /INPUT 1 "rst";
L_000001c55ac9f6d0 .functor BUFZ 32, L_000001c55ad03690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c55ac9f7b0 .functor BUFZ 32, L_000001c55ad04b30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c55aca7350_0 .net *"_ivl_0", 31 0, L_000001c55ad03690;  1 drivers
v000001c55aca6770_0 .net *"_ivl_10", 3 0, L_000001c55ad04e50;  1 drivers
L_000001c55ad300d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c55aca7170_0 .net *"_ivl_13", 1 0, L_000001c55ad300d0;  1 drivers
v000001c55aca6310_0 .net *"_ivl_2", 3 0, L_000001c55ad046d0;  1 drivers
L_000001c55ad30088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c55aca69f0_0 .net *"_ivl_5", 1 0, L_000001c55ad30088;  1 drivers
v000001c55aca72b0_0 .net *"_ivl_8", 31 0, L_000001c55ad04b30;  1 drivers
v000001c55aca6e50_0 .net "addr1", 1 0, v000001c55ad03b90_0;  alias, 1 drivers
v000001c55aca7cb0_0 .net "addr2", 1 0, v000001c55ad03730_0;  alias, 1 drivers
v000001c55aca6ef0_0 .net "addr3", 1 0, v000001c55ad043b0_0;  alias, 1 drivers
v000001c55aca75d0_0 .net "clk", 0 0, v000001c55ad05030_0;  alias, 1 drivers
v000001c55aca61d0_0 .net "data1", 31 0, L_000001c55ac9f6d0;  alias, 1 drivers
v000001c55aca6590_0 .net "data2", 31 0, L_000001c55ac9f7b0;  alias, 1 drivers
v000001c55aca6810_0 .net "data3", 31 0, v000001c55aca6090_0;  alias, 1 drivers
v000001c55aca73f0 .array "register", 0 3, 31 0;
v000001c55aca7490_0 .net "rst", 0 0, v000001c55ad04a90_0;  alias, 1 drivers
v000001c55aca7530_0 .net "wr", 0 0, v000001c55ad03a50_0;  alias, 1 drivers
E_000001c55aca3c40 .event posedge, v000001c55aca75d0_0;
L_000001c55ad03690 .array/port v000001c55aca73f0, L_000001c55ad046d0;
L_000001c55ad046d0 .concat [ 2 2 0 0], v000001c55ad03b90_0, L_000001c55ad30088;
L_000001c55ad04b30 .array/port v000001c55aca73f0, L_000001c55ad04e50;
L_000001c55ad04e50 .concat [ 2 2 0 0], v000001c55ad03730_0, L_000001c55ad300d0;
S_000001c55ac2daa0 .scope module, "alu" "ALU32" 3 28, 5 11 0, S_000001c55ac74e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Overflow";
v000001c55ad01900_0 .net "A", 31 0, L_000001c55ac9f6d0;  alias, 1 drivers
v000001c55ad015e0_0 .net "ALUControl", 2 0, v000001c55ad04c70_0;  alias, 1 drivers
v000001c55ad01b80_0 .net "B", 31 0, L_000001c55ac9f7b0;  alias, 1 drivers
v000001c55ad02620_0 .net "B_mux", 31 0, L_000001c55ad03550;  1 drivers
v000001c55ad028a0_0 .net "Bnot", 31 0, L_000001c55ac9fe40;  1 drivers
v000001c55ad02760_0 .net "Cout", 0 0, L_000001c55ad037d0;  1 drivers
v000001c55ad01860_0 .net "LT", 31 0, L_000001c55ad03cd0;  1 drivers
v000001c55ad01720_0 .net "LT_1", 0 0, L_000001c55ac9f200;  1 drivers
v000001c55ad017c0_0 .net "Overflow", 0 0, L_000001c55ac9f040;  alias, 1 drivers
v000001c55ad019a0_0 .net "Result", 31 0, v000001c55aca6090_0;  alias, 1 drivers
v000001c55ad01a40_0 .net "Sum", 31 0, L_000001c55ad03870;  1 drivers
v000001c55ad01c20_0 .net "Zero", 0 0, L_000001c55ad04810;  alias, 1 drivers
L_000001c55ad30310 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c55ad02800_0 .net/2u *"_ivl_16", 31 0, L_000001c55ad30310;  1 drivers
v000001c55ad02440_0 .net *"_ivl_18", 0 0, L_000001c55ad04ef0;  1 drivers
L_000001c55ad30358 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001c55ad01cc0_0 .net/2u *"_ivl_20", 0 0, L_000001c55ad30358;  1 drivers
L_000001c55ad303a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c55ad01ea0_0 .net/2u *"_ivl_22", 0 0, L_000001c55ad303a0;  1 drivers
v000001c55ad02a80_0 .net "and_Result", 31 0, L_000001c55ac9f820;  1 drivers
v000001c55ad01f40_0 .net "or_Result", 31 0, L_000001c55ac9fa50;  1 drivers
L_000001c55ad03230 .part v000001c55ad04c70_0, 0, 1;
L_000001c55ad04d10 .part v000001c55ad04c70_0, 0, 1;
L_000001c55ad04630 .part L_000001c55ac9f6d0, 31, 1;
L_000001c55ad04db0 .part L_000001c55ac9f7b0, 31, 1;
L_000001c55ad04770 .part L_000001c55ad03870, 31, 1;
L_000001c55ad04ef0 .cmp/eq 32, v000001c55aca6090_0, L_000001c55ad30310;
L_000001c55ad04810 .functor MUXZ 1, L_000001c55ad303a0, L_000001c55ad30358, L_000001c55ad04ef0, C4<>;
S_000001c55ac94250 .scope module, "adder" "Adder" 5 43, 6 1 0, S_000001c55ac2daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 32 "Sum";
    .port_info 4 /OUTPUT 1 "Cout";
v000001c55aca7c10_0 .net "A", 31 0, L_000001c55ac9f6d0;  alias, 1 drivers
v000001c55aca68b0_0 .net "B", 31 0, L_000001c55ad03550;  alias, 1 drivers
v000001c55aca7710_0 .net "Cin", 0 0, L_000001c55ad04d10;  1 drivers
v000001c55aca7b70_0 .net "Cout", 0 0, L_000001c55ad037d0;  alias, 1 drivers
v000001c55aca6f90_0 .net "Sum", 31 0, L_000001c55ad03870;  alias, 1 drivers
L_000001c55ad30160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c55aca7a30_0 .net *"_ivl_10", 0 0, L_000001c55ad30160;  1 drivers
v000001c55aca6130_0 .net *"_ivl_11", 32 0, L_000001c55ad03c30;  1 drivers
v000001c55aca7d50_0 .net *"_ivl_13", 32 0, L_000001c55ad032d0;  1 drivers
L_000001c55ad301a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c55aca6db0_0 .net *"_ivl_16", 31 0, L_000001c55ad301a8;  1 drivers
v000001c55aca70d0_0 .net *"_ivl_17", 32 0, L_000001c55ad04bd0;  1 drivers
v000001c55aca7210_0 .net *"_ivl_3", 32 0, L_000001c55ad04450;  1 drivers
L_000001c55ad30118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001c55aca6950_0 .net *"_ivl_6", 0 0, L_000001c55ad30118;  1 drivers
v000001c55aca66d0_0 .net *"_ivl_7", 32 0, L_000001c55ad03e10;  1 drivers
L_000001c55ad037d0 .part L_000001c55ad04bd0, 32, 1;
L_000001c55ad03870 .part L_000001c55ad04bd0, 0, 32;
L_000001c55ad04450 .concat [ 32 1 0 0], L_000001c55ac9f6d0, L_000001c55ad30118;
L_000001c55ad03e10 .concat [ 32 1 0 0], L_000001c55ad03550, L_000001c55ad30160;
L_000001c55ad03c30 .arith/sum 33, L_000001c55ad04450, L_000001c55ad03e10;
L_000001c55ad032d0 .concat [ 1 32 0 0], L_000001c55ad04d10, L_000001c55ad301a8;
L_000001c55ad04bd0 .arith/sum 33, L_000001c55ad03c30, L_000001c55ad032d0;
S_000001c55ac943e0 .scope module, "and_gate" "AND_gate" 5 51, 7 1 0, S_000001c55ac2daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000001c55ac9f820 .functor AND 32, L_000001c55ac9f6d0, L_000001c55ac9f7b0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v000001c55aca6a90_0 .net "A", 31 0, L_000001c55ac9f6d0;  alias, 1 drivers
v000001c55aca7e90_0 .net "B", 31 0, L_000001c55ac9f7b0;  alias, 1 drivers
v000001c55aca7670_0 .net "Result", 31 0, L_000001c55ac9f820;  alias, 1 drivers
S_000001c55ac88e60 .scope module, "mux" "Mux_3_8" 5 78, 8 1 0, S_000001c55ac2daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in0";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
    .port_info 3 /INPUT 32 "in3";
    .port_info 4 /INPUT 32 "in4";
    .port_info 5 /INPUT 32 "in5";
    .port_info 6 /INPUT 32 "in6";
    .port_info 7 /INPUT 32 "in7";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
v000001c55aca77b0_0 .net "in0", 31 0, L_000001c55ad03870;  alias, 1 drivers
v000001c55aca7850_0 .net "in1", 31 0, L_000001c55ad03870;  alias, 1 drivers
v000001c55aca78f0_0 .net "in2", 31 0, L_000001c55ac9f820;  alias, 1 drivers
v000001c55aca7df0_0 .net "in3", 31 0, L_000001c55ac9fa50;  alias, 1 drivers
L_000001c55ad30238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c55aca7990_0 .net "in4", 31 0, L_000001c55ad30238;  1 drivers
v000001c55aca7f30_0 .net "in5", 31 0, L_000001c55ad03cd0;  alias, 1 drivers
L_000001c55ad30280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c55aca6bd0_0 .net "in6", 31 0, L_000001c55ad30280;  1 drivers
L_000001c55ad302c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c55aca6270_0 .net "in7", 31 0, L_000001c55ad302c8;  1 drivers
v000001c55aca6090_0 .var "out", 31 0;
v000001c55aca63b0_0 .net "sel", 2 0, v000001c55ad04c70_0;  alias, 1 drivers
E_000001c55aca3480/0 .event anyedge, v000001c55aca63b0_0, v000001c55aca6f90_0, v000001c55aca6f90_0, v000001c55aca7670_0;
E_000001c55aca3480/1 .event anyedge, v000001c55aca7df0_0, v000001c55aca7990_0, v000001c55aca7f30_0, v000001c55aca6bd0_0;
E_000001c55aca3480/2 .event anyedge, v000001c55aca6270_0;
E_000001c55aca3480 .event/or E_000001c55aca3480/0, E_000001c55aca3480/1, E_000001c55aca3480/2;
S_000001c55ac88ff0 .scope module, "mux_1_2" "Mux_1_2" 5 36, 9 1 0, S_000001c55ac2daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "y";
v000001c55aca6630_0 .net "a", 31 0, L_000001c55ac9f7b0;  alias, 1 drivers
v000001c55aca6b30_0 .net "b", 31 0, L_000001c55ac9fe40;  alias, 1 drivers
v000001c55aca6c70_0 .net "sel", 0 0, L_000001c55ad03230;  1 drivers
v000001c55aca6d10_0 .net "y", 31 0, L_000001c55ad03550;  alias, 1 drivers
L_000001c55ad03550 .functor MUXZ 32, L_000001c55ac9f7b0, L_000001c55ac9fe40, L_000001c55ad03230, C4<>;
S_000001c55ac7e2e0 .scope module, "not_gate" "NOT_gate" 5 31, 10 1 0, S_000001c55ac2daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "Result";
L_000001c55ac9fe40 .functor NOT 32, L_000001c55ac9f7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c55ad01e00_0 .net "A", 31 0, L_000001c55ac9f7b0;  alias, 1 drivers
v000001c55ad014a0_0 .net "Result", 31 0, L_000001c55ac9fe40;  alias, 1 drivers
S_000001c55ac7e470 .scope module, "or_gate" "OR_gate" 5 57, 11 1 0, S_000001c55ac2daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "Result";
L_000001c55ac9fa50 .functor OR 32, L_000001c55ac9f6d0, L_000001c55ac9f7b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c55ad012c0_0 .net "A", 31 0, L_000001c55ac9f6d0;  alias, 1 drivers
v000001c55ad02940_0 .net "B", 31 0, L_000001c55ac9f7b0;  alias, 1 drivers
v000001c55ad02300_0 .net "Result", 31 0, L_000001c55ac9fa50;  alias, 1 drivers
S_000001c55ac80110 .scope module, "slt" "SLT" 5 64, 12 1 0, S_000001c55ac2daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /INPUT 1 "Sum";
    .port_info 4 /OUTPUT 1 "LT";
    .port_info 5 /OUTPUT 1 "Overflow";
L_000001c55ac9ff20 .functor XOR 1, L_000001c55ad044f0, L_000001c55ad04db0, C4<0>, C4<0>;
L_000001c55ac9f190 .functor XOR 1, L_000001c55ac9ff20, L_000001c55ad04630, C4<0>, C4<0>;
L_000001c55ac9fd60 .functor NOT 1, L_000001c55ac9f190, C4<0>, C4<0>, C4<0>;
L_000001c55ac9f4a0 .functor XOR 1, L_000001c55ad04770, L_000001c55ad04630, C4<0>, C4<0>;
L_000001c55ac9fc10 .functor NOT 1, L_000001c55ad03910, C4<0>, C4<0>, C4<0>;
L_000001c55ac9feb0 .functor AND 1, L_000001c55ac9fd60, L_000001c55ac9f4a0, C4<1>, C4<1>;
L_000001c55ac9f040 .functor AND 1, L_000001c55ac9feb0, L_000001c55ac9fc10, C4<1>, C4<1>;
L_000001c55ac9f200 .functor XOR 1, L_000001c55ad04770, L_000001c55ac9f040, C4<0>, C4<0>;
v000001c55ad02ee0_0 .net "A", 0 0, L_000001c55ad04630;  1 drivers
v000001c55ad01ae0_0 .net "ALUControl", 2 0, v000001c55ad04c70_0;  alias, 1 drivers
v000001c55ad01360_0 .net "B", 0 0, L_000001c55ad04db0;  1 drivers
v000001c55ad01220_0 .net "LT", 0 0, L_000001c55ac9f200;  alias, 1 drivers
v000001c55ad02da0_0 .net "Overflow", 0 0, L_000001c55ac9f040;  alias, 1 drivers
v000001c55ad02f80_0 .net "Sum", 0 0, L_000001c55ad04770;  1 drivers
v000001c55ad021c0_0 .net *"_ivl_1", 0 0, L_000001c55ad044f0;  1 drivers
v000001c55ad02b20_0 .net *"_ivl_11", 0 0, L_000001c55ad03910;  1 drivers
v000001c55ad02e40_0 .net *"_ivl_14", 0 0, L_000001c55ac9feb0;  1 drivers
v000001c55ad01400_0 .net *"_ivl_2", 0 0, L_000001c55ac9ff20;  1 drivers
v000001c55ad029e0_0 .net *"_ivl_4", 0 0, L_000001c55ac9f190;  1 drivers
v000001c55ad01d60_0 .net "gate1", 0 0, L_000001c55ac9fd60;  1 drivers
v000001c55ad02c60_0 .net "gate2", 0 0, L_000001c55ac9f4a0;  1 drivers
v000001c55ad01540_0 .net "gate3", 0 0, L_000001c55ac9fc10;  1 drivers
L_000001c55ad044f0 .part v000001c55ad04c70_0, 0, 1;
L_000001c55ad03910 .part v000001c55ad04c70_0, 1, 1;
S_000001c55ac802a0 .scope module, "zero_extender" "ZeroExtender" 5 73, 13 1 0, S_000001c55ac2daa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 32 "out";
L_000001c55ad301f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c55ad023a0_0 .net/2u *"_ivl_0", 30 0, L_000001c55ad301f0;  1 drivers
v000001c55ad01fe0_0 .net "in", 0 0, L_000001c55ac9f200;  alias, 1 drivers
v000001c55ad01680_0 .net "out", 31 0, L_000001c55ad03cd0;  alias, 1 drivers
L_000001c55ad03cd0 .concat [ 1 31 0 0], L_000001c55ac9f200, L_000001c55ad301f0;
    .scope S_000001c55ac2d910;
T_0 ;
    %pushi/vec4 305419896, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c55aca73f0, 4, 0;
    %end;
    .thread T_0;
    .scope S_000001c55ac2d910;
T_1 ;
    %pushi/vec4 2596069104, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c55aca73f0, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001c55ac2d910;
T_2 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c55aca73f0, 4, 0;
    %end;
    .thread T_2;
    .scope S_000001c55ac2d910;
T_3 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c55aca73f0, 4, 0;
    %end;
    .thread T_3;
    .scope S_000001c55ac2d910;
T_4 ;
    %wait E_000001c55aca3c40;
    %load/vec4 v000001c55aca7490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c55aca73f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c55aca73f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c55aca73f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c55aca73f0, 0, 4;
T_4.0 ;
    %load/vec4 v000001c55aca7530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001c55aca6810_0;
    %load/vec4 v000001c55aca6ef0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c55aca73f0, 0, 4;
T_4.2 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c55ac88e60;
T_5 ;
    %wait E_000001c55aca3480;
    %load/vec4 v000001c55aca63b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c55aca6090_0, 0, 32;
    %jmp T_5.9;
T_5.0 ;
    %load/vec4 v000001c55aca77b0_0;
    %store/vec4 v000001c55aca6090_0, 0, 32;
    %jmp T_5.9;
T_5.1 ;
    %load/vec4 v000001c55aca7850_0;
    %store/vec4 v000001c55aca6090_0, 0, 32;
    %jmp T_5.9;
T_5.2 ;
    %load/vec4 v000001c55aca78f0_0;
    %store/vec4 v000001c55aca6090_0, 0, 32;
    %jmp T_5.9;
T_5.3 ;
    %load/vec4 v000001c55aca7df0_0;
    %store/vec4 v000001c55aca6090_0, 0, 32;
    %jmp T_5.9;
T_5.4 ;
    %load/vec4 v000001c55aca7990_0;
    %store/vec4 v000001c55aca6090_0, 0, 32;
    %jmp T_5.9;
T_5.5 ;
    %load/vec4 v000001c55aca7f30_0;
    %store/vec4 v000001c55aca6090_0, 0, 32;
    %jmp T_5.9;
T_5.6 ;
    %load/vec4 v000001c55aca6bd0_0;
    %store/vec4 v000001c55aca6090_0, 0, 32;
    %jmp T_5.9;
T_5.7 ;
    %load/vec4 v000001c55aca6270_0;
    %store/vec4 v000001c55aca6090_0, 0, 32;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001c55ac74cb0;
T_6 ;
    %vpi_call 2 32 "$dumpfile", "reg_test_4_dmp.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c55ac74cb0 {0 0 0};
    %vpi_call 2 36 "$display", "Time\011ALUControl\011addr1\011addr2\011addr3\011data1\011\011data2\011\011data3\011\011Zero\011Overflow" {0 0 0};
    %vpi_call 2 37 "$monitor", "%4dns\011%03b\011\011%0d\011%0d\011%0d\011%h\011%h\011%h\011%b\011%b", $time, v000001c55ad04c70_0, v000001c55ad03b90_0, v000001c55ad03730_0, v000001c55ad043b0_0, v000001c55ad04130_0, v000001c55ad049f0_0, v000001c55ad03d70_0, v000001c55ad035f0_0, v000001c55ad03ff0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c55ad05030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c55ad04a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c55ad03a50_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c55ad05030_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c55ad05030_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001c55ad04c70_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c55ad03a50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001c55ad03b90_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001c55ad03730_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001c55ad043b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c55ad05030_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c55ad05030_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "reg_test_4.v";
    "./datapath.v";
    "./regfile.v";
    "./ALU32.v";
    "./Adder.v";
    "./AND_gate.v";
    "./Mux_3_8.v";
    "./Mux_1_2.v";
    "./NOT_gate.v";
    "./OR_gate.v";
    "./SLT.v";
    "./ZeroExtender.v";
