
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.229998                       # Number of seconds simulated
sim_ticks                                229998356000                       # Number of ticks simulated
final_tick                               229998356000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  43644                       # Simulator instruction rate (inst/s)
host_op_rate                                    86033                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              100379450                       # Simulator tick rate (ticks/s)
host_mem_usage                                2208052                       # Number of bytes of host memory used
host_seconds                                  2291.29                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     197126107                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             20864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             42816                       # Number of bytes read from this memory
system.physmem.bytes_read::total                63680                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                326                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                669                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   995                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst                90714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               186158                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  276872                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           90714                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              90714                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               90714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              186158                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 276872                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                             14                       # number of replacements
system.l2.tagsinuse                        681.265827                       # Cycle average of tags in use
system.l2.total_refs                             5702                       # Total number of references to valid blocks.
system.l2.sampled_refs                            697                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.180775                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            43.612679                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             316.761593                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             320.891555                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.042591                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.309337                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.313371                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.665299                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                    1                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 3423                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3424                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2322                       # number of Writeback hits
system.l2.Writeback_hits::total                  2322                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                151                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   151                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  3574                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3575                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data                 3574                       # number of overall hits
system.l2.overall_hits::total                    3575                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                326                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                327                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   653                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              342                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 342                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 326                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 669                       # number of demand (read+write) misses
system.l2.demand_misses::total                    995                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                326                       # number of overall misses
system.l2.overall_misses::cpu.data                669                       # number of overall misses
system.l2.overall_misses::total                   995                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     17203000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     17105000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        34308000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     17938000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17938000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      17203000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      35043000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         52246000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     17203000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     35043000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        52246000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst              327                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             3750                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4077                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2322                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2322                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            493                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               493                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               327                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              4243                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4570                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              327                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             4243                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4570                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.996942                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.087200                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.160167                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.693712                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.693712                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.996942                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.157671                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.217724                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.996942                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.157671                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.217724                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52769.938650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52308.868502                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52539.050536                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52450.292398                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52450.292398                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52769.938650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52381.165919                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52508.542714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52769.938650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52381.165919                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52508.542714                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           326                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           327                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              653                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          342                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            342                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               995                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              995                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     13218000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     13154000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     26372000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     13750000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     13750000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     13218000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     26904000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     40122000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     13218000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     26904000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     40122000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.996942                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.087200                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.160167                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.693712                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.693712                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.996942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.157671                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.217724                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.996942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.157671                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.217724                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40546.012270                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40226.299694                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40385.911179                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40204.678363                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40204.678363                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40546.012270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40215.246637                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40323.618090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40546.012270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40215.246637                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40323.618090                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                20290195                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20290195                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             67991                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8372392                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8369677                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.967572                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                  141                       # Number of system calls
system.cpu.numCycles                        459996713                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           10362024                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100148612                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    20290195                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8369677                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     104411807                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  135984                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              345069083                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  10301779                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    63                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          459910906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.429089                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.811917                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                357824194     77.80%     77.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  6830576      1.49%     79.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 95256136     20.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            459910906                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.044109                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.217716                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 82967773                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             274801979                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  72117962                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              29955200                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  67992                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              197329011                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  67992                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                108168569                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               216673994                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1037                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  43590759                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              91408555                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              197275264                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               52604226                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                    33                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           233132608                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             525062373                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        525062067                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               306                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             232905933                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   226669                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                143                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            141                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 130351819                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33444582                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16683694                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  197206190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 151                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 197192980                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined           26916                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        67189                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     459910906                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.428763                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.621956                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           295349618     64.22%     64.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           131929596     28.69%     92.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            32631692      7.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       459910906                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    13    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              1163      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             147063441     74.58%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 101      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33444582     16.96%     91.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16683693      8.46%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              197192980                       # Type of FU issued
system.cpu.iq.rate                           0.428683                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                          13                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          854296616                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         197233130                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    197139410                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 263                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                127                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          123                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              197191692                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                     138                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                9                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        13400                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores           73                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  67992                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                42377801                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              12867456                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           197206341                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               105                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33444582                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             16683694                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                143                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                5138615                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          39849                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        28142                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                67991                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             197139568                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              33431218                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             53412                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     50114841                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 20276880                       # Number of branches executed
system.cpu.iew.exec_stores                   16683623                       # Number of stores executed
system.cpu.iew.exec_rate                     0.428567                       # Inst execution rate
system.cpu.iew.wb_sent                      197139535                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     197139533                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  47739477                       # num instructions producing a value
system.cpu.iew.wb_consumers                  52984154                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.428567                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.901014                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           80233                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             67991                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    459842914                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.428681                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.620377                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    294895274     64.13%     64.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    132769173     28.87%     93.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     32178467      7.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    459842914                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              197126107                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       50114803                       # Number of memory references committed
system.cpu.commit.loads                      33431182                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                   20276880                       # Number of branches committed
system.cpu.commit.fp_insts                        123                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 197126000                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              32178467                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    624870787                       # The number of ROB reads
system.cpu.rob.rob_writes                   394480674                       # The number of ROB writes
system.cpu.timesIdled                            4038                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           85807                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     197126107                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.599967                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.599967                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.217393                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.217393                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                432618632                       # number of integer regfile reads
system.cpu.int_regfile_writes               232919399                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       199                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       99                       # number of floating regfile writes
system.cpu.misc_regfile_reads                92203254                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                     24                       # number of replacements
system.cpu.icache.tagsinuse                302.725903                       # Cycle average of tags in use
system.cpu.icache.total_refs                 10301441                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    327                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               31502.877676                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     302.725903                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.591262                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.591262                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     10301441                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10301441                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      10301441                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10301441                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     10301441                       # number of overall hits
system.cpu.icache.overall_hits::total        10301441                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          338                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           338                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          338                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            338                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          338                       # number of overall misses
system.cpu.icache.overall_misses::total           338                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     18722000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18722000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     18722000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18722000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     18722000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18722000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     10301779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10301779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     10301779                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10301779                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     10301779                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10301779                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55390.532544                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55390.532544                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55390.532544                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55390.532544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55390.532544                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55390.532544                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          327                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          327                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          327                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          327                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          327                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          327                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     17540500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     17540500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     17540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     17540500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     17540500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     17540500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53640.672783                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53640.672783                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53640.672783                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53640.672783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53640.672783                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53640.672783                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   3749                       # number of replacements
system.cpu.dcache.tagsinuse                492.905082                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 50110437                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   4243                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs               11810.143059                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     492.905082                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.962705                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.962705                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     33427309                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        33427309                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     16683128                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16683128                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      50110437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50110437                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     50110437                       # number of overall hits
system.cpu.dcache.overall_hits::total        50110437                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3899                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3899                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          493                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          493                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         4392                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4392                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4392                       # number of overall misses
system.cpu.dcache.overall_misses::total          4392                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     64752500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     64752500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     20927000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     20927000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     85679500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     85679500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     85679500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     85679500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     33431208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33431208                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     16683621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16683621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     50114829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50114829                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     50114829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50114829                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000117                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000030                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000088                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000088                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16607.463452                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16607.463452                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42448.275862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42448.275862                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19508.082878                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19508.082878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19508.082878                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19508.082878                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         2322                       # number of writebacks
system.cpu.dcache.writebacks::total              2322                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          149                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          149                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          149                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          149                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          149                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3750                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3750                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          493                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          493                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         4243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4243                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         4243                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4243                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     55085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     19941000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     19941000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     75026000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     75026000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     75026000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     75026000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000085                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000085                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000085                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000085                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14689.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14689.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40448.275862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40448.275862                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17682.300259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17682.300259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17682.300259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17682.300259                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
