<def f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='48' ll='56'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='182' c='_ZL8matchREVRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='198' c='_ZL8matchREVRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='211' c='_ZL8matchTRNRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='222' c='_ZL8matchTRNRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='232' c='_ZL8matchUZPRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='243' c='_ZL8matchUZPRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='248' c='_ZL8matchZipRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='259' c='_ZL8matchZipRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='266' c='_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='297' c='_ZL27matchDupFromInsertVectorEltiRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='305' c='_ZL23matchDupFromBuildVectoriRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='315' c='_ZL23matchDupFromBuildVectoriRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='320' c='_ZL8matchDupRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='337' c='_ZL8matchEXTRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='353' c='_ZL8matchEXTRN4llvm12MachineInstrERNS_19MachineRegisterInfoER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='360' c='_ZL24applyShuffleVectorPseudoRN4llvm12MachineInstrER19ShuffleVectorPseudo'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='370' c='_ZL8applyEXTRN4llvm12MachineInstrER19ShuffleVectorPseudo'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='196' c='_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='197' c='_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='198' c='_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='199' c='_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='200' c='_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<use f='llvm/build/lib/Target/AArch64/AArch64GenPostLegalizeGILowering.inc' l='201' c='_ZNK12_GLOBAL__N_137AArch64GenPostLegalizerLoweringHelper13tryCombineAllERN4llvm19GISelChangeObserverERNS1_12MachineInstrERNS1_16MachineIRBuilderERNS1_14CombinerHelperE'/>
<size>72</size>
<doc f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerLowering.cpp' l='45'>/// Represents a pseudo instruction which replaces a G_SHUFFLE_VECTOR.
///
/// Used for matching target-supported shuffles before codegen.</doc>
