<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: include/soc_a10/socal/alt_noc_mpu_ddr.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('alt__noc__mpu__ddr_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">alt_noc_mpu_ddr.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***********************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">* Copyright 2013-2015 Altera Corporation. All Rights Reserved.                     *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">* Redistribution and use in source and binary forms, with or without               *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">* modification, are permitted provided that the following conditions are met:      *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">* 1. Redistributions of source code must retain the above copyright notice,        *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer.                         *</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">* 2. Redistributions in binary form must reproduce the above copyright notice,     *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">*    this list of conditions and the following disclaimer in the documentation     *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">*    and/or other materials provided with the distribution.                        *</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">* 3. Neither the name of the copyright holder nor the names of its contributors    *</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">*    may be used to endorse or promote products derived from this software without *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">*    specific prior written permission.                                            *</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;      *</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE        *</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE       *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE        *</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR              *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF             *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS         *</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN          *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)          *</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE       *</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">* POSSIBILITY OF SUCH DAMAGE.                                                      *</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">*                                                                                  *</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">***********************************************************************************/</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef __ALT_SOCAL_NOC_MPU_DDR_H__</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ALT_SOCAL_NOC_MPU_DDR_H__</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;{</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#else   </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga8671a3a33c622c92ae89bbd7207e140b">   72</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_TYPEID_LSB        0</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga2cea1be0c0f0fd6b1fa3acf9fb54a514">   74</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_TYPEID_MSB        7</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga68976a54a7ecebc8a63cf14e415b40b2">   76</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_TYPEID_WIDTH      8</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#gae27e2473a8bb79d04ceaa45669d00ab0">   78</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_TYPEID_SET_MSK    0x000000ff</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#gaff25e4ef584e4a4c110cc9786094875a">   80</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_TYPEID_CLR_MSK    0xffffff00</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#gafa2e2c8e1627bfc0b3cc05f3a07e05fb">   82</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_TYPEID_RESET      0x6</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga45f805b820a2406e6692c679b1300c35">   84</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_TYPEID_GET(value) (((value) &amp; 0x000000ff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga1cb90758af5ccc768e9942d816cf529a">   86</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_TYPEID_SET(value) (((value) &lt;&lt; 0) &amp; 0x000000ff)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga174ea26ac8a363531efab4541d9bf0e4">   97</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_CHECKSUM_LSB        8</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga7ab30e6d02549268c420a8caf1a3cc63">   99</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_CHECKSUM_MSB        31</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#gabea026c2370e4a153c19e41d8be58326">  101</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_CHECKSUM_WIDTH      24</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#gafbdce75ce15bbfeb153e5ce7588003c2">  103</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_CHECKSUM_SET_MSK    0xffffff00</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga0c67a7e374f120c7eef9121f90469467">  105</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_CHECKSUM_CLR_MSK    0x000000ff</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga89ad33eef17fcd061f0a885307246873">  107</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_CHECKSUM_RESET      0xfa9ecc</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga0b14bd6510dde9d42a067b381c9e5405">  109</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_CHECKSUM_GET(value) (((value) &amp; 0xffffff00) &gt;&gt; 8)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga8e0a70a63ab99ebb07ccbed0f3797fe9">  111</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_CHECKSUM_SET(value) (((value) &lt;&lt; 8) &amp; 0xffffff00)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html">  124</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_PRB_COREID_s</a></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;{</div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#a334259bd42e624bd0922e23f1c3fe753">  126</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#a334259bd42e624bd0922e23f1c3fe753">CORETYPEID</a>   :  8;  </div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#a3e1ed76d66108b34a2f131202397f806">  127</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#a3e1ed76d66108b34a2f131202397f806">CORECHECKSUM</a> : 24;  </div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;};</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#gaba9b8c1e04ce70f801e605b3682f7c16">  131</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_PRB_COREID_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_PRB_COREID_t</a>;</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga7bde7a4beb33680fded0444261aa9314">  135</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_RESET       0xfa9ecc06</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#ga031cb4d777be0249a7645fa1e4e5ee86">  137</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_COREID_OFST        0x0</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#gac6dc04b2bc30ed485f155f39c890e3fb">  159</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_UID_LSB        0</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga12032c0646eb79a7350542bd6455854f">  161</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_UID_MSB        7</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga9c88e0f584572a93c42b86290129719d">  163</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_UID_WIDTH      8</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga3b48c221379c1905795991816a2f202a">  165</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_UID_SET_MSK    0x000000ff</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga5b58dc0b2de0e82e9f39d64216d0490a">  167</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_UID_CLR_MSK    0xffffff00</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga8a4125beafa4b3354e62d00206b6021c">  169</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_UID_RESET      0x0</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga2087d43ea39cb871992bf5e591d46622">  171</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_UID_GET(value) (((value) &amp; 0x000000ff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#gabc508e33c4e40ec7064569f739588547">  173</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_UID_SET(value) (((value) &lt;&lt; 0) &amp; 0x000000ff)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga370f1d92b92c0e70adbe27261381387f">  185</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_FLEXNOCID_LSB        8</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga30532c42eabcb78cde4bdec29acb170e">  187</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_FLEXNOCID_MSB        31</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#gad3531143abb929af01f95c7baf403049">  189</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_FLEXNOCID_WIDTH      24</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#gabfe8a1cf613abe42e74eb7fda2214f97">  191</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_FLEXNOCID_SET_MSK    0xffffff00</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga29d83262de3523d6050d925b08ae6da8">  193</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_FLEXNOCID_CLR_MSK    0x000000ff</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga2ab1bb6c450fecad2f5dfe34aabb983f">  195</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_FLEXNOCID_RESET      0x129ff</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga92abe1c0e96df8850b7011cd224ea4bc">  197</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_FLEXNOCID_GET(value) (((value) &amp; 0xffffff00) &gt;&gt; 8)</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga8afb23af9bd854b4f7b7cfb009933882">  199</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_FLEXNOCID_SET(value) (((value) &lt;&lt; 8) &amp; 0xffffff00)</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html">  212</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d__s">ALT_NOC_MPU_DDR_T_PRB_REVID_s</a></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{</div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#a3028705b3a22a4161b400f790b46bec1">  214</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#a3028705b3a22a4161b400f790b46bec1">USERID</a>    :  8;  </div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#a0da31174e5365fe31ff497554973f7da">  215</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#a0da31174e5365fe31ff497554973f7da">FLEXNOCID</a> : 24;  </div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;};</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga85e4a99c66574b74964a36ae3fd42442">  219</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d__s">ALT_NOC_MPU_DDR_T_PRB_REVID_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d__s">ALT_NOC_MPU_DDR_T_PRB_REVID_t</a>;</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#gad1b3521edfabd6932228fb3d3d3a9fd0">  223</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_RESET       0x0129ff00</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#ga65300f1b7aa9183975aba7981c713001">  225</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_REVID_OFST        0x4</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga5830590d593e517ccdf9037d7a4150fa">  259</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_LSB        0</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga90c0efdfbdce675d9a5a4e835479916d">  261</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_MSB        0</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga1fb2ec4e1ac6c3d3c05d9062f189a78e">  263</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_WIDTH      1</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gad593d94681e975bfcb47fb3f09b41d22">  265</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gab6cb5a6e2e759916216b2a7720fd9ba6">  267</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga8bd6265960537cc0bf3e7d84d602ed23">  269</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_RESET      0x0</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga10dd4700b5b308671d10ca45cebb879f">  271</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3d931b2170484596ef853c063a8ae71f">  273</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ERREN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaa8566f213e547e713205c5c046543603">  285</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_LSB        1</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga8c3536df428187d04efb05c1db6d2c5b">  287</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_MSB        1</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga1e620792e4d6d6f7a87c7481f5ce2f72">  289</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_WIDTH      1</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gafaceb510c7dbc0bb4ed1719fac22ab3a">  291</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga46d4b46a125881bddaffebaa6887881d">  293</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gad2fc4802b02fbf292da29df3f490a8db">  295</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_RESET      0x0</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga25084c7d2a7d333e3a8a512948cc26e1">  297</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaeb8dd7c74a76e34c367c33ca53a38627">  299</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_TRACEEN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3ed6391f6c0b0eda696145002eef4a21">  311</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_LSB        2</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gafb363e323850b5d273a3c5f99aa250df">  313</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_MSB        2</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga8db4771d0c14b3e2e9c4c16a83dd0959">  315</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_WIDTH      1</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga7de6fc1d07a92e9e5c33c29eec9085ec">  317</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_SET_MSK    0x00000004</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga77294ea80a0fa836ce97b42b6f1a40e0">  319</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_CLR_MSK    0xfffffffb</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gafdc3238be7abbaff51a6f445014f5beb">  321</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_RESET      0x0</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga991f939f5f5dc2fb0c590268f455dd84">  323</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_GET(value) (((value) &amp; 0x00000004) &gt;&gt; 2)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga430460a6e6c47c3ae6fe49b7705be4ba">  325</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_PAYLDEN_SET(value) (((value) &lt;&lt; 2) &amp; 0x00000004)</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga0b0697d31ba8c98ec5bd9556135d913e">  339</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_LSB        3</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3b2bcd1aa3c913e10c508523d4fd2e61">  341</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_MSB        3</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gacfa3f529a0a2277d098dfc5d2161ff92">  343</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_WIDTH      1</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gac17dcbf40e2b78af031d20b8d1c79108">  345</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_SET_MSK    0x00000008</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaa40daca0ad77cc07cde99aff866c5f7f">  347</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_CLR_MSK    0xfffffff7</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaead64393d0bdc4edef8666c528976453">  349</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_RESET      0x0</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gab8828b6e02019a4a199ce5ec2118c69f">  351</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_GET(value) (((value) &amp; 0x00000008) &gt;&gt; 3)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga27cd675d4a489edcfa7e9b4ca107c231">  353</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATEN_SET(value) (((value) &lt;&lt; 3) &amp; 0x00000008)</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga4584e4624346a9d0b35e60c6acb3ed0f">  366</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_LSB        4</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga2eabaebcde1f84f6f939f746ec401ccc">  368</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_MSB        4</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga0c44703d9f418ff4952f7d0d2a7d2bce">  370</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_WIDTH      1</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga47bcbb1b56a0999693044f664d032b61">  372</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_SET_MSK    0x00000010</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga63c25b452353025662e72286a824cd57">  374</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_CLR_MSK    0xffffffef</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3ca6d12664b7efa7958f775d0fcee436">  376</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_RESET      0x0</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga6b598b333204e4fb8ee99c6e01aa12ff">  378</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_GET(value) (((value) &amp; 0x00000010) &gt;&gt; 4)</span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaf57fb57fadd55353b9cce40c75da4955">  380</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_ALARMEN_SET(value) (((value) &lt;&lt; 4) &amp; 0x00000010)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga59d5f9556db112f0d5191be80beb99f8">  395</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_LSB        5</span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga91331377c544c32823a5d86c7e7b0f87">  397</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_MSB        5</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga91982fe35171021e1700dd13e752cb25">  399</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_WIDTH      1</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gabb6e644207f61e8d642c525e197c0ace">  401</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_SET_MSK    0x00000020</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga06d1cd9769d9d640172e0b536ac362ee">  403</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_CLR_MSK    0xffffffdf</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gacbf9db2d0bcf6fbd21540b9d66b8a2a8">  405</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_RESET      0x0</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3a8ef060e37b6a2457b805ba3c1e9e99">  407</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_GET(value) (((value) &amp; 0x00000020) &gt;&gt; 5)</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaa9b99dd2896ca1e534ff77b7a82e72ce">  409</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_STATCONDDUMP_SET(value) (((value) &lt;&lt; 5) &amp; 0x00000020)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga1dc917de5c0e8fdd76a711ac3f11bd5b">  422</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_LSB        6</span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gafcfc64bb00550849ba89774a59896cad">  424</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_MSB        6</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga1b40b5fea6b1ecd52d67402cd42bcf54">  426</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_WIDTH      1</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga51464e4574c006a10bacccfad6c1a560">  428</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_SET_MSK    0x00000040</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga6b2d9ae654fb3feb0d3183ecfc2dee0c">  430</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_CLR_MSK    0xffffffbf</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaac7e827b2255f400ad8630591bb0dc22">  432</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_RESET      0x0</span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga5143319c3e850c7b2812980855c71635">  434</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_GET(value) (((value) &amp; 0x00000040) &gt;&gt; 6)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gad6b5903cea41ae7471694cf43c875c6f">  436</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_INTRUSIVEMOD_SET(value) (((value) &lt;&lt; 6) &amp; 0x00000040)</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga55e44c5fe75e9ffd934f4b1e23a80afc">  451</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_LSB        7</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga35f7e2dd22c0cb186382d76996ffdbea">  453</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_MSB        7</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga279548a66bdbb74c3b9c639410188175">  455</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_WIDTH      1</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gac5f673403f2d7428c36ab41348e150b6">  457</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_SET_MSK    0x00000080</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gac327313c54cd2ccdb8667677be3b257d">  459</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_CLR_MSK    0xffffff7f</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga6664c63a51a54355b03b63b196255ad9">  461</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_RESET      0x0</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga58439c6e77d24b44023938b453399006">  463</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_GET(value) (((value) &amp; 0x00000080) &gt;&gt; 7)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga6abfe4e8ff769a787ad7649ba806156c">  465</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_FILTBYTEALWAYSCHAINABLEEN_SET(value) (((value) &lt;&lt; 7) &amp; 0x00000080)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html">  478</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_s</a></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;{</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#aee375fe1b4e8681f486cdb89925cf92c">  480</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#aee375fe1b4e8681f486cdb89925cf92c">ERREN</a>                     :  1;  </div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a2b68d6d37510cc6ef13e8d34e5041f1c">  481</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a2b68d6d37510cc6ef13e8d34e5041f1c">TRACEEN</a>                   :  1;  </div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a1c5638be846c6b98dbe0ff91604be8b2">  482</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a1c5638be846c6b98dbe0ff91604be8b2">PAYLOADEN</a>                 :  1;  </div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#abd66f179e5e3e56c4d2ae8ec36afca1c">  483</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#abd66f179e5e3e56c4d2ae8ec36afca1c">STATEN</a>                    :  1;  </div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a438e7c16f2a5b919c271eb8859b99d17">  484</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a438e7c16f2a5b919c271eb8859b99d17">ALARMEN</a>                   :  1;  </div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a0e293b02a5b9b3e1baae4e314f838398">  485</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a0e293b02a5b9b3e1baae4e314f838398">STATCONDDUMP</a>              :  1;  </div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a9209f7e1692c3511bd336ca274cfa33b">  486</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a9209f7e1692c3511bd336ca274cfa33b">INTRUSIVEMODE</a>             :  1;  </div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a9499986289785add3891ac90e4ff7457">  487</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a9499986289785add3891ac90e4ff7457">FILTBYTEALWAYSCHAINABLEEN</a> :  1;  </div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#a0917b5b27e155bc8f18f595304191a5f">  488</a></span>&#160;    uint32_t                            : 24;  </div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;};</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#ga3deb55faaa3cee2cd7be736393c6640e">  492</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_t</a>;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gaba565798e0b415fd4fc1b44e2a7ccc64">  496</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_RESET       0x00000000</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#gae84b0eeebdaf480f69b8b7ed85c6cba1">  498</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_MAINCTL_OFST        0x8</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga737b24bf5c0105f992b2efef5a41365c">  520</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_GLOBEN_LSB        0</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga39b4b390b36ac0645d65d7d80e383ec7">  522</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_GLOBEN_MSB        0</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga8348d82fb84e408f18e0c9bcc70ecaf6">  524</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_GLOBEN_WIDTH      1</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga8365c23aeb94eb37652462e9d53c153e">  526</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_GLOBEN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga5c1ef50a825e760764d9aa46e86455af">  528</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_GLOBEN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#gabb094b0ead97fbf18d6b44a94f20f015">  530</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_GLOBEN_RESET      0x0</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga688423129dd6dc8456a0e0de39c58c26">  532</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_GLOBEN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga575880bc8b36b2349c00f21798df864a">  534</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_GLOBEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga58e1b48f5cd5339b0972490f91663a7f">  544</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_ACT_LSB        1</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga9db0d565096bd3625d6b837807cb4bf9">  546</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_ACT_MSB        1</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#gaa0dccede7392e264e31551cdc6309030">  548</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_ACT_WIDTH      1</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga677b4a5d06b3295efed501cf83350755">  550</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_ACT_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga3db0ad1ebef54f7a74d150a3defe18f5">  552</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_ACT_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga5b1f63c41dd4234b01ee65b2594ef17b">  554</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_ACT_RESET      0x0</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#gaf77a9fbd09aae6a023238f7b17d6dd7f">  556</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_ACT_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#gae9acfac99553d1dffaee7d8258ab5538">  558</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_ACT_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html">  571</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_CFGCTL_s</a></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;{</div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#addf11ae10bb63f22510ec202f6be3494">  573</a></span>&#160;    uint32_t        <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#addf11ae10bb63f22510ec202f6be3494">GLOBALEN</a> :  1;  </div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ac759ec293e27255d298c6e0edd6f5065">  574</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ac759ec293e27255d298c6e0edd6f5065">ACTIVE</a>   :  1;  </div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#a64f14918791707561084110223c63db7">  575</a></span>&#160;    uint32_t                 : 30;  </div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;};</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga92056c5fce3b603398d10a2ac586857d">  579</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_CFGCTL_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_CFGCTL_t</a>;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#ga1354cadf3e9eab9ff5c4e08ae6297ff6">  583</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_RESET       0x00000000</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#gacb960618a97a194d66e37edcd5775337">  585</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CFGCTL_OFST        0xc</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00612"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#ga33c03f42d601e137d63f75fe1754867e">  612</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTLUT_FLTLUT_LSB        0</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#gab9a09a4cc7b91d1a4ddc7d11207bd144">  614</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTLUT_FLTLUT_MSB        15</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#ga8f08b580daa8d7942cc5863023c4c972">  616</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTLUT_FLTLUT_WIDTH      16</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#gafbffd365819898f0d4a0681a86985b6d">  618</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTLUT_FLTLUT_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#gac197dbb9e3fb5653f11a2422bc683cfe">  620</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTLUT_FLTLUT_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#ga3c228bdbd5da78dd6aaa3b623055121d">  622</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTLUT_FLTLUT_RESET      0x0</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#ga95dc9dc872d7ee4948f43d4bebfbe6c9">  624</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTLUT_FLTLUT_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#ga5ae7e87d5d91ac83f6630d4c6c0ce1e7">  626</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTLUT_FLTLUT_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html">  639</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTLUT_s</a></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;{</div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#a665a7ff3c73ce9781e483956dac4b6d0">  641</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#a665a7ff3c73ce9781e483956dac4b6d0">FILTERLUT</a> : 16;  </div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#a20631d73acaf6066be282b09763226df">  642</a></span>&#160;    uint32_t            : 16;  </div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;};</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#ga307c09a461267c3dc6a7d27bb96411c9">  646</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTLUT_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTLUT_t</a>;</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#gaa719013697067f82f62b2fff098a05a9">  650</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTLUT_RESET       0x00000000</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#ga15ce79be361312412de9f01b7294bd78">  652</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTLUT_OFST        0x14</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#ga4bec39358aadc60e4e16f6ebfc02752a">  680</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_TRACEALARMEN_LSB        0</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#gafffee8da98bd00047236f4d7211c3b2f">  682</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_TRACEALARMEN_MSB        4</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#ga42968f05b5c1f2246e971e70d481cb35">  684</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_TRACEALARMEN_WIDTH      5</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#gade8246c277aa3c96cd8eb29de088acba">  686</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_TRACEALARMEN_SET_MSK    0x0000001f</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#gac78692dc53e7a3bbceec20c730132f78">  688</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_TRACEALARMEN_CLR_MSK    0xffffffe0</span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#ga4d5653823b2791883a64e4071b480bb3">  690</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_TRACEALARMEN_RESET      0x0</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#gaaf56eddd735d2a3e34c95f3dc4dfad1f">  692</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_TRACEALARMEN_GET(value) (((value) &amp; 0x0000001f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#ga10eb9b74fb2cab9acc37b9c53fd589a0">  694</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_TRACEALARMEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000001f)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html">  707</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_s</a></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;{</div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#abdf5fa3f8d16b4bfa8c93c615f8673c9">  709</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#abdf5fa3f8d16b4bfa8c93c615f8673c9">TRACEALARMEN</a> :  5;  </div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#af85bc23da42387b438434f9d52c22663">  710</a></span>&#160;    uint32_t               : 27;  </div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;};</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#gad86090bde7e02bde02043b27a25a1a52">  714</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_t</a>;</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#gaa9093579788bc9306701bfbcda7cae7f">  718</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_RESET       0x00000000</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#gadef5ca70386b47841ad54c2094463ef4">  720</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_OFST        0x18</span></div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#ga3bcb6432841067f9d5110482ff511265">  747</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_TRACEALARMSTAT_LSB        0</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#ga3ccb32f19db577ae97e9d95a3ea87bf4">  749</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_TRACEALARMSTAT_MSB        4</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#gae6dcebfa630bf555c0d27c10bfe43785">  751</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_TRACEALARMSTAT_WIDTH      5</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#ga9747b1e0d8085d7d2fc8d2f59cd7560c">  753</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_TRACEALARMSTAT_SET_MSK    0x0000001f</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#gaad48279b78a87ac73c68449f26cd9ec6">  755</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_TRACEALARMSTAT_CLR_MSK    0xffffffe0</span></div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#gae9e0cc00e709438412d0fd0356aa9f96">  757</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_TRACEALARMSTAT_RESET      0x0</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#ga25b654209e0557ee32ccd489e98110ab">  759</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_TRACEALARMSTAT_GET(value) (((value) &amp; 0x0000001f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#ga29e8c28043fcf28eb34fce2d5d23d9cd">  761</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_TRACEALARMSTAT_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000001f)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html">  774</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_s</a></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;{</div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#ab058245d62c5f3943661efba37fb1655">  776</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#ab058245d62c5f3943661efba37fb1655">TRACEALARMSTATUS</a> :  5;  </div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#aae230cad9d30a44137b2d2c1e0b21896">  777</a></span>&#160;    uint32_t                         : 27;  </div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;};</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;</div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#gab4450a0fa36e62ca851c3326b821b67b">  781</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_t</a>;</div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#ga62a0c8495c883b7f173c735596636741">  785</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_RESET       0x00000000</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#ga5c63fceb435395494b9099e4828f8938">  787</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_OFST        0x1c</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#ga2a9168c00e7252f44db1718d22ffadbc">  813</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_TRACEALARMCLR_LSB        0</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#ga3a076bb0251f9e6ea2c05ee23b4459db">  815</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_TRACEALARMCLR_MSB        4</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#ga64710d89dc7c7dc546ad34c1ec28c25f">  817</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_TRACEALARMCLR_WIDTH      5</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#ga6373064b9530fbfb29f0cfd8f895dd42">  819</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_TRACEALARMCLR_SET_MSK    0x0000001f</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#gaf08e83c35bc91d8e2b9c74b3c29c6b1e">  821</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_TRACEALARMCLR_CLR_MSK    0xffffffe0</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#gae8d96016f3c84ec7e1ec2527a909c4f1">  823</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_TRACEALARMCLR_RESET      0x0</span></div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#ga03c3d89ca7988e96423a43af9ab92dd1">  825</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_TRACEALARMCLR_GET(value) (((value) &amp; 0x0000001f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#ga4e353b28b5b8c4ead6fa78081bd4bfd6">  827</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_TRACEALARMCLR_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000001f)</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html">  840</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_s</a></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;{</div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#af3b15ffb50f10bed8324e48eb70e14fb">  842</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#af3b15ffb50f10bed8324e48eb70e14fb">TRACEALARMCLR</a> :  5;  </div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#a190442aeffa30f39ca0b629ca471c523">  843</a></span>&#160;    uint32_t                : 27;  </div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;};</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#gaf744d420c0d888fa68e61b01966e1c6d">  847</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_t</a>;</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#ga426323716f863ab2f4f88cdcd9d6e077">  851</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_RESET       0x00000000</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#ga16551ed6faec3c25c315b3d806dadd53">  853</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_OFST        0x20</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ga9bea82254ddc3ac793be45f8113cae47">  883</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_STATPERIOD_LSB        0</span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ga526a5edecf6c32963332526aca086699">  885</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_STATPERIOD_MSB        4</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ga7021e7a49e063185b7f759090943af6f">  887</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_STATPERIOD_WIDTH      5</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ga16a1339ee8991009613ac6b69e2fc3f7">  889</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_STATPERIOD_SET_MSK    0x0000001f</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#gae36875ce32468aae263266a94a6fc035">  891</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_STATPERIOD_CLR_MSK    0xffffffe0</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ga2da200eb21d965a2f28e73de286404ab">  893</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_STATPERIOD_RESET      0x0</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ga3ac5af127222e82b2e58c9af8ba0a966">  895</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_STATPERIOD_GET(value) (((value) &amp; 0x0000001f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ga00a99f85b922e298037ffd46d9a72771">  897</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_STATPERIOD_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000001f)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html">  910</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d__s">ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_s</a></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;{</div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ac6f0eb2ca4f960021fa7cf17cd5b36fd">  912</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ac6f0eb2ca4f960021fa7cf17cd5b36fd">STATPERIOD</a> :  5;  </div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#abdbb061a1c073db42b306ec1a37bd2b6">  913</a></span>&#160;    uint32_t             : 27;  </div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;};</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#gae7da247e70c313bf9b9dc5b999e84073">  917</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d__s">ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d__s">ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_t</a>;</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ga409484bcf32463912b4b9c5b92b9c129">  921</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_RESET       0x00000000</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#ga8c2160121692d52809d7e1c0ad07bbed">  923</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_OFST        0x24</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#gaa3c033f6f2058285c4e36ed377457793">  949</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATGO_STATGO_LSB        0</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#ga765edc302826bf1eb57234f6be5ad86b">  951</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATGO_STATGO_MSB        0</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#ga6633b75fd2fc25bf447f5a81b4478e91">  953</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATGO_STATGO_WIDTH      1</span></div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#ga69c1599999c6ab5595a7f0c74a4bb63f">  955</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATGO_STATGO_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#gac62646973be93d3da9d43f07f76d7aa5">  957</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATGO_STATGO_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#ga6b807d106239112bd274f9b4151fb49a">  959</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATGO_STATGO_RESET      0x0</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#ga40ef1519137a7d4e7f45a0868877b602">  961</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATGO_STATGO_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#ga0a97fb6574b9ac740891b9b48ebfa60f">  963</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATGO_STATGO_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html">  976</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o__s">ALT_NOC_MPU_DDR_T_PRB_STATGO_s</a></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;{</div>
<div class="line"><a name="l00978"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#a0f0240b28671cc7b8ebc597ef82890ce">  978</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#a0f0240b28671cc7b8ebc597ef82890ce">STATGO</a> :  1;  </div>
<div class="line"><a name="l00979"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#a091615764031093fff3a9544b1ff92f4">  979</a></span>&#160;    uint32_t         : 31;  </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;};</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div>
<div class="line"><a name="l00983"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#ga71ff9570785cfde2814c80b93dd5e1f3">  983</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o__s">ALT_NOC_MPU_DDR_T_PRB_STATGO_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o__s">ALT_NOC_MPU_DDR_T_PRB_STATGO_t</a>;</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#ga0a0ebf68d0a998a9421dbabcd76a3fa6">  987</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATGO_RESET       0x00000000</span></div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#ga495650e45e60205d807f4faa0e47fcda">  989</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATGO_OFST        0x28</span></div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#ga02437d8f7231d77027aee2dc28ccf5e3"> 1014</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_STATALARMMIN_LSB        0</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#gaa62c560161b8938ad51e8210217cce52"> 1016</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_STATALARMMIN_MSB        31</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#ga822f75aa8ef1dd5e2c23755d5e27e961"> 1018</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_STATALARMMIN_WIDTH      32</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#gaff83d52305d36cdc89b5e5043a9fc028"> 1020</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_STATALARMMIN_SET_MSK    0xffffffff</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#gad6191178675d2b98cf5c1004cd8006f4"> 1022</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_STATALARMMIN_CLR_MSK    0x00000000</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#ga0865cf866a60ef84df6ecf1fd42e0d6a"> 1024</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_STATALARMMIN_RESET      0x0</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#gadb6b70e4f5b6dd87bcbdceda2b19024f"> 1026</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_STATALARMMIN_GET(value) (((value) &amp; 0xffffffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#ga1f0a672c71ff4ac9d976aab5a8db43ee"> 1028</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_STATALARMMIN_SET(value) (((value) &lt;&lt; 0) &amp; 0xffffffff)</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html"> 1041</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_s</a></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;{</div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#ade8d0d3785131b8b3e3d740ddba83a98"> 1043</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#ade8d0d3785131b8b3e3d740ddba83a98">STATALARMMIN</a> : 32;  </div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;};</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#ga528bcc3ddc64ee2ec088179c0a73c38b"> 1047</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_t</a>;</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#ga11085a3ad9e4e9504036be3366e21955"> 1051</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_RESET       0x00000000</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#gad6ab63bf04af5c412b8ac6e05f36286b"> 1053</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_OFST        0x2c</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#ga69551c3adadcdc9c691a0ec7409d9331"> 1078</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_STATALARMMAX_LSB        0</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#ga957d49f79f85998dd00d1487b5ae0d6d"> 1080</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_STATALARMMAX_MSB        31</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#ga13c843af169f72e7146d034681059b30"> 1082</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_STATALARMMAX_WIDTH      32</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#gacf09d3af3f24a8b263771933e725bf03"> 1084</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_STATALARMMAX_SET_MSK    0xffffffff</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#ga5f3024b28a6af9e302f7e8ea46a099aa"> 1086</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_STATALARMMAX_CLR_MSK    0x00000000</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#gadc3d6fb0226e6dc79370337546fc513f"> 1088</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_STATALARMMAX_RESET      0x0</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#gad3767ca09d470399b8bebc6cd59e46ca"> 1090</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_STATALARMMAX_GET(value) (((value) &amp; 0xffffffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#ga71beca59da80ac8086466061ef215be9"> 1092</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_STATALARMMAX_SET(value) (((value) &lt;&lt; 0) &amp; 0xffffffff)</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01105"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html"> 1105</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_s</a></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;{</div>
<div class="line"><a name="l01107"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#a9c6d299a9785e909aaf13f81c4fc4a62"> 1107</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#a9c6d299a9785e909aaf13f81c4fc4a62">STATALARMMAX</a> : 32;  </div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;};</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#ga6fead072d374ab022fff715e3ae672e1"> 1111</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_t</a>;</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#gac5e57e6180faba78ed4d14ae12f1c204"> 1115</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_RESET       0x00000000</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#ga0403d2455128df002e9e4c46f2bf8c5d"> 1117</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_OFST        0x30</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#gab3626ccfa6c236cebc07a5b8db5524e2"> 1144</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_STATALARMSTAT_LSB        0</span></div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#gad16ddcc1c1e863627b9ee96a06cc6f79"> 1146</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_STATALARMSTAT_MSB        0</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#ga41456f0a932a0d80c6888aa3d3b5df3d"> 1148</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_STATALARMSTAT_WIDTH      1</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#ga75bab2f697536e8a87f7a3c787c10b5d"> 1150</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_STATALARMSTAT_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#ga6f6c0491e624ad317f9c60f54f6ccbe3"> 1152</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_STATALARMSTAT_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#gaeba5bc647745a0dce89535665c9e0ea2"> 1154</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_STATALARMSTAT_RESET      0x0</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#gab92348edbb09ae51dccbb65f931eb019"> 1156</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_STATALARMSTAT_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01158"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#gaf3d920d32c18cf288993be58b0d010dd"> 1158</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_STATALARMSTAT_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html"> 1171</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_s</a></div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;{</div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#af44f2a1534266502a8aacdf24d772b11"> 1173</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#af44f2a1534266502a8aacdf24d772b11">STATALARMSTATUS</a> :  1;  </div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#a083332572d5448e2fc4d9dcf519098d9"> 1174</a></span>&#160;    uint32_t                        : 31;  </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;};</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;</div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#ga6918ee860b6c54889b671a398c842ad1"> 1178</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_t</a>;</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#ga704733cbf7d423b63d96c398102ccc6d"> 1182</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_RESET       0x00000000</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01184"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#ga548b56237385d723dd09d0415edb5f6f"> 1184</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_OFST        0x34</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#gab2f959b298a7488ccd96143d11378c45"> 1210</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_STATALARMCLR_LSB        0</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#gab6dfccda2aef1d8b20200f3456899efe"> 1212</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_STATALARMCLR_MSB        0</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#ga624a0642077d88cba1f81bc1c2a247ab"> 1214</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_STATALARMCLR_WIDTH      1</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#gac88a6395cf601de47a9642e3dbc8bfb6"> 1216</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_STATALARMCLR_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#ga0b3eca62b2db89aa29586ba7cc151382"> 1218</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_STATALARMCLR_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#ga47557b9049b13ae302924a3bb01b50b1"> 1220</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_STATALARMCLR_RESET      0x0</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#ga8cf8d72a0a8c89b1b929e96b5df0a578"> 1222</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_STATALARMCLR_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#gabe3b9d246d8249e19187426f10f5fcf9"> 1224</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_STATALARMCLR_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html"> 1237</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_s</a></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;{</div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#a0611529cf3682314b1b8b9baed691303"> 1239</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#a0611529cf3682314b1b8b9baed691303">STATALARMCLR</a> :  1;  </div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#afcd0b079a4b37da4561d5b37f67d3080"> 1240</a></span>&#160;    uint32_t               : 31;  </div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;};</div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;</div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#ga174c63d83b25149e4693ab845ea2d237"> 1244</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_t</a>;</div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#gadc06549afcbb1de75bdd75280497d66c"> 1248</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_RESET       0x00000000</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#ga56d2385b5d1e7b155388279118b6ebc6"> 1250</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_OFST        0x38</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#ga04b5c2739f7b6d0f91db9e7dc9d21f04"> 1274</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_STATALARMEN_LSB        0</span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01276"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#gacd3f12b6ec2c37a3558c955ca9e7f9af"> 1276</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_STATALARMEN_MSB        0</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01278"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#gae8b61d0df180a663f7e76fb7ad294b29"> 1278</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_STATALARMEN_WIDTH      1</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#ga5b2ee260e642c130a15108dcb7570a51"> 1280</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_STATALARMEN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#ga3a90c33b8353338ece04b8802719450a"> 1282</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_STATALARMEN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#gaf76960f9a6a7adbba9ca92cf3fca3000"> 1284</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_STATALARMEN_RESET      0x1</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#ga44125b44c5d3f60214b1be763b032f21"> 1286</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_STATALARMEN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#ga27c7c9bf81f7935bfc875a186e21c466"> 1288</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_STATALARMEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html"> 1301</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_s</a></div>
<div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;{</div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#a9c7fdac421d5710840452fa49d2566cd"> 1303</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#a9c7fdac421d5710840452fa49d2566cd">STATALARMEN</a> :  1;  </div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#a23489c45db25626804d47779fffb0741"> 1304</a></span>&#160;    uint32_t              : 31;  </div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;};</div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#gae996d46ed15410ea2542440d1987980e"> 1308</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_t</a>;</div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#ga13a7e46d51fa8f2c79a41f30fb2ab0e9"> 1312</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_RESET       0x00000001</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#ga50aa7cc5a2234a44f64b017dfa009760"> 1314</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_OFST        0x3c</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#gae0b3d7b3068142439b34bdc4a1a19c9d"> 1338</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_FLTS_0_ROUTEIDBASE_LSB        0</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#ga37510c4b00da46b673ac7615bb18d3b1"> 1340</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_FLTS_0_ROUTEIDBASE_MSB        18</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#gac11bbd72ec63dc1c6c413fd838067ca8"> 1342</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_FLTS_0_ROUTEIDBASE_WIDTH      19</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#gae50030f1faa51e2eb93e8a6d529b7c15"> 1344</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_FLTS_0_ROUTEIDBASE_SET_MSK    0x0007ffff</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#gaf700aae5b464bbdb093ceb9d83192c39"> 1346</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_FLTS_0_ROUTEIDBASE_CLR_MSK    0xfff80000</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#ga7be4261721c2ab18673175fdf4c9435b"> 1348</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_FLTS_0_ROUTEIDBASE_RESET      0x0</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#ga8afa944283aa403dcc8885f6c0440be4"> 1350</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_FLTS_0_ROUTEIDBASE_GET(value) (((value) &amp; 0x0007ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#ga144efe8a793b9cab14fdfaed8bde971a"> 1352</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_FLTS_0_ROUTEIDBASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0007ffff)</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html"> 1365</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_s</a></div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;{</div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#a663d1e73ba85a81b3d233c37061b4072"> 1367</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#a663d1e73ba85a81b3d233c37061b4072">FILTERS_0_ROUTEIDBASE</a> : 19;  </div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#a496c47e7e7c124595c46def729f860d3"> 1368</a></span>&#160;    uint32_t                        : 13;  </div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;};</div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;</div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#ga9e74a0df430013659be41b4e9a068c8b"> 1372</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_t</a>;</div>
<div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#ga207d67a22b41ca788861b4f45de9a61e"> 1376</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_RESET       0x00000000</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01378"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#gab5109cdca2e6e703b27cc910be6641e1"> 1378</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_OFST        0x44</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#ga763c29cfacc92ce539a1296c604e42fd"> 1403</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_FLTS_0_ROUTEIDMSK_LSB        0</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#gaa7cf222d934546ac51b4c0d011ed0fa0"> 1405</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_FLTS_0_ROUTEIDMSK_MSB        18</span></div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#ga65b0bd3ae8a29d840c1dfcec0c4e362a"> 1407</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_FLTS_0_ROUTEIDMSK_WIDTH      19</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#ga1ca2478687aa6a3d65a5e14e2d05b1cd"> 1409</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_FLTS_0_ROUTEIDMSK_SET_MSK    0x0007ffff</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#ga5ff0fc543ccd7f69daba9e20ccd159a4"> 1411</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_FLTS_0_ROUTEIDMSK_CLR_MSK    0xfff80000</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#gac3407b71536ecf2cbcdf3f92391f7141"> 1413</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_FLTS_0_ROUTEIDMSK_RESET      0x0</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#gaada0472e185935805c3d19101e019a2b"> 1415</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_FLTS_0_ROUTEIDMSK_GET(value) (((value) &amp; 0x0007ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#gaaca12a78a82d048f900a58128bb8475e"> 1417</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_FLTS_0_ROUTEIDMSK_SET(value) (((value) &lt;&lt; 0) &amp; 0x0007ffff)</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html"> 1430</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_s</a></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;{</div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#addaa28d1a4875b87a245e02734895fe5"> 1432</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#addaa28d1a4875b87a245e02734895fe5">FILTERS_0_ROUTEIDMASK</a> : 19;  </div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#a6c5392b97c47d25fcb4f1ac2441139f7"> 1433</a></span>&#160;    uint32_t                        : 13;  </div>
<div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;};</div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;</div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#ga7e599790520c925f62f8d890e5f576b6"> 1437</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_t</a>;</div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#ga47b68c043dd5e6df4a270a88a61be0cb"> 1441</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_RESET       0x00000000</span></div>
<div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#ga366a83ac57ef3892d43359318b5beac2"> 1443</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_OFST        0x48</span></div>
<div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#gaecc8c453ca8885fc998988bfc7df31d3"> 1465</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_FLTS_0_ADDRBASE_LOW_LSB        0</span></div>
<div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#gad6edc03e6f4d645e4f3c59378094cae9"> 1467</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_FLTS_0_ADDRBASE_LOW_MSB        31</span></div>
<div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#gaaf7a4eeca7d509cf0ce27023ff784116"> 1469</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_FLTS_0_ADDRBASE_LOW_WIDTH      32</span></div>
<div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#gae42cd5c9bacca26e70f26e1e0ab66729"> 1471</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_FLTS_0_ADDRBASE_LOW_SET_MSK    0xffffffff</span></div>
<div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#ga1c9b9c3e8f05a5fb8e6c9622df9fdbf8"> 1473</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_FLTS_0_ADDRBASE_LOW_CLR_MSK    0x00000000</span></div>
<div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#gaf097c9192b1ef5f6a31daec0aab47dde"> 1475</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_FLTS_0_ADDRBASE_LOW_RESET      0x0</span></div>
<div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#ga87430825eb44c2bac171be40ada95a2d"> 1477</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_FLTS_0_ADDRBASE_LOW_GET(value) (((value) &amp; 0xffffffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#ga4c923bab3a8750486bf0b88f190f0618"> 1479</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_FLTS_0_ADDRBASE_LOW_SET(value) (((value) &lt;&lt; 0) &amp; 0xffffffff)</span></div>
<div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html"> 1492</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_s</a></div>
<div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;{</div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#a3eb3340441f3e0a067f22d6ed741e9e8"> 1494</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#a3eb3340441f3e0a067f22d6ed741e9e8">FILTERS_0_ADDRBASE_LOW</a> : 32;  </div>
<div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;};</div>
<div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;</div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#gac6491b2c4493d76395c003d07578fc3e"> 1498</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_t</a>;</div>
<div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#ga4b901adea81ed017f0e5052a61de46dd"> 1502</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_RESET       0x00000000</span></div>
<div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#ga99a60cddcca7234768a73398f15c549a"> 1504</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_OFST        0x4c</span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#ga4b0739b7395d39c88fcbb4a8c0302f3c"> 1531</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_FLTS_0_WINDOWSIZE_LSB        0</span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#ga944fe16cb292b886a18c5036a2881fc4"> 1533</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_FLTS_0_WINDOWSIZE_MSB        5</span></div>
<div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#gaf67d1ad5fc405cf0f4bf97145349f66e"> 1535</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_FLTS_0_WINDOWSIZE_WIDTH      6</span></div>
<div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#ga6c23d0c9f81fdb7d13c71ebf88736846"> 1537</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_FLTS_0_WINDOWSIZE_SET_MSK    0x0000003f</span></div>
<div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#ga8f6e35e457a2f0a279818c066031cbc1"> 1539</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_FLTS_0_WINDOWSIZE_CLR_MSK    0xffffffc0</span></div>
<div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#gae9de12a0c92ed245c4a56fb485422a21"> 1541</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_FLTS_0_WINDOWSIZE_RESET      0x0</span></div>
<div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#ga37037a399ca4982a1307d4954b3deadd"> 1543</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_FLTS_0_WINDOWSIZE_GET(value) (((value) &amp; 0x0000003f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#gae5acde92a37dd0d695af5e2c70517388"> 1545</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_FLTS_0_WINDOWSIZE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000003f)</span></div>
<div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html"> 1558</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_s</a></div>
<div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;{</div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#ab4b7d955dd7f14ca1ec16b068666184d"> 1560</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#ab4b7d955dd7f14ca1ec16b068666184d">FILTERS_0_WINDOWSIZE</a> :  6;  </div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#ae80349166ada1d5188644e3f42832bce"> 1561</a></span>&#160;    uint32_t                       : 26;  </div>
<div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;};</div>
<div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;</div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#gada39025436b3e8aa87f5ac2b70eb74e4"> 1565</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_t</a>;</div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#ga51453deade66a19e17825112876c176c"> 1569</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_RESET       0x00000000</span></div>
<div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#ga39beca759516489e362831a5b314c1da"> 1571</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_OFST        0x54</span></div>
<div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01594"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#gac55aacf2d4ac62247869593c791128cb"> 1594</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_FLTS_0_SECURITYBASE_LSB        0</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#gaa320f70d111381e7fcd3a40f1716d821"> 1596</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_FLTS_0_SECURITYBASE_MSB        2</span></div>
<div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#ga21c2cd9e60da10cb0751265e97bc783e"> 1598</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_FLTS_0_SECURITYBASE_WIDTH      3</span></div>
<div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#gaea5103e7b74ea11760166395cf21b08a"> 1600</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_FLTS_0_SECURITYBASE_SET_MSK    0x00000007</span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#ga0c86825368278a4802248f4c099f2183"> 1602</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_FLTS_0_SECURITYBASE_CLR_MSK    0xfffffff8</span></div>
<div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#ga62a3b9575eb50fce963164b228693085"> 1604</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_FLTS_0_SECURITYBASE_RESET      0x0</span></div>
<div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#ga74ff96a9719305169677eaefb4d66107"> 1606</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_FLTS_0_SECURITYBASE_GET(value) (((value) &amp; 0x00000007) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01608"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#gad8a3c64ae0d0afc7871a10a645710593"> 1608</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_FLTS_0_SECURITYBASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000007)</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html"> 1621</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_s</a></div>
<div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;{</div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#ae942988e0cf8444283363ed8af61a5f1"> 1623</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#ae942988e0cf8444283363ed8af61a5f1">FILTERS_0_SECURITYBASE</a> :  3;  </div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#a21dd29191aca4f93e93b74ff825ed3e8"> 1624</a></span>&#160;    uint32_t                         : 29;  </div>
<div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;};</div>
<div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;</div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#ga1dcb911ebe00f0d663402d8eab23d1ae"> 1628</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_t</a>;</div>
<div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01632"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#ga96aa78cf7efacdacb9b8915b0a078b15"> 1632</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_RESET       0x00000000</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#ga9521ffd2a487d059d43650522bc1d114"> 1634</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_OFST        0x58</span></div>
<div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#ga4a5a5d8360cb1111e33c39b871e20fb5"> 1659</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_FLTS_0_SECURITYMSK_LSB        0</span></div>
<div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#ga42c3bd21f5de5ea5fc12729e27203f41"> 1661</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_FLTS_0_SECURITYMSK_MSB        2</span></div>
<div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#ga84a7da288746ae4324706fadbf07d60e"> 1663</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_FLTS_0_SECURITYMSK_WIDTH      3</span></div>
<div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#gaaf3f1d72af67599593d1aaf1e7d03688"> 1665</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_FLTS_0_SECURITYMSK_SET_MSK    0x00000007</span></div>
<div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#gae56aa5cae2a1e0532f9504edf1cf6828"> 1667</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_FLTS_0_SECURITYMSK_CLR_MSK    0xfffffff8</span></div>
<div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#ga9623b08f0daa26a1bcdb1a8176972b29"> 1669</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_FLTS_0_SECURITYMSK_RESET      0x0</span></div>
<div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#ga277378cf446386a0e8a9f03758e0a96f"> 1671</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_FLTS_0_SECURITYMSK_GET(value) (((value) &amp; 0x00000007) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#ga1dc769ce8f8dcbc8a408e5c7a6718520"> 1673</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_FLTS_0_SECURITYMSK_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000007)</span></div>
<div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html"> 1686</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_s</a></div>
<div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;{</div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#a532f372b3e3e99ef2ee82ce0949d60dd"> 1688</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#a532f372b3e3e99ef2ee82ce0949d60dd">FILTERS_0_SECURITYMASK</a> :  3;  </div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#a162e478f01ba2bb12aa4a3e3e8ae930f"> 1689</a></span>&#160;    uint32_t                         : 29;  </div>
<div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;};</div>
<div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;</div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#gaef93b31852277058b24aef93c1065e34"> 1693</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_t</a>;</div>
<div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#gae0b755f43ca203e9a99ddb50efaff88b"> 1697</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_RESET       0x00000000</span></div>
<div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#gaf7c3ada9ba8108d7bdc5e42422731a44"> 1699</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_OFST        0x5c</span></div>
<div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga0deb668878f0432cf866a51d3859d20f"> 1727</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_LSB        0</span></div>
<div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga40f420535e3ec9d8a2ff61dc1b595d15"> 1729</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_MSB        0</span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01731"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga6d2b3ceffd9816ec4b1509a667f0c41a"> 1731</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_WIDTH      1</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01733"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga90f7a2fe49e26271584edc2679797ae0"> 1733</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga3f612e8eaec1d0ca1f867355b2278a65"> 1735</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga02f565f507bffef79a81fe14b628d34e"> 1737</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_RESET      0x0</span></div>
<div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gaeae84ab78a98b4b6ff22396dd86d0314"> 1739</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga482eca73bd0524ac8dd9a336e2f40b34"> 1741</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RDEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga62dcb991d45590fa6238536a94d4fc62"> 1752</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_LSB        1</span></div>
<div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga1a5c2d6cc996ca793d0d8dbcc9956c63"> 1754</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_MSB        1</span></div>
<div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gae5e623d883faa9f1eb81f6beb1dc945d"> 1756</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_WIDTH      1</span></div>
<div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga6033b5c7a01219e46303efc553b02f20"> 1758</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga1a403a1a4fba2a561ed2a9875ebb412f"> 1760</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga274f05e06dade1a77f23f72712ce24d7"> 1762</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_RESET      0x0</span></div>
<div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gac508bebda83078944f40640ea132a3ba"> 1764</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01766"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga9aa7931311d410690a043388bfb56a73"> 1766</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_WREN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga9c59e92751758e3c2be36f3b90113a16"> 1777</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_LSB        2</span></div>
<div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga5b6ce89415d975d268f9bf1c3ca808ad"> 1779</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_MSB        2</span></div>
<div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga581fbd361c1109734d1e169fa9789f7e"> 1781</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_WIDTH      1</span></div>
<div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga46004b3693f8ac459954e57c4476fe3b"> 1783</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_SET_MSK    0x00000004</span></div>
<div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga8c4eab89fcb4ff90ed31f165b067c802"> 1785</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_CLR_MSK    0xfffffffb</span></div>
<div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga4d2ee6a3996943133d95be88a4b6935c"> 1787</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_RESET      0x0</span></div>
<div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gae46de6906cda181d6e72805330355490"> 1789</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_GET(value) (((value) &amp; 0x00000004) &gt;&gt; 2)</span></div>
<div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga2f7c09a04a2787437fe20645c79c67d1"> 1791</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_LOCKEN_SET(value) (((value) &lt;&lt; 2) &amp; 0x00000004)</span></div>
<div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga564b4510e3d654a2b4e30834a04af91a"> 1802</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_LSB        3</span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01804"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga42b58e656312c4d00c716e9c2e7202a4"> 1804</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_MSB        3</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01806"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gaf799e5732c7750ae013960d6ad521343"> 1806</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_WIDTH      1</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gaabae1c4b1d488441ef371d838492d790"> 1808</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_SET_MSK    0x00000008</span></div>
<div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga51a195b497b48ef49878fb79491983d5"> 1810</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_CLR_MSK    0xfffffff7</span></div>
<div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01812"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga2662cbe12b2d953f4518176ea5611f63"> 1812</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_RESET      0x0</span></div>
<div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01814"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga42ebdb8f3d46e8493f0a25b38f876aed"> 1814</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_GET(value) (((value) &amp; 0x00000008) &gt;&gt; 3)</span></div>
<div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01816"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga23d919980433d1c944fd3a00f3f61ab8"> 1816</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_URGEN_SET(value) (((value) &lt;&lt; 3) &amp; 0x00000008)</span></div>
<div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01829"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html"> 1829</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_s</a></div>
<div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;{</div>
<div class="line"><a name="l01831"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#a5e4b97cd0c54ad0b75170ba26e93c67e"> 1831</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#a5e4b97cd0c54ad0b75170ba26e93c67e">RDEN</a>   :  1;  </div>
<div class="line"><a name="l01832"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#a796306e138cf60bbcba3080f6dd52bb0"> 1832</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#a796306e138cf60bbcba3080f6dd52bb0">WREN</a>   :  1;  </div>
<div class="line"><a name="l01833"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#a2f3950d5fc7d22e000a708b8c3990d92"> 1833</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#a2f3950d5fc7d22e000a708b8c3990d92">LOCKEN</a> :  1;  </div>
<div class="line"><a name="l01834"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#a5de323cc400c114e93b114b6c9fb07e4"> 1834</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#a5de323cc400c114e93b114b6c9fb07e4">URGEN</a>  :  1;  </div>
<div class="line"><a name="l01835"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#a20405a383dbae509a834ef3be65f7c1b"> 1835</a></span>&#160;    uint32_t         : 28;  </div>
<div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;};</div>
<div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;</div>
<div class="line"><a name="l01839"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#ga6d02c525362ca18f0c860849af083040"> 1839</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_t</a>;</div>
<div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01843"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gab67fb21989056b212924c5f0f1afecfb"> 1843</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_RESET       0x00000000</span></div>
<div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01845"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#gacffde1b556d76c5cd85e69b115e327eb"> 1845</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_OFST        0x60</span></div>
<div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01871"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga4d07ceafbcb09c62b1dbebafde735480"> 1871</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_REQEN_LSB        0</span></div>
<div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01873"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga4380b6f7dbbc97f5759c6a37d933fc1f"> 1873</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_REQEN_MSB        0</span></div>
<div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01875"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga3ae43da8d182cd9bc47f43afb8b0ed8a"> 1875</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_REQEN_WIDTH      1</span></div>
<div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01877"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga5ec0242828dc88d111312acfcfb35e69"> 1877</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_REQEN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01879"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#gae60c0ac0ac27b3e161883e5217b4a3ad"> 1879</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_REQEN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01881"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#gaf620235db680ea6ddbc2a62f3ba81d12"> 1881</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_REQEN_RESET      0x0</span></div>
<div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01883"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#gae0136be0fd3b17aa6f482e3b9f807ebb"> 1883</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_REQEN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01885"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga7c09c33304aa655bfa752bd5f9566306"> 1885</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_REQEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01896"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga8bd8faf6795fb892f092ffaffe4d9477"> 1896</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_RSPEN_LSB        1</span></div>
<div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01898"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#gaa088959483cd47bd8e8549b8905a3847"> 1898</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_RSPEN_MSB        1</span></div>
<div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01900"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga7440ce4f6befb65f70b54a8ddd8a3027"> 1900</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_RSPEN_WIDTH      1</span></div>
<div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01902"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga1ae92cc001562a103e820e2a4b33ed10"> 1902</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_RSPEN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01904"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga3d4d2b8b583a8f9f4eb5d74be3f9107b"> 1904</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_RSPEN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01906"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga7e5e49d73af8f2c635f7d99dbf407928"> 1906</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_RSPEN_RESET      0x0</span></div>
<div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01908"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga647d90dd3469c0095c0625b9e731fe2d"> 1908</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_RSPEN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01910"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga40365d945250e6c590b0d98ce301a04e"> 1910</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_RSPEN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01923"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html"> 1923</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_s</a></div>
<div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;{</div>
<div class="line"><a name="l01925"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#a5ff6e9a4260b9da4b1a2c97904b1ed91"> 1925</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#a5ff6e9a4260b9da4b1a2c97904b1ed91">REQEN</a> :  1;  </div>
<div class="line"><a name="l01926"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#a5764840a8b042eec2729c99e57475c12"> 1926</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#a5764840a8b042eec2729c99e57475c12">RSPEN</a> :  1;  </div>
<div class="line"><a name="l01927"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#a0cf60057bdc9ae86fbc85c0e27c40889"> 1927</a></span>&#160;    uint32_t        : 30;  </div>
<div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;};</div>
<div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div>
<div class="line"><a name="l01931"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga90a6640edefc1f8af34d5bc6d9ed92a7"> 1931</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_t</a>;</div>
<div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01935"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga8d4783d440d6d8d3906912fb30b1732d"> 1935</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_RESET       0x00000000</span></div>
<div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01937"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#ga064624678c60eae79ccbb7a9adf97a70"> 1937</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_OFST        0x64</span></div>
<div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01961"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#ga38fa392aa53b8e44bd0e84c5c98a81f2"> 1961</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_FLTS_0_LEN_LSB        0</span></div>
<div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01963"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#ga3f5959b0ab281860583681fc51e6cfbe"> 1963</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_FLTS_0_LEN_MSB        3</span></div>
<div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01965"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#ga5df98067cb07a55e2e27cfb5cc607a20"> 1965</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_FLTS_0_LEN_WIDTH      4</span></div>
<div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01967"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#ga558caf944899f2d720f47b9b1f5de8f5"> 1967</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_FLTS_0_LEN_SET_MSK    0x0000000f</span></div>
<div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01969"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#ga97513565ae7dfbe54990593e2e796550"> 1969</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_FLTS_0_LEN_CLR_MSK    0xfffffff0</span></div>
<div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01971"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#ga2e4ccf67f779e92b8f072527c1556f8a"> 1971</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_FLTS_0_LEN_RESET      0x0</span></div>
<div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01973"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#ga9e23c5dd8ec5eaf681857144b8034034"> 1973</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_FLTS_0_LEN_GET(value) (((value) &amp; 0x0000000f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01975"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#ga4cb11cf9e5f23f1b6c51fb9745aef39d"> 1975</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_FLTS_0_LEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000000f)</span></div>
<div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01988"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html"> 1988</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_s</a></div>
<div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;{</div>
<div class="line"><a name="l01990"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#a1220a95193719b53987c1eb4c2e6819b"> 1990</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#a1220a95193719b53987c1eb4c2e6819b">FILTERS_0_LENGTH</a> :  4;  </div>
<div class="line"><a name="l01991"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#afa2518550fb4a6c5d6f67c7e0f5e5d8d"> 1991</a></span>&#160;    uint32_t                   : 28;  </div>
<div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;};</div>
<div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;</div>
<div class="line"><a name="l01995"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#gac7d6970e2c50be9b087bf8ee53eb2450"> 1995</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_t</a>;</div>
<div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l01999"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#ga221dd967fe8ab8149f7c12abb1c866cd"> 1999</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_RESET       0x00000000</span></div>
<div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02001"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#ga63220d0bdd71c7d3998c73f9a9349265"> 2001</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_OFST        0x68</span></div>
<div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02026"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#gaebacd5e4d90c7667d3c1335aef985a88"> 2026</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_FLTS_0_URGENCY_LSB        0</span></div>
<div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02028"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#ga3f21e6b59c36ee402b65548afc23079a"> 2028</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_FLTS_0_URGENCY_MSB        1</span></div>
<div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02030"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#gaef9be719f8191e1d389375fd36001818"> 2030</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_FLTS_0_URGENCY_WIDTH      2</span></div>
<div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02032"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#ga896b3737e2a9054e0c6216c77ba6f3e6"> 2032</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_FLTS_0_URGENCY_SET_MSK    0x00000003</span></div>
<div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02034"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#ga058b2e5e59d6740494970b39d68dcdb8"> 2034</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_FLTS_0_URGENCY_CLR_MSK    0xfffffffc</span></div>
<div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02036"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#ga628fd5967d4bd4b104f3fb7ff779a30e"> 2036</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_FLTS_0_URGENCY_RESET      0x0</span></div>
<div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02038"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#ga547cd02afd9f24647a260ea9bddf7984"> 2038</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_FLTS_0_URGENCY_GET(value) (((value) &amp; 0x00000003) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02040"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#ga211bfcdcb337f162a78bc51e213c85c6"> 2040</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_FLTS_0_URGENCY_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000003)</span></div>
<div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02053"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html"> 2053</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_s</a></div>
<div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;{</div>
<div class="line"><a name="l02055"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#a3d81dff04ea5bba32cc92126e01c67fd"> 2055</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#a3d81dff04ea5bba32cc92126e01c67fd">FILTERS_0_URGENCY</a> :  2;  </div>
<div class="line"><a name="l02056"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#add52d9dd22a558b961de13a44fde6ac0"> 2056</a></span>&#160;    uint32_t                    : 30;  </div>
<div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;};</div>
<div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;</div>
<div class="line"><a name="l02060"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#gafe365f504ec8fa1a2b6247b15cc9f976"> 2060</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_t</a>;</div>
<div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02064"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#ga6d7b507037f217f8405b243dbfc4fa0d"> 2064</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_RESET       0x00000000</span></div>
<div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02066"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#ga644772abff768c95169138c7f60ecb5c"> 2066</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_OFST        0x6c</span></div>
<div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02090"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#ga7a80b78959352c33a13251321ae3ff98"> 2090</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_FLTS_1_ROUTEIDBASE_LSB        0</span></div>
<div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02092"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#gadd8eed03d93516ce26a0f0cc1dcf9696"> 2092</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_FLTS_1_ROUTEIDBASE_MSB        18</span></div>
<div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02094"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#gad1f2dc55d6a3013b971fe2e6ca828930"> 2094</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_FLTS_1_ROUTEIDBASE_WIDTH      19</span></div>
<div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02096"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#ga63e0345bc87573f5de90f56f706fec52"> 2096</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_FLTS_1_ROUTEIDBASE_SET_MSK    0x0007ffff</span></div>
<div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02098"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#ga84d4a8d7fd859f142966b2c2d93bd913"> 2098</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_FLTS_1_ROUTEIDBASE_CLR_MSK    0xfff80000</span></div>
<div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02100"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#ga87a04f39d9b9d4264c897dfb3d2b6368"> 2100</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_FLTS_1_ROUTEIDBASE_RESET      0x0</span></div>
<div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02102"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#ga4cf74932a5bb88c2115423b64940a5cf"> 2102</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_FLTS_1_ROUTEIDBASE_GET(value) (((value) &amp; 0x0007ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02104"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#ga89311e98ac112229495c8efdbe9b327b"> 2104</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_FLTS_1_ROUTEIDBASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0007ffff)</span></div>
<div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02117"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html"> 2117</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_s</a></div>
<div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;{</div>
<div class="line"><a name="l02119"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#a4bc27fe3daf67e9a6ea0dccca677e219"> 2119</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#a4bc27fe3daf67e9a6ea0dccca677e219">FILTERS_1_ROUTEIDBASE</a> : 19;  </div>
<div class="line"><a name="l02120"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#a7a786806e8e212cbf4fdd57f62e4d783"> 2120</a></span>&#160;    uint32_t                        : 13;  </div>
<div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;};</div>
<div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div>
<div class="line"><a name="l02124"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#ga1360155f7fb605c2e207234fce7483d2"> 2124</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_t</a>;</div>
<div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02128"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#gae407211c4a830f08b6630c4811444a03"> 2128</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_RESET       0x00000000</span></div>
<div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02130"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#ga825a205a30c3030204fcddbbbfb80a46"> 2130</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_OFST        0x80</span></div>
<div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02155"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#gaf4e028ed1043ab15e9afff68f995e9a0"> 2155</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_FLTS_1_ROUTEIDMSK_LSB        0</span></div>
<div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02157"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#gaed6577148e5b69e72d135116bea6ce69"> 2157</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_FLTS_1_ROUTEIDMSK_MSB        18</span></div>
<div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02159"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#gad02386b31d93b6ddee5e4941d512c8a6"> 2159</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_FLTS_1_ROUTEIDMSK_WIDTH      19</span></div>
<div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02161"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#gae451b26666b250337be4e9f75a7bc0ab"> 2161</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_FLTS_1_ROUTEIDMSK_SET_MSK    0x0007ffff</span></div>
<div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02163"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#gaf7ce41a6c41f05ab72d02a5df94ddce0"> 2163</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_FLTS_1_ROUTEIDMSK_CLR_MSK    0xfff80000</span></div>
<div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02165"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#gae420b74de2bf605dca60763b30a700bf"> 2165</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_FLTS_1_ROUTEIDMSK_RESET      0x0</span></div>
<div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02167"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#ga215879c2c163ec093d2743fdd65c8d80"> 2167</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_FLTS_1_ROUTEIDMSK_GET(value) (((value) &amp; 0x0007ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02169"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#ga521823e62e6e4d10a87ffe380424a304"> 2169</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_FLTS_1_ROUTEIDMSK_SET(value) (((value) &lt;&lt; 0) &amp; 0x0007ffff)</span></div>
<div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02182"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html"> 2182</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_s</a></div>
<div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;{</div>
<div class="line"><a name="l02184"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#a9ebd86e60ec6b098a5e2f528b3c92c7e"> 2184</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#a9ebd86e60ec6b098a5e2f528b3c92c7e">FILTERS_1_ROUTEIDMASK</a> : 19;  </div>
<div class="line"><a name="l02185"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#a314f3d2654f283e20f96f52bbe861f8d"> 2185</a></span>&#160;    uint32_t                        : 13;  </div>
<div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;};</div>
<div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;</div>
<div class="line"><a name="l02189"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#ga5d63b25ec997cd174c216cbe16517efb"> 2189</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_t</a>;</div>
<div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02193"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#ga1b777dd373a13eddf5e7adce0de37493"> 2193</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_RESET       0x00000000</span></div>
<div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02195"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#ga6b99af04b7eb515b297ce71f9342cda8"> 2195</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_OFST        0x84</span></div>
<div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02217"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#ga4a02d6c91710ea4bb8be839b584f22b5"> 2217</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_FLTS_1_ADDRBASE_LOW_LSB        0</span></div>
<div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02219"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#ga82f12cbbba6df28bbb215deff2e3e95c"> 2219</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_FLTS_1_ADDRBASE_LOW_MSB        31</span></div>
<div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02221"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#gacbf1d228642252e0f4fbb9b855d43056"> 2221</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_FLTS_1_ADDRBASE_LOW_WIDTH      32</span></div>
<div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02223"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#ga55d58db29a7c401b2bdc2c9ba9e5aef4"> 2223</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_FLTS_1_ADDRBASE_LOW_SET_MSK    0xffffffff</span></div>
<div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02225"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#gac854729023bd555e064dee61ca9ce458"> 2225</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_FLTS_1_ADDRBASE_LOW_CLR_MSK    0x00000000</span></div>
<div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02227"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#gad1d4548bedd954997c0b12ca8cbee900"> 2227</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_FLTS_1_ADDRBASE_LOW_RESET      0x0</span></div>
<div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02229"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#ga0d18d5b23f3daf5de9086389cd4c5daf"> 2229</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_FLTS_1_ADDRBASE_LOW_GET(value) (((value) &amp; 0xffffffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02231"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#gaef1e5945fe1d933a76a10b4f8354fa02"> 2231</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_FLTS_1_ADDRBASE_LOW_SET(value) (((value) &lt;&lt; 0) &amp; 0xffffffff)</span></div>
<div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02244"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html"> 2244</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_s</a></div>
<div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;{</div>
<div class="line"><a name="l02246"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#aa7d21149ec9a6cc815ce08f1bc5349ac"> 2246</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#aa7d21149ec9a6cc815ce08f1bc5349ac">FILTERS_1_ADDRBASE_LOW</a> : 32;  </div>
<div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;};</div>
<div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;</div>
<div class="line"><a name="l02250"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#ga028f5233c53dbfae174eb9ea973654a4"> 2250</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_t</a>;</div>
<div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02254"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#ga6e4eb508d0217adca7761d49c05525bf"> 2254</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_RESET       0x00000000</span></div>
<div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02256"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#gab793b110b917a343dc96b64d865d805e"> 2256</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_OFST        0x88</span></div>
<div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02283"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#ga83eb764fcaf393141ec234c78824fd36"> 2283</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_FLTS_1_WINDOWSIZE_LSB        0</span></div>
<div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02285"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#ga298104895498eca9dcbb934df4bdb5f9"> 2285</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_FLTS_1_WINDOWSIZE_MSB        5</span></div>
<div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02287"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#gad270506f846531a0e1c632ba9b5a7553"> 2287</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_FLTS_1_WINDOWSIZE_WIDTH      6</span></div>
<div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02289"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#ga39ca743c247b55b4c3653c9d84b88c1a"> 2289</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_FLTS_1_WINDOWSIZE_SET_MSK    0x0000003f</span></div>
<div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02291"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#ga62587087253773e54503cc15c72e75ee"> 2291</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_FLTS_1_WINDOWSIZE_CLR_MSK    0xffffffc0</span></div>
<div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02293"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#gaf496c54e68019ca7ed732887944ea241"> 2293</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_FLTS_1_WINDOWSIZE_RESET      0x0</span></div>
<div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02295"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#gae75d407e482b1c28f0119711e73a5139"> 2295</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_FLTS_1_WINDOWSIZE_GET(value) (((value) &amp; 0x0000003f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02297"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#gaa11057bf7689ce13efcdd6bce1a0228a"> 2297</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_FLTS_1_WINDOWSIZE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000003f)</span></div>
<div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02310"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html"> 2310</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_s</a></div>
<div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;{</div>
<div class="line"><a name="l02312"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#ad1cec44daa2e6b8724004ddd8be1067e"> 2312</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#ad1cec44daa2e6b8724004ddd8be1067e">FILTERS_1_WINDOWSIZE</a> :  6;  </div>
<div class="line"><a name="l02313"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#a6ac6850755caa63b16acb711403f1170"> 2313</a></span>&#160;    uint32_t                       : 26;  </div>
<div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;};</div>
<div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;</div>
<div class="line"><a name="l02317"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#ga33f2ea871ad5ef9cbcea1db72285659b"> 2317</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_t</a>;</div>
<div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02321"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#ga8185080392a34096aa915a7fc932a6d3"> 2321</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_RESET       0x00000000</span></div>
<div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02323"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#gae4e5216194ec24173eed1cae333ef8b6"> 2323</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_OFST        0x90</span></div>
<div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02346"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#gaaf3c55291cba270883788fc73f6ae2b8"> 2346</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_FLTS_1_SECURITYBASE_LSB        0</span></div>
<div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02348"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#ga49685d8b3f4eed583b16d61947aa8ee3"> 2348</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_FLTS_1_SECURITYBASE_MSB        2</span></div>
<div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02350"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#ga9e19e53708d1dcfb6bc0ba0fde84300b"> 2350</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_FLTS_1_SECURITYBASE_WIDTH      3</span></div>
<div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02352"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#gae0f25117414c644bf7f642ba8eb924ff"> 2352</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_FLTS_1_SECURITYBASE_SET_MSK    0x00000007</span></div>
<div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02354"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#ga71f41dc2abdadb6489740754c74c3a23"> 2354</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_FLTS_1_SECURITYBASE_CLR_MSK    0xfffffff8</span></div>
<div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02356"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#ga7cfa4ddc89b971ba0c86631d9ef71f1a"> 2356</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_FLTS_1_SECURITYBASE_RESET      0x0</span></div>
<div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02358"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#gaa69e96b7b6cf89ff7fe4b5f6406deb64"> 2358</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_FLTS_1_SECURITYBASE_GET(value) (((value) &amp; 0x00000007) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02360"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#ga19f605aa7fd1ecd09baac0b9354a5ba9"> 2360</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_FLTS_1_SECURITYBASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000007)</span></div>
<div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02373"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html"> 2373</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_s</a></div>
<div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;{</div>
<div class="line"><a name="l02375"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#a84567e6ad599671bc0c698639f72ac8c"> 2375</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#a84567e6ad599671bc0c698639f72ac8c">FILTERS_1_SECURITYBASE</a> :  3;  </div>
<div class="line"><a name="l02376"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#affd0df76ce469644357278531072341b"> 2376</a></span>&#160;    uint32_t                         : 29;  </div>
<div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;};</div>
<div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;</div>
<div class="line"><a name="l02380"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#ga4497d9bfb2f217d41d530c4f1642818a"> 2380</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_t</a>;</div>
<div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02384"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#gac76d3c02ddb0e7d736704249b233059c"> 2384</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_RESET       0x00000000</span></div>
<div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02386"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#gacb5851ef51216df1589043a1388b4018"> 2386</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_OFST        0x94</span></div>
<div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02411"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#ga84e0915140ed832a176066fc877b133b"> 2411</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_FLTS_1_SECURITYMSK_LSB        0</span></div>
<div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02413"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#gab5343671825841e97264b751112c9037"> 2413</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_FLTS_1_SECURITYMSK_MSB        2</span></div>
<div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02415"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#ga2107d466d52bd08565cdf46f8ace3bed"> 2415</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_FLTS_1_SECURITYMSK_WIDTH      3</span></div>
<div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02417"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#ga9be8f3ee92d9454f4fafe0e7b764b79e"> 2417</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_FLTS_1_SECURITYMSK_SET_MSK    0x00000007</span></div>
<div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02419"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#ga865bc3a188077f80293b34e23143036b"> 2419</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_FLTS_1_SECURITYMSK_CLR_MSK    0xfffffff8</span></div>
<div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02421"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#ga5db703196ceeaa6cf95f6c3574cda97d"> 2421</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_FLTS_1_SECURITYMSK_RESET      0x0</span></div>
<div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02423"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#gab6df4430534de4c0e4edb41dad4ab72f"> 2423</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_FLTS_1_SECURITYMSK_GET(value) (((value) &amp; 0x00000007) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02425"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#ga8daaeef1170fb657d906ec2c4c805bb7"> 2425</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_FLTS_1_SECURITYMSK_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000007)</span></div>
<div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02438"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html"> 2438</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_s</a></div>
<div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;{</div>
<div class="line"><a name="l02440"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#a53a81e69703ab4751621ce8a0cee176f"> 2440</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#a53a81e69703ab4751621ce8a0cee176f">FILTERS_1_SECURITYMASK</a> :  3;  </div>
<div class="line"><a name="l02441"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#ae0f8d0d190cd98c56a142fefdc01667b"> 2441</a></span>&#160;    uint32_t                         : 29;  </div>
<div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;};</div>
<div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;</div>
<div class="line"><a name="l02445"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#ga7407b3eafea96718a693d3951f140327"> 2445</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_t</a>;</div>
<div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02449"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#ga879bdd924a2cf83785f8b208287ec42d"> 2449</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_RESET       0x00000000</span></div>
<div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02451"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#gaa0fd504dc6be31b936d19674bc648d04"> 2451</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_OFST        0x98</span></div>
<div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02479"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga5d5d0b5ad87e4edf4469f3a79f41574d"> 2479</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_LSB        0</span></div>
<div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02481"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga06835d044273e09e8a36bfb36daf961d"> 2481</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_MSB        0</span></div>
<div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02483"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga2a2a7233901a1f9eefa4a70a9429e987"> 2483</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_WIDTH      1</span></div>
<div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02485"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga4e5241fa55380c995222461c4a61a1a5"> 2485</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02487"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga6e4fd8017ab27342b107018ab3c17520"> 2487</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02489"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gaab30bc5f82dfe950577f29f04b5c2e3a"> 2489</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_RESET      0x0</span></div>
<div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02491"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga6f0e3ec648c0e1dccf11e0ab095dfa15"> 2491</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02493"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga5b92a42b2495fdbe230f091a15ad4c0c"> 2493</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02504"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gae71162ace7cd91d1156fc76543308814"> 2504</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_LSB        1</span></div>
<div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02506"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga5a0473f38be919e4e44f481157b79e0a"> 2506</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_MSB        1</span></div>
<div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02508"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gac89ea381782af5af188649daafe5a588"> 2508</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_WIDTH      1</span></div>
<div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02510"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga3d4375149ad0744a5734adfe026eba70"> 2510</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02512"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga1ac8a2178ac0cad940ef2eedc5c65fb5"> 2512</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02514"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga6f19cb0e972f0d50a22746acaa6e86e0"> 2514</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_RESET      0x0</span></div>
<div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02516"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga0d3f5d199eb2daa9107431ad39d66f67"> 2516</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02518"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gad19ccf9d82f63a7344fb8f1622582d49"> 2518</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02529"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gab84dfbd24862421989c8c905f0a2ff7d"> 2529</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_LSB        2</span></div>
<div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02531"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gaa03a5b51dc2108d0c46a1364ebd21470"> 2531</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_MSB        2</span></div>
<div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02533"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga8d9264717225399d1ac722bf9723c472"> 2533</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_WIDTH      1</span></div>
<div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02535"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gab0fd9ab2f47dfeb604dcb8ba01bc7d81"> 2535</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_SET_MSK    0x00000004</span></div>
<div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02537"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga42cf6b0557a17348b1122b0a65c5f37b"> 2537</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_CLR_MSK    0xfffffffb</span></div>
<div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02539"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga5376887df19247ed6cad2d6d87b18d9c"> 2539</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_RESET      0x0</span></div>
<div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02541"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gad243dbe440b08100d842da97b0e922c4"> 2541</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_GET(value) (((value) &amp; 0x00000004) &gt;&gt; 2)</span></div>
<div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02543"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gafa379cee817671a716dcce3a81fc1123"> 2543</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_SET(value) (((value) &lt;&lt; 2) &amp; 0x00000004)</span></div>
<div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02554"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga8ceed9696a8a409da11984595b34fc2b"> 2554</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_LSB        3</span></div>
<div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02556"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gaf8151987b9d8392ac28cf86be8211410"> 2556</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_MSB        3</span></div>
<div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02558"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga097a51678f4a5fffc9252a0f1c508e93"> 2558</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_WIDTH      1</span></div>
<div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02560"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga602a05f28d0731877d5797ddbda8605d"> 2560</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_SET_MSK    0x00000008</span></div>
<div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02562"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga6a34f004cd86f1a21e0c66907a02536b"> 2562</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_CLR_MSK    0xfffffff7</span></div>
<div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02564"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga5d74ca4cfe91f18f86b2d21fa8181bd7"> 2564</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_RESET      0x0</span></div>
<div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02566"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gaeb5976656fca2e656bef9238cf8cc2ba"> 2566</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_GET(value) (((value) &amp; 0x00000008) &gt;&gt; 3)</span></div>
<div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02568"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gabbadc53b7313046e24c97b5b39e7433f"> 2568</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_SET(value) (((value) &lt;&lt; 3) &amp; 0x00000008)</span></div>
<div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02581"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html"> 2581</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_s</a></div>
<div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;{</div>
<div class="line"><a name="l02583"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#aabfeb6d3657dd23959cf740d6733db0d"> 2583</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#aabfeb6d3657dd23959cf740d6733db0d">RDEN</a>   :  1;  </div>
<div class="line"><a name="l02584"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#a721dc0c94bbae2b95cb0fc1cee115119"> 2584</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#a721dc0c94bbae2b95cb0fc1cee115119">WREN</a>   :  1;  </div>
<div class="line"><a name="l02585"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#a66da1e12d95e09997317517ccf8c19d1"> 2585</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#a66da1e12d95e09997317517ccf8c19d1">LOCKEN</a> :  1;  </div>
<div class="line"><a name="l02586"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#a2e82c9c93f99ff81c8b225388802c75e"> 2586</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#a2e82c9c93f99ff81c8b225388802c75e">URGEN</a>  :  1;  </div>
<div class="line"><a name="l02587"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ae2d6592c342f8f621a13b668ea7b4f51"> 2587</a></span>&#160;    uint32_t         : 28;  </div>
<div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;};</div>
<div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;</div>
<div class="line"><a name="l02591"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gae09c923b038aa44f70c1e199878c6b2f"> 2591</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_t</a>;</div>
<div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02595"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gaed7ef237674e5edfc93c847befa222f6"> 2595</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RESET       0x00000000</span></div>
<div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02597"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga21b526d527216daa201dcb8af20dfa4f"> 2597</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_OFST        0x9c</span></div>
<div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02623"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga036565fb12033d5eeea156a763c24d20"> 2623</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_REQEN_LSB        0</span></div>
<div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02625"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga3e8d622786d9739ee7793769e8442ee7"> 2625</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_REQEN_MSB        0</span></div>
<div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02627"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga259aef3338d1cbf7247a5ac96b3a3112"> 2627</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_REQEN_WIDTH      1</span></div>
<div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02629"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#gae498b037302f49c977bfaf63f1b4724a"> 2629</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_REQEN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02631"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga90c155f61a5181832488b0178c43d52d"> 2631</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_REQEN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02633"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga0089933c3510444afd49c75271c646ba"> 2633</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_REQEN_RESET      0x0</span></div>
<div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02635"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#gabe8c5c9dc5213a11f3ec0a9184313294"> 2635</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_REQEN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02637"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#gab673ad6cdb1e6e921600d8278cda9ec4"> 2637</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_REQEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02648"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga0d439ed54142a485eb4db315c04008ad"> 2648</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_RSPEN_LSB        1</span></div>
<div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02650"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga6b4f5e1905945319991e0b30e424e656"> 2650</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_RSPEN_MSB        1</span></div>
<div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02652"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#gac6fb32261ac3110160121e5bb9d8bc66"> 2652</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_RSPEN_WIDTH      1</span></div>
<div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02654"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#gae2b5533ccbebeb5e577e7588c430e39f"> 2654</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_RSPEN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02656"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga756dd8526da7fc373849d102e276655f"> 2656</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_RSPEN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02658"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga3aefd6cedd7e89cacae035d36d6aea12"> 2658</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_RSPEN_RESET      0x0</span></div>
<div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02660"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#gaea5592bb9ad1df25a35d04f46e7c491a"> 2660</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_RSPEN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02662"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#gaee480767d497e5a4e5aaa38999a7954b"> 2662</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_RSPEN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02675"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html"> 2675</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_s</a></div>
<div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;{</div>
<div class="line"><a name="l02677"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#a59e9e30a8f685e67ce81178f2cb87340"> 2677</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#a59e9e30a8f685e67ce81178f2cb87340">REQEN</a> :  1;  </div>
<div class="line"><a name="l02678"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#a6cd57d506632b571e379fa91d00be62a"> 2678</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#a6cd57d506632b571e379fa91d00be62a">RSPEN</a> :  1;  </div>
<div class="line"><a name="l02679"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#a21d87bcdf5d030cbcf5a6c6c2af830ab"> 2679</a></span>&#160;    uint32_t        : 30;  </div>
<div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;};</div>
<div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;</div>
<div class="line"><a name="l02683"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#gaf4c54a8a75b7fa916d68eb9c889b9530"> 2683</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_t</a>;</div>
<div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02687"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga3320a1453dedbe4ab60daca7d570fd1a"> 2687</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_RESET       0x00000000</span></div>
<div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02689"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#ga83774fd10952953a3443c0f6bbb9d1e7"> 2689</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_OFST        0xa0</span></div>
<div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02713"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#ga3ed9bd5feb75cd9cc293c9f76ccc0392"> 2713</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_FLTS_1_LEN_LSB        0</span></div>
<div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02715"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#gafcbd8156ceb7e4eb980f2d7b9778be8b"> 2715</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_FLTS_1_LEN_MSB        3</span></div>
<div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02717"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#gace26c4b62bf172fc9d5c2fe8fe420e0e"> 2717</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_FLTS_1_LEN_WIDTH      4</span></div>
<div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02719"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#ga7a4d26fe423169a19a13801b1a4aa31f"> 2719</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_FLTS_1_LEN_SET_MSK    0x0000000f</span></div>
<div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02721"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#ga48b57e522dbaab83507a8c3d195a727d"> 2721</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_FLTS_1_LEN_CLR_MSK    0xfffffff0</span></div>
<div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02723"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#gadcebf74a43cb18d283ed9205c43a41db"> 2723</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_FLTS_1_LEN_RESET      0x0</span></div>
<div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02725"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#gab472dbaca43aca2e188c7b315aac4c91"> 2725</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_FLTS_1_LEN_GET(value) (((value) &amp; 0x0000000f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02727"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#ga46b6561e25c4079249fef94d2e9f7711"> 2727</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_FLTS_1_LEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000000f)</span></div>
<div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02740"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html"> 2740</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_s</a></div>
<div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;{</div>
<div class="line"><a name="l02742"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#ae7a4d09eccd693d897154ae6e5c4d7b8"> 2742</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#ae7a4d09eccd693d897154ae6e5c4d7b8">FILTERS_1_LENGTH</a> :  4;  </div>
<div class="line"><a name="l02743"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#a0fa48dbbd92f95b9a9c8b54807baf761"> 2743</a></span>&#160;    uint32_t                   : 28;  </div>
<div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;};</div>
<div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;</div>
<div class="line"><a name="l02747"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#ga3746a9b7fcfc84af2a11ca58cb5e1674"> 2747</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_t</a>;</div>
<div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02751"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#ga87ce360e766b19d7277959f41fa30b65"> 2751</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_RESET       0x00000000</span></div>
<div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02753"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#ga8c7dc1f21e423c19fc6eaa014de6a15c"> 2753</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_OFST        0xa4</span></div>
<div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02778"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#ga7d8e26af359f94a6ea178b169a74c742"> 2778</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_FLTS_1_URGENCY_LSB        0</span></div>
<div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02780"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#ga0715837eb0c7680937ef0259f2ce91e8"> 2780</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_FLTS_1_URGENCY_MSB        1</span></div>
<div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02782"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#ga7c0edfac119670cc7cc0107146c4fac0"> 2782</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_FLTS_1_URGENCY_WIDTH      2</span></div>
<div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02784"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#gad5baec81546dd5f46421578f98879735"> 2784</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_FLTS_1_URGENCY_SET_MSK    0x00000003</span></div>
<div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02786"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#ga412a79afc7a8e08c894dce99b4e03a43"> 2786</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_FLTS_1_URGENCY_CLR_MSK    0xfffffffc</span></div>
<div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02788"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#ga14a56912ab185c1e1f39d619bb5ff800"> 2788</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_FLTS_1_URGENCY_RESET      0x0</span></div>
<div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02790"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#gacf04bea1870939750ba33704072bdf33"> 2790</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_FLTS_1_URGENCY_GET(value) (((value) &amp; 0x00000003) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02792"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#ga97e3b0b2606ac359632df33305e3819b"> 2792</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_FLTS_1_URGENCY_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000003)</span></div>
<div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02805"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html"> 2805</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_s</a></div>
<div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;{</div>
<div class="line"><a name="l02807"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#ad0f1a6d5c8d6e162b1ae68e8042b1099"> 2807</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#ad0f1a6d5c8d6e162b1ae68e8042b1099">FILTERS_1_URGENCY</a> :  2;  </div>
<div class="line"><a name="l02808"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#aaa6017bbfe2ba7cee6fa625d52f0faf4"> 2808</a></span>&#160;    uint32_t                    : 30;  </div>
<div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;};</div>
<div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;</div>
<div class="line"><a name="l02812"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#ga651e703c1fbfa6f8aa314834438e07d1"> 2812</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_t</a>;</div>
<div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02816"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#gae135acf4f5992de142d9657f8edc0ac9"> 2816</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_RESET       0x00000000</span></div>
<div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02818"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#gabe0c7dbb9e9f44988324e6b5478826e5"> 2818</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_OFST        0xa8</span></div>
<div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02842"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#ga3e531b4a8d6606d9526549ea4ed17e41"> 2842</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_FLTS_2_ROUTEIDBASE_LSB        0</span></div>
<div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02844"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#ga7a2f33fbb1890129d670af430a0b546d"> 2844</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_FLTS_2_ROUTEIDBASE_MSB        18</span></div>
<div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02846"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#gad0137b3febc05c7654870272f32101f9"> 2846</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_FLTS_2_ROUTEIDBASE_WIDTH      19</span></div>
<div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02848"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#ga9ece3838f6387f4abaaba14fa460877b"> 2848</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_FLTS_2_ROUTEIDBASE_SET_MSK    0x0007ffff</span></div>
<div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02850"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#ga3bba0ade8ab1e6cc4bd4e0a79eee2756"> 2850</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_FLTS_2_ROUTEIDBASE_CLR_MSK    0xfff80000</span></div>
<div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02852"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#gad11bd0789cee0bc6adf335f803755a08"> 2852</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_FLTS_2_ROUTEIDBASE_RESET      0x0</span></div>
<div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02854"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#ga7f3f16a377ac21ea986e5c169e23a6fa"> 2854</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_FLTS_2_ROUTEIDBASE_GET(value) (((value) &amp; 0x0007ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02856"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#ga7032d85eeb97f37128a9054098ad0f2e"> 2856</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_FLTS_2_ROUTEIDBASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0007ffff)</span></div>
<div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02869"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html"> 2869</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_s</a></div>
<div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;{</div>
<div class="line"><a name="l02871"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#a21784c53dc2aed31d8235a3acc8f8f26"> 2871</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#a21784c53dc2aed31d8235a3acc8f8f26">FILTERS_2_ROUTEIDBASE</a> : 19;  </div>
<div class="line"><a name="l02872"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#ada1d4070accca999b40ab3b38acbab49"> 2872</a></span>&#160;    uint32_t                        : 13;  </div>
<div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;};</div>
<div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;</div>
<div class="line"><a name="l02876"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#gac5ae2a5397d52ab7222368024d04f96c"> 2876</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_t</a>;</div>
<div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02880"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#ga68f80a7be0bee737c3fa0ff811ddb8f1"> 2880</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_RESET       0x00000000</span></div>
<div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02882"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#gae1763f04467becbf80402f84e7fe4714"> 2882</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_OFST        0xbc</span></div>
<div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02907"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#ga082b0d4ecea5c38db5292e938a496a7b"> 2907</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_FLTS_2_ROUTEIDMSK_LSB        0</span></div>
<div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02909"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#ga923c0fd410d4d22f347fa7dd8490046b"> 2909</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_FLTS_2_ROUTEIDMSK_MSB        18</span></div>
<div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02911"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#gae430261018fe3738b0c9c7ec058c7b8f"> 2911</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_FLTS_2_ROUTEIDMSK_WIDTH      19</span></div>
<div class="line"><a name="l02912"></a><span class="lineno"> 2912</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02913"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#gab013300f159ca0c901f7e483d541c4e7"> 2913</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_FLTS_2_ROUTEIDMSK_SET_MSK    0x0007ffff</span></div>
<div class="line"><a name="l02914"></a><span class="lineno"> 2914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02915"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#ga16592a847e8e8abd47b988039f455c8b"> 2915</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_FLTS_2_ROUTEIDMSK_CLR_MSK    0xfff80000</span></div>
<div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02917"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#ga1ea14bfc0bf0e8a837811f31e2d1f891"> 2917</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_FLTS_2_ROUTEIDMSK_RESET      0x0</span></div>
<div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02919"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#ga79d95b0af418ffc6a3f0b8540116cf21"> 2919</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_FLTS_2_ROUTEIDMSK_GET(value) (((value) &amp; 0x0007ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02921"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#ga2e2d97419587498f62d353494b965b20"> 2921</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_FLTS_2_ROUTEIDMSK_SET(value) (((value) &lt;&lt; 0) &amp; 0x0007ffff)</span></div>
<div class="line"><a name="l02922"></a><span class="lineno"> 2922</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02934"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html"> 2934</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_s</a></div>
<div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;{</div>
<div class="line"><a name="l02936"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#a7413e37799dbb772c0b0e500d46e5920"> 2936</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#a7413e37799dbb772c0b0e500d46e5920">FILTERS_2_ROUTEIDMASK</a> : 19;  </div>
<div class="line"><a name="l02937"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#a00996475297608b20f078593e1265e7e"> 2937</a></span>&#160;    uint32_t                        : 13;  </div>
<div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;};</div>
<div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;</div>
<div class="line"><a name="l02941"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#ga23f6e3964c89931a26e9c43c22f91ae1"> 2941</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_t</a>;</div>
<div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02945"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#ga4d34e7a0b8c6c178f97ebb6bc16b48c2"> 2945</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_RESET       0x00000000</span></div>
<div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02947"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#ga62626e549483b3b9215adff7560d223d"> 2947</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_OFST        0xc0</span></div>
<div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02969"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#gaeea65a5d1ec65db8011a85b021b50332"> 2969</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_FLTS_2_ADDRBASE_LOW_LSB        0</span></div>
<div class="line"><a name="l02970"></a><span class="lineno"> 2970</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02971"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#gac3684a5444de9259fed80a28ed80242d"> 2971</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_FLTS_2_ADDRBASE_LOW_MSB        31</span></div>
<div class="line"><a name="l02972"></a><span class="lineno"> 2972</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02973"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#ga3afa8ae1866498609ff7e8889f8de761"> 2973</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_FLTS_2_ADDRBASE_LOW_WIDTH      32</span></div>
<div class="line"><a name="l02974"></a><span class="lineno"> 2974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02975"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#ga7381449155a96cc0f51af1060faf3a32"> 2975</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_FLTS_2_ADDRBASE_LOW_SET_MSK    0xffffffff</span></div>
<div class="line"><a name="l02976"></a><span class="lineno"> 2976</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02977"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#gafee28199fa6e624945610667f04853d6"> 2977</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_FLTS_2_ADDRBASE_LOW_CLR_MSK    0x00000000</span></div>
<div class="line"><a name="l02978"></a><span class="lineno"> 2978</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02979"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#gafbec29d6b053da5b28e13d5d5bc7bee9"> 2979</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_FLTS_2_ADDRBASE_LOW_RESET      0x0</span></div>
<div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02981"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#ga708e8f0d9820f93220a04c3eac34e175"> 2981</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_FLTS_2_ADDRBASE_LOW_GET(value) (((value) &amp; 0xffffffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02983"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#ga92ba0d7405e9cec46375e0623dbf11b2"> 2983</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_FLTS_2_ADDRBASE_LOW_SET(value) (((value) &lt;&lt; 0) &amp; 0xffffffff)</span></div>
<div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l02996"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html"> 2996</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_s</a></div>
<div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;{</div>
<div class="line"><a name="l02998"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#affa6458ad4ff263ca1a3d262ae114783"> 2998</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#affa6458ad4ff263ca1a3d262ae114783">FILTERS_2_ADDRBASE_LOW</a> : 32;  </div>
<div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;};</div>
<div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;</div>
<div class="line"><a name="l03002"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#ga82d7ecd87cacc512d4835a162809951c"> 3002</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_t</a>;</div>
<div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03004"></a><span class="lineno"> 3004</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03006"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#ga2e96b45a6f0ba3fdba47a14f45b17ca6"> 3006</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_RESET       0x00000000</span></div>
<div class="line"><a name="l03007"></a><span class="lineno"> 3007</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03008"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#ga7435a8461c6eb46722caf539f5b74f42"> 3008</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_OFST        0xc4</span></div>
<div class="line"><a name="l03009"></a><span class="lineno"> 3009</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03035"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#ga5e78a83e6c93112d95a9f598847933ef"> 3035</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_FLTS_2_WINDOWSIZE_LSB        0</span></div>
<div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03037"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#ga50959108b08c7dbda56a03756a353d93"> 3037</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_FLTS_2_WINDOWSIZE_MSB        5</span></div>
<div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03039"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#gaefd120cd1ac711f2347e467e98a90186"> 3039</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_FLTS_2_WINDOWSIZE_WIDTH      6</span></div>
<div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03041"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#gaf92c2582ff20e65ac28c05897107afb3"> 3041</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_FLTS_2_WINDOWSIZE_SET_MSK    0x0000003f</span></div>
<div class="line"><a name="l03042"></a><span class="lineno"> 3042</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03043"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#ga4ae5e4651d9c5b857f100d05af964e12"> 3043</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_FLTS_2_WINDOWSIZE_CLR_MSK    0xffffffc0</span></div>
<div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03045"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#ga576722dc3d49095626d062bc2e881b83"> 3045</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_FLTS_2_WINDOWSIZE_RESET      0x0</span></div>
<div class="line"><a name="l03046"></a><span class="lineno"> 3046</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03047"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#ga0b62027e02f007cd5b7569127da32ffb"> 3047</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_FLTS_2_WINDOWSIZE_GET(value) (((value) &amp; 0x0000003f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03049"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#ga15d25527e3ae71c2234bbb0172b53347"> 3049</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_FLTS_2_WINDOWSIZE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000003f)</span></div>
<div class="line"><a name="l03050"></a><span class="lineno"> 3050</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03052"></a><span class="lineno"> 3052</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03062"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html"> 3062</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_s</a></div>
<div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;{</div>
<div class="line"><a name="l03064"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#ac8b125bd41e33c6b108e935d6278b40f"> 3064</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#ac8b125bd41e33c6b108e935d6278b40f">FILTERS_2_WINDOWSIZE</a> :  6;  </div>
<div class="line"><a name="l03065"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#ae944832b5b395bf3c91b725d4f4cea21"> 3065</a></span>&#160;    uint32_t                       : 26;  </div>
<div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;};</div>
<div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;</div>
<div class="line"><a name="l03069"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#gaeb0041ddd41c9ad037cf7cadc1248851"> 3069</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_t</a>;</div>
<div class="line"><a name="l03070"></a><span class="lineno"> 3070</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03073"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#gab98454c2d1900fee52b93f03eac2d911"> 3073</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_RESET       0x00000000</span></div>
<div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03075"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#ga587bcc8f05f6aa9665c2cac4cdc00f8a"> 3075</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_OFST        0xcc</span></div>
<div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03098"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#gaa570335f34d053cd4d8e46055661f6ef"> 3098</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_FLTS_2_SECURITYBASE_LSB        0</span></div>
<div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03100"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#gae169b5249fdc370880f01a2c921341f3"> 3100</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_FLTS_2_SECURITYBASE_MSB        2</span></div>
<div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03102"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#ga3975d70dceae9b3334e3b7404b6a2bb4"> 3102</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_FLTS_2_SECURITYBASE_WIDTH      3</span></div>
<div class="line"><a name="l03103"></a><span class="lineno"> 3103</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03104"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#ga93d57e4e7d4d29b14087f7809636c632"> 3104</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_FLTS_2_SECURITYBASE_SET_MSK    0x00000007</span></div>
<div class="line"><a name="l03105"></a><span class="lineno"> 3105</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03106"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#gac013eb601a1b99f0a7a3845d26ac346b"> 3106</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_FLTS_2_SECURITYBASE_CLR_MSK    0xfffffff8</span></div>
<div class="line"><a name="l03107"></a><span class="lineno"> 3107</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03108"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#ga4de0f77ef6ac4cf80b35df75b16cfcc5"> 3108</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_FLTS_2_SECURITYBASE_RESET      0x0</span></div>
<div class="line"><a name="l03109"></a><span class="lineno"> 3109</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03110"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#ga8d86d33c277b6eb9a483c5f1417a4978"> 3110</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_FLTS_2_SECURITYBASE_GET(value) (((value) &amp; 0x00000007) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03111"></a><span class="lineno"> 3111</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03112"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#ga62f93eea9ecbeafb157884f6aed86a16"> 3112</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_FLTS_2_SECURITYBASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000007)</span></div>
<div class="line"><a name="l03113"></a><span class="lineno"> 3113</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03125"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html"> 3125</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_s</a></div>
<div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;{</div>
<div class="line"><a name="l03127"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#abb46393bf246c9c4cac1ef3e085e891c"> 3127</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#abb46393bf246c9c4cac1ef3e085e891c">FILTERS_2_SECURITYBASE</a> :  3;  </div>
<div class="line"><a name="l03128"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#a0f382ef9a80100fe8e54789a1f736945"> 3128</a></span>&#160;    uint32_t                         : 29;  </div>
<div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;};</div>
<div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;</div>
<div class="line"><a name="l03132"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#gaf209282a0c7c617f9c42214e9e2f6940"> 3132</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_t</a>;</div>
<div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03136"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#gaca06f52444578f5626284723c91f7c88"> 3136</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_RESET       0x00000000</span></div>
<div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03138"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#ga48b07cb8ae38e51b7ade3c0e89b4bd2b"> 3138</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_OFST        0xd0</span></div>
<div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03163"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#ga539ca0417829466f02f99dc8beee76a0"> 3163</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_FLTS_2_SECURITYMSK_LSB        0</span></div>
<div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03165"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#gab8128caa5169302b2649c7ebbc7608ae"> 3165</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_FLTS_2_SECURITYMSK_MSB        2</span></div>
<div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03167"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#ga9506c8a67f0d3cc45e0165e18ea1be5d"> 3167</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_FLTS_2_SECURITYMSK_WIDTH      3</span></div>
<div class="line"><a name="l03168"></a><span class="lineno"> 3168</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03169"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#ga04bda6a39bd4e924f376019d38144bcb"> 3169</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_FLTS_2_SECURITYMSK_SET_MSK    0x00000007</span></div>
<div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03171"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#gad7e2fcdb181038199a3137dd76a5f5ea"> 3171</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_FLTS_2_SECURITYMSK_CLR_MSK    0xfffffff8</span></div>
<div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03173"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#ga4aa4c92f62f38f0c7b4a71bbe0ed4bf6"> 3173</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_FLTS_2_SECURITYMSK_RESET      0x0</span></div>
<div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03175"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#gac40a0c5ffbe75601f41251150457ab6a"> 3175</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_FLTS_2_SECURITYMSK_GET(value) (((value) &amp; 0x00000007) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03177"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#ga2c6db6d0f0b1baf9b3ffa05fc31b667f"> 3177</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_FLTS_2_SECURITYMSK_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000007)</span></div>
<div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03190"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html"> 3190</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_s</a></div>
<div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;{</div>
<div class="line"><a name="l03192"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#a0439202a49370bd7810df3061125cc72"> 3192</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#a0439202a49370bd7810df3061125cc72">FILTERS_2_SECURITYMASK</a> :  3;  </div>
<div class="line"><a name="l03193"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#ac757a952cfcffc6432d9fc54062a58bf"> 3193</a></span>&#160;    uint32_t                         : 29;  </div>
<div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;};</div>
<div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;</div>
<div class="line"><a name="l03197"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#gaa406a79308ea751cfb04c798df36a5f7"> 3197</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_t</a>;</div>
<div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03199"></a><span class="lineno"> 3199</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03201"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#ga8f794b47334a94f0acecf67d832012eb"> 3201</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_RESET       0x00000000</span></div>
<div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03203"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#ga89b8c60b1f1a18906fc16ec09753b00c"> 3203</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_OFST        0xd4</span></div>
<div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03231"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga46f119caa5c40ab1d55fbbdd71534bab"> 3231</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_LSB        0</span></div>
<div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03233"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gabbd755111442b0f50f0c6a78f71c13eb"> 3233</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_MSB        0</span></div>
<div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03235"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gae8576c0dde351fe09a94281439985f80"> 3235</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_WIDTH      1</span></div>
<div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03237"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga495390184cb9220ffbe41efbfb10f448"> 3237</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03239"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga287a29bb6db13f3b0efdc5b73656ab96"> 3239</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l03240"></a><span class="lineno"> 3240</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03241"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gab57ee076683295dead8c15e8578437bc"> 3241</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_RESET      0x0</span></div>
<div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03243"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaf3bd394f0735aef714f2bc54eb06e930"> 3243</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03245"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga4608485f785616c2fa260872d014b577"> 3245</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RDEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03256"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga138c3679037507633f918bccdfdd3d2c"> 3256</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_LSB        1</span></div>
<div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03258"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga5d10fb2dd7112d6ed96c92053bcfd51b"> 3258</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_MSB        1</span></div>
<div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03260"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaffdc29266c64f8f49e0d32fa47216826"> 3260</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_WIDTH      1</span></div>
<div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03262"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga28c5954c10c49f9a74c074263ac53dbb"> 3262</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03264"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga86ca294cac50099c7fc07c87bb471584"> 3264</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03266"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaf573815b7b671f1282020015a8380d79"> 3266</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_RESET      0x0</span></div>
<div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03268"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gacfb3463f439a803c3ef28a16a35a5193"> 3268</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03270"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga747f1387b23ed1d794af9b219bd70b5c"> 3270</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_WREN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03281"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaccb31336f96614d31303d69bc479e7f8"> 3281</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_LSB        2</span></div>
<div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03283"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gab4135be8673a0942680df1e82a1e7614"> 3283</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_MSB        2</span></div>
<div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03285"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaad44076797e436c507c637d55e0a5601"> 3285</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_WIDTH      1</span></div>
<div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03287"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga2f057d1ea3a8f2ecb4adb134668e52d9"> 3287</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_SET_MSK    0x00000004</span></div>
<div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03289"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gafcf54b1d35ee7eaf4381aaa11e67b31f"> 3289</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_CLR_MSK    0xfffffffb</span></div>
<div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03291"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga14b7d9ed90bdc4bde7cad31923f4eca9"> 3291</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_RESET      0x0</span></div>
<div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03293"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga34165f0ce1d81af83eb97b0309b359e9"> 3293</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_GET(value) (((value) &amp; 0x00000004) &gt;&gt; 2)</span></div>
<div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03295"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gaf11ea84a67ef764b4e429076abe0dc8a"> 3295</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_LOCKEN_SET(value) (((value) &lt;&lt; 2) &amp; 0x00000004)</span></div>
<div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03306"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gae7be4063f6b8dd009131181862e0ad8a"> 3306</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_LSB        3</span></div>
<div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03308"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga4051c89fc796d3d7ed5948d41c01d2f3"> 3308</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_MSB        3</span></div>
<div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03310"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gac270705cba32167341b0db9dd3757bd3"> 3310</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_WIDTH      1</span></div>
<div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03312"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga17a00711cacda74779cac211cfa74759"> 3312</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_SET_MSK    0x00000008</span></div>
<div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03314"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga25017fb856417298b97135c3c0f66f62"> 3314</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_CLR_MSK    0xfffffff7</span></div>
<div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03316"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gabb75c69b64aaf96478184a426bd77139"> 3316</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_RESET      0x0</span></div>
<div class="line"><a name="l03317"></a><span class="lineno"> 3317</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03318"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gad8d96333419823a45f6bce3f3dabc2ce"> 3318</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_GET(value) (((value) &amp; 0x00000008) &gt;&gt; 3)</span></div>
<div class="line"><a name="l03319"></a><span class="lineno"> 3319</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03320"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gab7078e0335186195aeb0f79acd3db3bf"> 3320</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_URGEN_SET(value) (((value) &lt;&lt; 3) &amp; 0x00000008)</span></div>
<div class="line"><a name="l03321"></a><span class="lineno"> 3321</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03322"></a><span class="lineno"> 3322</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03323"></a><span class="lineno"> 3323</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03333"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html"> 3333</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_s</a></div>
<div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;{</div>
<div class="line"><a name="l03335"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#a8a62d62ca58dc3b41ce1a93caa0a5cd4"> 3335</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#a8a62d62ca58dc3b41ce1a93caa0a5cd4">RDEN</a>   :  1;  </div>
<div class="line"><a name="l03336"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#a18b9ce780dfe5730ab471bed2a72351e"> 3336</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#a18b9ce780dfe5730ab471bed2a72351e">WREN</a>   :  1;  </div>
<div class="line"><a name="l03337"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#a96e039bb796ee25d15b843e2048da22c"> 3337</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#a96e039bb796ee25d15b843e2048da22c">LOCKEN</a> :  1;  </div>
<div class="line"><a name="l03338"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#a648d5ebecf5bcd7556fe1d4e220314cf"> 3338</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#a648d5ebecf5bcd7556fe1d4e220314cf">URGEN</a>  :  1;  </div>
<div class="line"><a name="l03339"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#a6240b0518a4b6355bad95b78aa2e21e7"> 3339</a></span>&#160;    uint32_t         : 28;  </div>
<div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;};</div>
<div class="line"><a name="l03341"></a><span class="lineno"> 3341</span>&#160;</div>
<div class="line"><a name="l03343"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga5db470814592a285a36445d5bc9e4d0f"> 3343</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_t</a>;</div>
<div class="line"><a name="l03344"></a><span class="lineno"> 3344</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03345"></a><span class="lineno"> 3345</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03347"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#gad7114291cd6e68859bc173f5e2960f9e"> 3347</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_RESET       0x00000000</span></div>
<div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03349"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#ga191390c413a7c0611565a1f5eae2137b"> 3349</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_OFST        0xd8</span></div>
<div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03375"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga94f7e43441e3bbcf3dcf120b3d93aa95"> 3375</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_LSB        0</span></div>
<div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03377"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gacd4ac21ff66543257fb765c9dcb85573"> 3377</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_MSB        0</span></div>
<div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03379"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gac51b3e42cccfa2cc9513de1b80cab3cc"> 3379</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_WIDTH      1</span></div>
<div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03381"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gad5cbf84172800e21f539cf70dd47bc33"> 3381</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l03382"></a><span class="lineno"> 3382</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03383"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga1e2dfb9ea65ea6acef89ac53695719b1"> 3383</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03385"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga9a0a02259dd83951f59727c9725c03ec"> 3385</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_RESET      0x0</span></div>
<div class="line"><a name="l03386"></a><span class="lineno"> 3386</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03387"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga39449f6cb53934a3175674813633f080"> 3387</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03389"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga897012da7d5ca8193f89e52d33087eb9"> 3389</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03400"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga7b1657e1724a1a2829ae4f2ef11d1d36"> 3400</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_LSB        1</span></div>
<div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03402"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga89bc81c1b41ecec121c0746e396f279f"> 3402</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_MSB        1</span></div>
<div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03404"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga334ecee670779dd4a679f996cc44b393"> 3404</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_WIDTH      1</span></div>
<div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03406"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gaa7f15f14361733c805f1c498ea8b6cc7"> 3406</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03408"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gabf447fe8841ed48fb470901a02859f11"> 3408</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03410"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gae3ef85eb606e03c52a4244cfff4e1641"> 3410</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_RESET      0x0</span></div>
<div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03412"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga7d1a7668926cc3a41a3ffa49a5b997e1"> 3412</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l03413"></a><span class="lineno"> 3413</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03414"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga95d8a9e64e783c7fdac8e261a010a17e"> 3414</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l03415"></a><span class="lineno"> 3415</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03427"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html"> 3427</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_s</a></div>
<div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;{</div>
<div class="line"><a name="l03429"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#add27ac0955c7bfe7328f034e4753a5ad"> 3429</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#add27ac0955c7bfe7328f034e4753a5ad">REQEN</a> :  1;  </div>
<div class="line"><a name="l03430"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#a83580e9acfda5e7c4d55940101446046"> 3430</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#a83580e9acfda5e7c4d55940101446046">RSPEN</a> :  1;  </div>
<div class="line"><a name="l03431"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#a858800e1c8fdc52b87eff84ed47f44ea"> 3431</a></span>&#160;    uint32_t        : 30;  </div>
<div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;};</div>
<div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;</div>
<div class="line"><a name="l03435"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gac77fb534896cd001444d435c137b1bc8"> 3435</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_t</a>;</div>
<div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03439"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gaefc937345187d9b34a361155e8f0ad47"> 3439</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RESET       0x00000000</span></div>
<div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03441"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga3e274db63cf03f9ba264239900d28992"> 3441</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_OFST        0xdc</span></div>
<div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03465"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#ga93bb3ac9d284e7e33a870b65f17725a0"> 3465</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_FLTS_2_LEN_LSB        0</span></div>
<div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03467"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#gae554d04c311b0229372e3938f34d507d"> 3467</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_FLTS_2_LEN_MSB        3</span></div>
<div class="line"><a name="l03468"></a><span class="lineno"> 3468</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03469"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#ga99cf14911eb920098d7cacb6b08cf644"> 3469</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_FLTS_2_LEN_WIDTH      4</span></div>
<div class="line"><a name="l03470"></a><span class="lineno"> 3470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03471"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#ga9979df98c6e927bd7992fa1446fb05a1"> 3471</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_FLTS_2_LEN_SET_MSK    0x0000000f</span></div>
<div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03473"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#ga3783e9be680b7c09bdc49749b99a0646"> 3473</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_FLTS_2_LEN_CLR_MSK    0xfffffff0</span></div>
<div class="line"><a name="l03474"></a><span class="lineno"> 3474</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03475"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#gacb6e1e38e2520b9e08b11d22dad77b33"> 3475</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_FLTS_2_LEN_RESET      0x0</span></div>
<div class="line"><a name="l03476"></a><span class="lineno"> 3476</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03477"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#gad7fbb6b3a2413aab7b1154be7c315552"> 3477</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_FLTS_2_LEN_GET(value) (((value) &amp; 0x0000000f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03478"></a><span class="lineno"> 3478</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03479"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#gacdd4617542acea6a61540bafaa529f55"> 3479</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_FLTS_2_LEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000000f)</span></div>
<div class="line"><a name="l03480"></a><span class="lineno"> 3480</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03481"></a><span class="lineno"> 3481</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03482"></a><span class="lineno"> 3482</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03492"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html"> 3492</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_s</a></div>
<div class="line"><a name="l03493"></a><span class="lineno"> 3493</span>&#160;{</div>
<div class="line"><a name="l03494"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#a12d92e20ffad5b7528c520fe2862dc73"> 3494</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#a12d92e20ffad5b7528c520fe2862dc73">FILTERS_2_LENGTH</a> :  4;  </div>
<div class="line"><a name="l03495"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#a3afaff2e553db8dbf0748f8b2e9feb27"> 3495</a></span>&#160;    uint32_t                   : 28;  </div>
<div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;};</div>
<div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;</div>
<div class="line"><a name="l03499"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#gae2f267f6761d9022c9137ae68e2ca964"> 3499</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_t</a>;</div>
<div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03503"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#gac7d7328cb0dc0dbf7669db340845d79b"> 3503</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_RESET       0x00000000</span></div>
<div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03505"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#ga40bb31d3c3284a048293cf8b8ee2573b"> 3505</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_OFST        0xe0</span></div>
<div class="line"><a name="l03506"></a><span class="lineno"> 3506</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03530"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#ga3b416a5176d510127d8388b1a76bc690"> 3530</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_FLTS_2_URGENCY_LSB        0</span></div>
<div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03532"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#ga3bb2312189739a45d1b88e2f80b30292"> 3532</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_FLTS_2_URGENCY_MSB        1</span></div>
<div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03534"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#ga1581e19d7d4a2791adbb111ee8d18f22"> 3534</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_FLTS_2_URGENCY_WIDTH      2</span></div>
<div class="line"><a name="l03535"></a><span class="lineno"> 3535</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03536"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#ga217a012a229aa509c8e8ed1bc03f05a4"> 3536</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_FLTS_2_URGENCY_SET_MSK    0x00000003</span></div>
<div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03538"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#ga0dafe49a01cf230dbf657eb6646e9b78"> 3538</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_FLTS_2_URGENCY_CLR_MSK    0xfffffffc</span></div>
<div class="line"><a name="l03539"></a><span class="lineno"> 3539</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03540"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#gad841f3144d5c95c561a3ea3123149f01"> 3540</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_FLTS_2_URGENCY_RESET      0x0</span></div>
<div class="line"><a name="l03541"></a><span class="lineno"> 3541</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03542"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#ga4f3940874ba7f7b68ee81628a42006d5"> 3542</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_FLTS_2_URGENCY_GET(value) (((value) &amp; 0x00000003) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03544"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#ga9ce9482947e52bbb11e7ad0985c1a9cd"> 3544</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_FLTS_2_URGENCY_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000003)</span></div>
<div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03557"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html"> 3557</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_s</a></div>
<div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;{</div>
<div class="line"><a name="l03559"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#a1057decbf5fbd5b58815a36c809ada17"> 3559</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#a1057decbf5fbd5b58815a36c809ada17">FILTERS_2_URGENCY</a> :  2;  </div>
<div class="line"><a name="l03560"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#a357c84ada6047b589d3856bbf5ea4610"> 3560</a></span>&#160;    uint32_t                    : 30;  </div>
<div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;};</div>
<div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;</div>
<div class="line"><a name="l03564"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#gaec95b6f1f297564a926497acbc7b8e89"> 3564</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_t</a>;</div>
<div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03566"></a><span class="lineno"> 3566</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03568"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#ga1d2ab7fceadcbd140df04df64c439736"> 3568</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_RESET       0x00000000</span></div>
<div class="line"><a name="l03569"></a><span class="lineno"> 3569</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03570"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#ga07bc2d1d7bc2d58185c5f6e51c0204db"> 3570</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_OFST        0xe4</span></div>
<div class="line"><a name="l03571"></a><span class="lineno"> 3571</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03594"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#ga11bf268f44b9e550046e1f0602b32f18"> 3594</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_FLTS_3_ROUTEIDBASE_LSB        0</span></div>
<div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03596"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#ga78ad2d001963e5f8c26c6acc433c904a"> 3596</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_FLTS_3_ROUTEIDBASE_MSB        18</span></div>
<div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03598"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#ga9914e53361f99611f79a50c701aa8bc5"> 3598</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_FLTS_3_ROUTEIDBASE_WIDTH      19</span></div>
<div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03600"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#gab17b3fe9bef95a60f1d3fa9d0bdb4475"> 3600</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_FLTS_3_ROUTEIDBASE_SET_MSK    0x0007ffff</span></div>
<div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03602"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#gaf1017c8bc6725bebd1996127a52fc1e5"> 3602</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_FLTS_3_ROUTEIDBASE_CLR_MSK    0xfff80000</span></div>
<div class="line"><a name="l03603"></a><span class="lineno"> 3603</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03604"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#gadfff61a3f06b2d781e668c2eceb92429"> 3604</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_FLTS_3_ROUTEIDBASE_RESET      0x0</span></div>
<div class="line"><a name="l03605"></a><span class="lineno"> 3605</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03606"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#ga9d1cdb283f50ea5687b75238df1174f1"> 3606</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_FLTS_3_ROUTEIDBASE_GET(value) (((value) &amp; 0x0007ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03608"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#ga61e1449c93b066cf323c89efb6c53676"> 3608</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_FLTS_3_ROUTEIDBASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0007ffff)</span></div>
<div class="line"><a name="l03609"></a><span class="lineno"> 3609</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03610"></a><span class="lineno"> 3610</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03611"></a><span class="lineno"> 3611</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03621"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html"> 3621</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_s</a></div>
<div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;{</div>
<div class="line"><a name="l03623"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#acb56dbbea1ed6e7c69039725db7ad766"> 3623</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#acb56dbbea1ed6e7c69039725db7ad766">FILTERS_3_ROUTEIDBASE</a> : 19;  </div>
<div class="line"><a name="l03624"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#a38c88c6564151ce107481973194763da"> 3624</a></span>&#160;    uint32_t                        : 13;  </div>
<div class="line"><a name="l03625"></a><span class="lineno"> 3625</span>&#160;};</div>
<div class="line"><a name="l03626"></a><span class="lineno"> 3626</span>&#160;</div>
<div class="line"><a name="l03628"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#ga11df31f2753a8cb6437aeebb22a3da29"> 3628</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_t</a>;</div>
<div class="line"><a name="l03629"></a><span class="lineno"> 3629</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03632"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#gaf5213805b8553dfd4f4291eeab20addb"> 3632</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_RESET       0x00000000</span></div>
<div class="line"><a name="l03633"></a><span class="lineno"> 3633</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03634"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#gaf4c106dd0f5159e2d96771979dc2c230"> 3634</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_OFST        0xf8</span></div>
<div class="line"><a name="l03635"></a><span class="lineno"> 3635</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03659"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#ga52b50f257e78b6fbffc02c5f0a68ac97"> 3659</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_FLTS_3_ROUTEIDMSK_LSB        0</span></div>
<div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03661"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#ga8f228d2061ba9e4f3bbdf54c50c861a3"> 3661</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_FLTS_3_ROUTEIDMSK_MSB        18</span></div>
<div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03663"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#gaf0fb56ad80716f282374785b84da8442"> 3663</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_FLTS_3_ROUTEIDMSK_WIDTH      19</span></div>
<div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03665"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#gadb7141a22005c4cd3c88830b8a550dbd"> 3665</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_FLTS_3_ROUTEIDMSK_SET_MSK    0x0007ffff</span></div>
<div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03667"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#gafa6e60710ae4f3b7650da16e255f263f"> 3667</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_FLTS_3_ROUTEIDMSK_CLR_MSK    0xfff80000</span></div>
<div class="line"><a name="l03668"></a><span class="lineno"> 3668</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03669"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#ga3956e51f93daf32286a6a4b3ee2787eb"> 3669</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_FLTS_3_ROUTEIDMSK_RESET      0x0</span></div>
<div class="line"><a name="l03670"></a><span class="lineno"> 3670</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03671"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#gaef572d081ea9f7793be135ab2f948d19"> 3671</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_FLTS_3_ROUTEIDMSK_GET(value) (((value) &amp; 0x0007ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03672"></a><span class="lineno"> 3672</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03673"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#gac62cbb20a06e454e0456b3f857aeaa23"> 3673</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_FLTS_3_ROUTEIDMSK_SET(value) (((value) &lt;&lt; 0) &amp; 0x0007ffff)</span></div>
<div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03675"></a><span class="lineno"> 3675</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03676"></a><span class="lineno"> 3676</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03686"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html"> 3686</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_s</a></div>
<div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;{</div>
<div class="line"><a name="l03688"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#a0306b75e2b30aeedfec0f6f32a4abc86"> 3688</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#a0306b75e2b30aeedfec0f6f32a4abc86">FILTERS_3_ROUTEIDMASK</a> : 19;  </div>
<div class="line"><a name="l03689"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#a315ea8295856fa1011e3bbdedc1e98f9"> 3689</a></span>&#160;    uint32_t                        : 13;  </div>
<div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;};</div>
<div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;</div>
<div class="line"><a name="l03693"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#ga37dbb4b743d48dc72ae8c519f6f93bc3"> 3693</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_t</a>;</div>
<div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03695"></a><span class="lineno"> 3695</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03697"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#gaa9b054d2e39a44523f268f20a5c737b3"> 3697</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_RESET       0x00000000</span></div>
<div class="line"><a name="l03698"></a><span class="lineno"> 3698</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03699"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#ga5aa89cecb81c6a9da0f74a3df0208290"> 3699</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_OFST        0xfc</span></div>
<div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03721"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ga128bf7413e6b8193f741f0a73bcea798"> 3721</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_FLTS_3_ADDRBASE_LOW_LSB        0</span></div>
<div class="line"><a name="l03722"></a><span class="lineno"> 3722</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03723"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#gaef0a567a022960d96c0db026ecd19ebe"> 3723</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_FLTS_3_ADDRBASE_LOW_MSB        31</span></div>
<div class="line"><a name="l03724"></a><span class="lineno"> 3724</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03725"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#gaee324f2d54bd9946c451b97b77cec214"> 3725</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_FLTS_3_ADDRBASE_LOW_WIDTH      32</span></div>
<div class="line"><a name="l03726"></a><span class="lineno"> 3726</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03727"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ga88c14f2fce4994dfb6487c783e284641"> 3727</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_FLTS_3_ADDRBASE_LOW_SET_MSK    0xffffffff</span></div>
<div class="line"><a name="l03728"></a><span class="lineno"> 3728</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03729"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ga91e4cd17e6e797c31ac2694b60e244bf"> 3729</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_FLTS_3_ADDRBASE_LOW_CLR_MSK    0x00000000</span></div>
<div class="line"><a name="l03730"></a><span class="lineno"> 3730</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03731"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ga7a5227a07bba2e5a90f28b99ce4660fb"> 3731</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_FLTS_3_ADDRBASE_LOW_RESET      0x0</span></div>
<div class="line"><a name="l03732"></a><span class="lineno"> 3732</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03733"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ga77e9d0de7212065ea2b9be85a3c272aa"> 3733</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_FLTS_3_ADDRBASE_LOW_GET(value) (((value) &amp; 0xffffffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03734"></a><span class="lineno"> 3734</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03735"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ga40e3dad22e60fb607864e05e37189bad"> 3735</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_FLTS_3_ADDRBASE_LOW_SET(value) (((value) &lt;&lt; 0) &amp; 0xffffffff)</span></div>
<div class="line"><a name="l03736"></a><span class="lineno"> 3736</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03737"></a><span class="lineno"> 3737</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03738"></a><span class="lineno"> 3738</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03748"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html"> 3748</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_s</a></div>
<div class="line"><a name="l03749"></a><span class="lineno"> 3749</span>&#160;{</div>
<div class="line"><a name="l03750"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ae22f77d1165f1df727cecd6acde216e4"> 3750</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ae22f77d1165f1df727cecd6acde216e4">FILTERS_3_ADDRBASE_LOW</a> : 32;  </div>
<div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;};</div>
<div class="line"><a name="l03752"></a><span class="lineno"> 3752</span>&#160;</div>
<div class="line"><a name="l03754"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ga478b5285887b41d69379452839be37b4"> 3754</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_t</a>;</div>
<div class="line"><a name="l03755"></a><span class="lineno"> 3755</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03756"></a><span class="lineno"> 3756</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03758"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ga160a860ae0bdcd27d99178a54d457803"> 3758</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_RESET       0x00000000</span></div>
<div class="line"><a name="l03759"></a><span class="lineno"> 3759</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03760"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#ga972519d41b3be983fb4792b297156158"> 3760</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_OFST        0x100</span></div>
<div class="line"><a name="l03761"></a><span class="lineno"> 3761</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03787"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#ga6d4a71898f3ec3a87ed87b58f49ab3cb"> 3787</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_FLTS_3_WINDOWSIZE_LSB        0</span></div>
<div class="line"><a name="l03788"></a><span class="lineno"> 3788</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03789"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#ga0dbdee44f81dcb2b32714e139ba46beb"> 3789</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_FLTS_3_WINDOWSIZE_MSB        5</span></div>
<div class="line"><a name="l03790"></a><span class="lineno"> 3790</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03791"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#ga8c47f9c65321200b17024932054a757c"> 3791</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_FLTS_3_WINDOWSIZE_WIDTH      6</span></div>
<div class="line"><a name="l03792"></a><span class="lineno"> 3792</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03793"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#gae5044754a36ff588f3a52f06d3fddd6c"> 3793</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_FLTS_3_WINDOWSIZE_SET_MSK    0x0000003f</span></div>
<div class="line"><a name="l03794"></a><span class="lineno"> 3794</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03795"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#gad5c727006916bef59271e8dbe4e22205"> 3795</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_FLTS_3_WINDOWSIZE_CLR_MSK    0xffffffc0</span></div>
<div class="line"><a name="l03796"></a><span class="lineno"> 3796</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03797"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#gaf68f968d6d655bba7a04568bdc2fc659"> 3797</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_FLTS_3_WINDOWSIZE_RESET      0x0</span></div>
<div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03799"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#ga048100f3ba5612bbe904bf03edb1b8d1"> 3799</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_FLTS_3_WINDOWSIZE_GET(value) (((value) &amp; 0x0000003f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03801"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#gafe164782483cbfa8419a9a2a4a95d19a"> 3801</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_FLTS_3_WINDOWSIZE_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000003f)</span></div>
<div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03814"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html"> 3814</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_s</a></div>
<div class="line"><a name="l03815"></a><span class="lineno"> 3815</span>&#160;{</div>
<div class="line"><a name="l03816"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#a4cb69e68ad4d6b15cb5c04cfbc6eb58c"> 3816</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#a4cb69e68ad4d6b15cb5c04cfbc6eb58c">FILTERS_3_WINDOWSIZE</a> :  6;  </div>
<div class="line"><a name="l03817"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#a50fb33f40278898a0dc3df86b8b54899"> 3817</a></span>&#160;    uint32_t                       : 26;  </div>
<div class="line"><a name="l03818"></a><span class="lineno"> 3818</span>&#160;};</div>
<div class="line"><a name="l03819"></a><span class="lineno"> 3819</span>&#160;</div>
<div class="line"><a name="l03821"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#ga7c9a1a8e0614598d0536d9624486faf2"> 3821</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_t</a>;</div>
<div class="line"><a name="l03822"></a><span class="lineno"> 3822</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03823"></a><span class="lineno"> 3823</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03825"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#gac6d9a71e2a1cd1f08c044870432092de"> 3825</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_RESET       0x00000000</span></div>
<div class="line"><a name="l03826"></a><span class="lineno"> 3826</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03827"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#ga2c62871cce7f7fd5e6ff89f5a71a34f1"> 3827</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_OFST        0x108</span></div>
<div class="line"><a name="l03828"></a><span class="lineno"> 3828</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03850"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#gaebbc6c88a3fd6140256c040afeceb861"> 3850</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_FLTS_3_SECURITYBASE_LSB        0</span></div>
<div class="line"><a name="l03851"></a><span class="lineno"> 3851</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03852"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#ga22dd5f66a6d915e37843cd49c63dbb78"> 3852</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_FLTS_3_SECURITYBASE_MSB        2</span></div>
<div class="line"><a name="l03853"></a><span class="lineno"> 3853</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03854"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#gabd41c132b27da9d785df7ace5176182b"> 3854</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_FLTS_3_SECURITYBASE_WIDTH      3</span></div>
<div class="line"><a name="l03855"></a><span class="lineno"> 3855</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03856"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#ga2710031ca5c2ba3aecb48523fcffbaee"> 3856</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_FLTS_3_SECURITYBASE_SET_MSK    0x00000007</span></div>
<div class="line"><a name="l03857"></a><span class="lineno"> 3857</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03858"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#ga52f8aae35f0754b57fd54bc1a550a8a7"> 3858</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_FLTS_3_SECURITYBASE_CLR_MSK    0xfffffff8</span></div>
<div class="line"><a name="l03859"></a><span class="lineno"> 3859</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03860"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#ga8bdeccf708b483af99de8d5800697204"> 3860</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_FLTS_3_SECURITYBASE_RESET      0x0</span></div>
<div class="line"><a name="l03861"></a><span class="lineno"> 3861</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03862"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#ga57232f2fce8ecac014a8ae6ad4a19ced"> 3862</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_FLTS_3_SECURITYBASE_GET(value) (((value) &amp; 0x00000007) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03863"></a><span class="lineno"> 3863</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03864"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#gadf26528c57400501a2b7aa77c15e0f3d"> 3864</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_FLTS_3_SECURITYBASE_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000007)</span></div>
<div class="line"><a name="l03865"></a><span class="lineno"> 3865</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03866"></a><span class="lineno"> 3866</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03867"></a><span class="lineno"> 3867</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03877"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html"> 3877</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_s</a></div>
<div class="line"><a name="l03878"></a><span class="lineno"> 3878</span>&#160;{</div>
<div class="line"><a name="l03879"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#ac5e35e90c120c814e9199df54c3eb929"> 3879</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#ac5e35e90c120c814e9199df54c3eb929">FILTERS_3_SECURITYBASE</a> :  3;  </div>
<div class="line"><a name="l03880"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#a0625079591707837de9b2fe490c4d731"> 3880</a></span>&#160;    uint32_t                         : 29;  </div>
<div class="line"><a name="l03881"></a><span class="lineno"> 3881</span>&#160;};</div>
<div class="line"><a name="l03882"></a><span class="lineno"> 3882</span>&#160;</div>
<div class="line"><a name="l03884"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#gadf5a22fa8ca677ebf5d77458d79e981c"> 3884</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_t</a>;</div>
<div class="line"><a name="l03885"></a><span class="lineno"> 3885</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03888"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#ga4282142eed45d3ed60318221d3431a66"> 3888</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_RESET       0x00000000</span></div>
<div class="line"><a name="l03889"></a><span class="lineno"> 3889</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03890"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#ga00ecdd80516d55218bcba0644873b4f0"> 3890</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_OFST        0x10c</span></div>
<div class="line"><a name="l03891"></a><span class="lineno"> 3891</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03915"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#ga57bc77aaad89849ae5997b62a4f4b968"> 3915</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_FLTS_3_SECURITYMSK_LSB        0</span></div>
<div class="line"><a name="l03916"></a><span class="lineno"> 3916</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03917"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#gacc2528538130668ea08e128b7514b08b"> 3917</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_FLTS_3_SECURITYMSK_MSB        2</span></div>
<div class="line"><a name="l03918"></a><span class="lineno"> 3918</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03919"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#gad106c45b19b8fdc5a8de737d978f6403"> 3919</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_FLTS_3_SECURITYMSK_WIDTH      3</span></div>
<div class="line"><a name="l03920"></a><span class="lineno"> 3920</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03921"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#ga0c647bca868e3d2f5f54cb263d8d9e0b"> 3921</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_FLTS_3_SECURITYMSK_SET_MSK    0x00000007</span></div>
<div class="line"><a name="l03922"></a><span class="lineno"> 3922</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03923"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#ga8a757b786c2ba5a85b3627df1312f487"> 3923</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_FLTS_3_SECURITYMSK_CLR_MSK    0xfffffff8</span></div>
<div class="line"><a name="l03924"></a><span class="lineno"> 3924</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03925"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#ga0627c0e29ad2850739a75adc61bc3dcd"> 3925</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_FLTS_3_SECURITYMSK_RESET      0x0</span></div>
<div class="line"><a name="l03926"></a><span class="lineno"> 3926</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03927"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#gafe4d79b3ffe20e42fa0a7f5dcc8900e3"> 3927</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_FLTS_3_SECURITYMSK_GET(value) (((value) &amp; 0x00000007) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03928"></a><span class="lineno"> 3928</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03929"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#ga39f4843a0b8582565578ce0c5b997d39"> 3929</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_FLTS_3_SECURITYMSK_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000007)</span></div>
<div class="line"><a name="l03930"></a><span class="lineno"> 3930</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03931"></a><span class="lineno"> 3931</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03942"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html"> 3942</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_s</a></div>
<div class="line"><a name="l03943"></a><span class="lineno"> 3943</span>&#160;{</div>
<div class="line"><a name="l03944"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#ada9ce3d183e33a7e3a981056763ba8c7"> 3944</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#ada9ce3d183e33a7e3a981056763ba8c7">FILTERS_3_SECURITYMASK</a> :  3;  </div>
<div class="line"><a name="l03945"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#a81807e442d5efd77f62ebbbc9d28363e"> 3945</a></span>&#160;    uint32_t                         : 29;  </div>
<div class="line"><a name="l03946"></a><span class="lineno"> 3946</span>&#160;};</div>
<div class="line"><a name="l03947"></a><span class="lineno"> 3947</span>&#160;</div>
<div class="line"><a name="l03949"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#gae28dc1af6ee14c6ac16f5b27ca2fffb4"> 3949</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_t</a>;</div>
<div class="line"><a name="l03950"></a><span class="lineno"> 3950</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l03951"></a><span class="lineno"> 3951</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03953"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#ga331d9e5f336d90b7c718a7a9866d16b4"> 3953</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_RESET       0x00000000</span></div>
<div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03955"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#gaee7b08c3ed104485f9b21fcbbd177429"> 3955</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_OFST        0x110</span></div>
<div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03983"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gab01c3ec730f879f36a2a712f38822dd3"> 3983</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_LSB        0</span></div>
<div class="line"><a name="l03984"></a><span class="lineno"> 3984</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03985"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga63128203c9e686cb2a678478731d9d26"> 3985</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_MSB        0</span></div>
<div class="line"><a name="l03986"></a><span class="lineno"> 3986</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03987"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga7200297dadf5f943d5143120c49ddfe3"> 3987</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_WIDTH      1</span></div>
<div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03989"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga9eb73091a998fcec6d1d7c9184fb66ae"> 3989</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l03990"></a><span class="lineno"> 3990</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03991"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga3eca4b588748f2fac0dad3f243c4f4db"> 3991</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l03992"></a><span class="lineno"> 3992</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03993"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gafff2e0188226e35f25339a3f7fae74d2"> 3993</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_RESET      0x0</span></div>
<div class="line"><a name="l03994"></a><span class="lineno"> 3994</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03995"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga585426e87b570411a90cc138d73976be"> 3995</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l03996"></a><span class="lineno"> 3996</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l03997"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gafd46183adf197276679f2265bf49b865"> 3997</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RDEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l03998"></a><span class="lineno"> 3998</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04008"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gab18d0a11bd3a10831fac6027235ec940"> 4008</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_LSB        1</span></div>
<div class="line"><a name="l04009"></a><span class="lineno"> 4009</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04010"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga98bf6d38ca5c77f69918027cf3e46bdd"> 4010</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_MSB        1</span></div>
<div class="line"><a name="l04011"></a><span class="lineno"> 4011</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04012"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga4c2bd4bea1243cc5980253033f7d780f"> 4012</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_WIDTH      1</span></div>
<div class="line"><a name="l04013"></a><span class="lineno"> 4013</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04014"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga367b210aefa8e55632c18db97af315d9"> 4014</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l04015"></a><span class="lineno"> 4015</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04016"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga492c8146a06d9bb94b1a424646951606"> 4016</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l04017"></a><span class="lineno"> 4017</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04018"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga124a5b988d9028fb3d2b46802438aa77"> 4018</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_RESET      0x0</span></div>
<div class="line"><a name="l04019"></a><span class="lineno"> 4019</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04020"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga0cb382a926b72471a770bc25d5b8b0d9"> 4020</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l04021"></a><span class="lineno"> 4021</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04022"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga9660ca426a1ebddaf70695a2d8e6dd01"> 4022</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_WREN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l04023"></a><span class="lineno"> 4023</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04033"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga3dce7af3e85ad2d1e91c3d994b9f1cc9"> 4033</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_LSB        2</span></div>
<div class="line"><a name="l04034"></a><span class="lineno"> 4034</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04035"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga114d21b4b8bccf970f054074dcd59e78"> 4035</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_MSB        2</span></div>
<div class="line"><a name="l04036"></a><span class="lineno"> 4036</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04037"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gab6ee3ee736b77a2f002baf963748301e"> 4037</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_WIDTH      1</span></div>
<div class="line"><a name="l04038"></a><span class="lineno"> 4038</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04039"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gaef877c4a6207284fafea050edf4437d6"> 4039</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_SET_MSK    0x00000004</span></div>
<div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04041"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gaec88a09bfbbe67ee576c0b54782c1413"> 4041</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_CLR_MSK    0xfffffffb</span></div>
<div class="line"><a name="l04042"></a><span class="lineno"> 4042</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04043"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga8e80aac3ef4539763f2116b22c17c19a"> 4043</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_RESET      0x0</span></div>
<div class="line"><a name="l04044"></a><span class="lineno"> 4044</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04045"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gabf742f8f93e5167ba118fdd5fa751c4d"> 4045</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_GET(value) (((value) &amp; 0x00000004) &gt;&gt; 2)</span></div>
<div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04047"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga9ca57e140d9e6121fcd9bc512af4a5b8"> 4047</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_LOCKEN_SET(value) (((value) &lt;&lt; 2) &amp; 0x00000004)</span></div>
<div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04058"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga2a593ce3a7efaffc53d9ffefffd1253f"> 4058</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_LSB        3</span></div>
<div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04060"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gac34bb64f55dad0d8574ad87e14db01c5"> 4060</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_MSB        3</span></div>
<div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04062"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga86c8fe11080cd560441276b42c61187b"> 4062</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_WIDTH      1</span></div>
<div class="line"><a name="l04063"></a><span class="lineno"> 4063</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04064"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gadd8198098793ec57828605aa97d379a8"> 4064</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_SET_MSK    0x00000008</span></div>
<div class="line"><a name="l04065"></a><span class="lineno"> 4065</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04066"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gaf1d57844823a7d883c39565a82e64f52"> 4066</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_CLR_MSK    0xfffffff7</span></div>
<div class="line"><a name="l04067"></a><span class="lineno"> 4067</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04068"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga0b7166b9243afb7fda91c68942bf903d"> 4068</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_RESET      0x0</span></div>
<div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04070"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga8c2e711a62d8fea85555f2966adaa849"> 4070</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_GET(value) (((value) &amp; 0x00000008) &gt;&gt; 3)</span></div>
<div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04072"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#gab91245cb661e6c716b7db75cb72f13b9"> 4072</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_URGEN_SET(value) (((value) &lt;&lt; 3) &amp; 0x00000008)</span></div>
<div class="line"><a name="l04073"></a><span class="lineno"> 4073</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04074"></a><span class="lineno"> 4074</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04075"></a><span class="lineno"> 4075</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04085"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html"> 4085</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_s</a></div>
<div class="line"><a name="l04086"></a><span class="lineno"> 4086</span>&#160;{</div>
<div class="line"><a name="l04087"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#a432e84532ab4245ada1ea99ca1bcb945"> 4087</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#a432e84532ab4245ada1ea99ca1bcb945">RDEN</a>   :  1;  </div>
<div class="line"><a name="l04088"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#afabccca6595082fea3d2e7c44ee0c914"> 4088</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#afabccca6595082fea3d2e7c44ee0c914">WREN</a>   :  1;  </div>
<div class="line"><a name="l04089"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ab3f046c7f6d8ca9dc0e0c2ed167efeae"> 4089</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ab3f046c7f6d8ca9dc0e0c2ed167efeae">LOCKEN</a> :  1;  </div>
<div class="line"><a name="l04090"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#a4df911a2f4c376539d655371e6871bb5"> 4090</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#a4df911a2f4c376539d655371e6871bb5">URGEN</a>  :  1;  </div>
<div class="line"><a name="l04091"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#a0c3db964add3133c1a338c1430ece1d0"> 4091</a></span>&#160;    uint32_t         : 28;  </div>
<div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;};</div>
<div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;</div>
<div class="line"><a name="l04095"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga73f4c143bf61abb182154f596e86c13a"> 4095</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_t</a>;</div>
<div class="line"><a name="l04096"></a><span class="lineno"> 4096</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04099"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga2a72222d9cfa16cab0209e69661522db"> 4099</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_RESET       0x00000000</span></div>
<div class="line"><a name="l04100"></a><span class="lineno"> 4100</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04101"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#ga0dedcd0afc559502355f95d70c112526"> 4101</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_OFST        0x114</span></div>
<div class="line"><a name="l04102"></a><span class="lineno"> 4102</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04127"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga53aacb80b776f51031c13ec5552cb338"> 4127</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_REQEN_LSB        0</span></div>
<div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04129"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga0792d287f3d8583c75096e0f19ae834d"> 4129</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_REQEN_MSB        0</span></div>
<div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04131"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga754e75902fcfe80e28cd3b4cc46cc15a"> 4131</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_REQEN_WIDTH      1</span></div>
<div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04133"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga9d293c0c6bd381f06b23531348de53a1"> 4133</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_REQEN_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l04134"></a><span class="lineno"> 4134</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04135"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#gae41fa13bfc069688143a4a76e97e4641"> 4135</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_REQEN_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04137"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#gac360f59b0a588fdcf026f30309f0035d"> 4137</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_REQEN_RESET      0x0</span></div>
<div class="line"><a name="l04138"></a><span class="lineno"> 4138</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04139"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga9916f2a7e4c45ec917b21f6c4bc4e9d4"> 4139</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_REQEN_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04141"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#gad9dac26baefa4d78f1f579032f5f975d"> 4141</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_REQEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04152"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#gaad5c7a6fdb205f0417fa0be0ada32cd5"> 4152</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_RSPEN_LSB        1</span></div>
<div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04154"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga2c0539fd46c0e08444f81c9e67f38809"> 4154</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_RSPEN_MSB        1</span></div>
<div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04156"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#gab0a35b133657bce3f3671fadda34ccef"> 4156</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_RSPEN_WIDTH      1</span></div>
<div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04158"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#gaa0ffb47fd9d110b1275f3287559e52ba"> 4158</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_RSPEN_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l04159"></a><span class="lineno"> 4159</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04160"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga1b6c74d83f8c9e58e746101d668638da"> 4160</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_RSPEN_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l04161"></a><span class="lineno"> 4161</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04162"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga5805573e60e1ff173367d878401e44fc"> 4162</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_RSPEN_RESET      0x0</span></div>
<div class="line"><a name="l04163"></a><span class="lineno"> 4163</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04164"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga902c15e91485703317b9efcb6f09d25e"> 4164</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_RSPEN_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l04165"></a><span class="lineno"> 4165</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04166"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga107dd1349cf4afd8ff36f6a786704341"> 4166</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_RSPEN_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04168"></a><span class="lineno"> 4168</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04169"></a><span class="lineno"> 4169</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04179"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html"> 4179</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_s</a></div>
<div class="line"><a name="l04180"></a><span class="lineno"> 4180</span>&#160;{</div>
<div class="line"><a name="l04181"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#a23b80ae0fecdc67f2579c0f69de0b2b9"> 4181</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#a23b80ae0fecdc67f2579c0f69de0b2b9">REQEN</a> :  1;  </div>
<div class="line"><a name="l04182"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#afd80bc9406caddea5e73f73845e305e3"> 4182</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#afd80bc9406caddea5e73f73845e305e3">RSPEN</a> :  1;  </div>
<div class="line"><a name="l04183"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#af7b03e2807bc656524a420149e6549b0"> 4183</a></span>&#160;    uint32_t        : 30;  </div>
<div class="line"><a name="l04184"></a><span class="lineno"> 4184</span>&#160;};</div>
<div class="line"><a name="l04185"></a><span class="lineno"> 4185</span>&#160;</div>
<div class="line"><a name="l04187"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#gafa8f898d00a85f0f04027388c992bde7"> 4187</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_t</a>;</div>
<div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04191"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#ga69bad1308c01c08dd718242a1e529357"> 4191</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_RESET       0x00000000</span></div>
<div class="line"><a name="l04192"></a><span class="lineno"> 4192</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04193"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#gaccf6804a7abb3903e8f584f2b6def722"> 4193</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_OFST        0x118</span></div>
<div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04217"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#ga92fc732f5c428e5205a6dcb36c922d49"> 4217</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_FLTS_3_LEN_LSB        0</span></div>
<div class="line"><a name="l04218"></a><span class="lineno"> 4218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04219"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#ga0d16cae716b9c77af3a4879d62e17a0b"> 4219</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_FLTS_3_LEN_MSB        3</span></div>
<div class="line"><a name="l04220"></a><span class="lineno"> 4220</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04221"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#ga1e89941014fde64dabe833c1e358c606"> 4221</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_FLTS_3_LEN_WIDTH      4</span></div>
<div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04223"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#ga3ecd664f4c54ea4a76bb6afa36955d92"> 4223</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_FLTS_3_LEN_SET_MSK    0x0000000f</span></div>
<div class="line"><a name="l04224"></a><span class="lineno"> 4224</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04225"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#gaf24ed5247e6526c92b227c42ffb349f9"> 4225</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_FLTS_3_LEN_CLR_MSK    0xfffffff0</span></div>
<div class="line"><a name="l04226"></a><span class="lineno"> 4226</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04227"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#ga6051559ce804864f4eee7bcbcc9b3d7b"> 4227</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_FLTS_3_LEN_RESET      0x0</span></div>
<div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04229"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#ga21a346116fd70799a7d4c7a6f3dd4924"> 4229</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_FLTS_3_LEN_GET(value) (((value) &amp; 0x0000000f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04231"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#ga8c393af25db34350c05159077e7ca1f2"> 4231</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_FLTS_3_LEN_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000000f)</span></div>
<div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04233"></a><span class="lineno"> 4233</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04244"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html"> 4244</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_s</a></div>
<div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;{</div>
<div class="line"><a name="l04246"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#a2c6048548045098780154d7859c208f6"> 4246</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#a2c6048548045098780154d7859c208f6">FILTERS_3_LENGTH</a> :  4;  </div>
<div class="line"><a name="l04247"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#a19fe1d70b1c03c788e60c4a628ece654"> 4247</a></span>&#160;    uint32_t                   : 28;  </div>
<div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;};</div>
<div class="line"><a name="l04249"></a><span class="lineno"> 4249</span>&#160;</div>
<div class="line"><a name="l04251"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#gadb992ac6d27e6af8e5e61fc389d6c8d7"> 4251</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_t</a>;</div>
<div class="line"><a name="l04252"></a><span class="lineno"> 4252</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04253"></a><span class="lineno"> 4253</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04255"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#gab42d3559d0632f34bf2e3421c62571a0"> 4255</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_RESET       0x00000000</span></div>
<div class="line"><a name="l04256"></a><span class="lineno"> 4256</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04257"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#gad3194d8716720206f03cbe5dd65396b9"> 4257</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_OFST        0x11c</span></div>
<div class="line"><a name="l04258"></a><span class="lineno"> 4258</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04282"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#ga953845c4e95df1fa5f09d5ee580a4f0e"> 4282</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_FLTS_3_URGENCY_LSB        0</span></div>
<div class="line"><a name="l04283"></a><span class="lineno"> 4283</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04284"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#gafb8396256c3a396bb1ef46c8bfd6e57b"> 4284</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_FLTS_3_URGENCY_MSB        1</span></div>
<div class="line"><a name="l04285"></a><span class="lineno"> 4285</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04286"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#ga33d3cd6587999e1f764994fbda3d8bd8"> 4286</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_FLTS_3_URGENCY_WIDTH      2</span></div>
<div class="line"><a name="l04287"></a><span class="lineno"> 4287</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04288"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#ga3ff8a29bf5c5116697c4a220793d8e4d"> 4288</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_FLTS_3_URGENCY_SET_MSK    0x00000003</span></div>
<div class="line"><a name="l04289"></a><span class="lineno"> 4289</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04290"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#gaa9d0462bbf3c7b0422cb5aaad50b42b2"> 4290</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_FLTS_3_URGENCY_CLR_MSK    0xfffffffc</span></div>
<div class="line"><a name="l04291"></a><span class="lineno"> 4291</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04292"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#ga02d88941d6860dd93f64c2aef3c10723"> 4292</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_FLTS_3_URGENCY_RESET      0x0</span></div>
<div class="line"><a name="l04293"></a><span class="lineno"> 4293</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04294"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#gabd1e1c6702fa59e26ad99dba62bfd038"> 4294</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_FLTS_3_URGENCY_GET(value) (((value) &amp; 0x00000003) &gt;&gt; 0)</span></div>
<div class="line"><a name="l04295"></a><span class="lineno"> 4295</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04296"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#ga4d732c5edb61f8fc11ba659c5a44d8ce"> 4296</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_FLTS_3_URGENCY_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000003)</span></div>
<div class="line"><a name="l04297"></a><span class="lineno"> 4297</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04309"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html"> 4309</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_s</a></div>
<div class="line"><a name="l04310"></a><span class="lineno"> 4310</span>&#160;{</div>
<div class="line"><a name="l04311"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#acf4098928ea75079bfbfbbceb0084999"> 4311</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#acf4098928ea75079bfbfbbceb0084999">FILTERS_3_URGENCY</a> :  2;  </div>
<div class="line"><a name="l04312"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#afe0c32fae0a39561c933bbb19eca3fa9"> 4312</a></span>&#160;    uint32_t                    : 30;  </div>
<div class="line"><a name="l04313"></a><span class="lineno"> 4313</span>&#160;};</div>
<div class="line"><a name="l04314"></a><span class="lineno"> 4314</span>&#160;</div>
<div class="line"><a name="l04316"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#gaccf333effa3efc753b3e8ddacc322557"> 4316</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_t</a>;</div>
<div class="line"><a name="l04317"></a><span class="lineno"> 4317</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04318"></a><span class="lineno"> 4318</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04320"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#gad7fb4c5b037312da1dab806981eee01b"> 4320</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_RESET       0x00000000</span></div>
<div class="line"><a name="l04321"></a><span class="lineno"> 4321</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04322"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#ga3b08ebed22c9482a6c1dfeef399a7c9b"> 4322</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_OFST        0x120</span></div>
<div class="line"><a name="l04323"></a><span class="lineno"> 4323</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04348"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#gabf5258ea3ac4caccab5d412de972379c"> 4348</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_INTEVENT_LSB        0</span></div>
<div class="line"><a name="l04349"></a><span class="lineno"> 4349</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04350"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#gadabe4bda7ba7ee7d6c723292c4754edf"> 4350</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_INTEVENT_MSB        4</span></div>
<div class="line"><a name="l04351"></a><span class="lineno"> 4351</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04352"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#gae530d02787d0897e14e1c8e3ffd3ba7c"> 4352</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_INTEVENT_WIDTH      5</span></div>
<div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04354"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#gab2af56e1cf40a5419ff2c472e937491e"> 4354</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_INTEVENT_SET_MSK    0x0000001f</span></div>
<div class="line"><a name="l04355"></a><span class="lineno"> 4355</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04356"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#ga1fe0cb1ce22faf8f2bacf4edf6066567"> 4356</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_INTEVENT_CLR_MSK    0xffffffe0</span></div>
<div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04358"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#ga1461838386eb7926a424fbabe1b07cae"> 4358</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_INTEVENT_RESET      0x0</span></div>
<div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04360"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#gaed978ef25be70166c6ad16f99ff3aaeb"> 4360</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_INTEVENT_GET(value) (((value) &amp; 0x0000001f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l04361"></a><span class="lineno"> 4361</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04362"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#gaaa1751652abddf1bf1d121258b999655"> 4362</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_INTEVENT_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000001f)</span></div>
<div class="line"><a name="l04363"></a><span class="lineno"> 4363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04364"></a><span class="lineno"> 4364</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04365"></a><span class="lineno"> 4365</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04375"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html"> 4375</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_s</a></div>
<div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;{</div>
<div class="line"><a name="l04377"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#aa5b577a8ceb9e9a493f10207ef49e067"> 4377</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#aa5b577a8ceb9e9a493f10207ef49e067">INTEVENT</a> :  5;  </div>
<div class="line"><a name="l04378"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#ab5d0a8c302c035a1a10b894382e719ab"> 4378</a></span>&#160;    uint32_t           : 27;  </div>
<div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;};</div>
<div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;</div>
<div class="line"><a name="l04382"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#gaeef41f6453af573437b27d16649e0bdd"> 4382</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_t</a>;</div>
<div class="line"><a name="l04383"></a><span class="lineno"> 4383</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04386"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#ga6cc7dcf91dcdf3f71c1370322a3cb5c5"> 4386</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_RESET       0x00000000</span></div>
<div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04388"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#gab0222b14375bf6bae5905fee12c03b89"> 4388</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_OFST        0x138</span></div>
<div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04413"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#ga4d441a75e1912b653048031e5fafd65a"> 4413</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_CNTRS_0_ALARMMOD_LSB        0</span></div>
<div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04415"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#ga180cf48a5f2dd70cd14d01e944163452"> 4415</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_CNTRS_0_ALARMMOD_MSB        1</span></div>
<div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04417"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#ga85e3e4fe2b17ac640f2f6fe1dd830d76"> 4417</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_CNTRS_0_ALARMMOD_WIDTH      2</span></div>
<div class="line"><a name="l04418"></a><span class="lineno"> 4418</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04419"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#ga16bf862628ba2331c5bc439922617a12"> 4419</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_CNTRS_0_ALARMMOD_SET_MSK    0x00000003</span></div>
<div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04421"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#ga49c076530a738fed40c52409777e9fc9"> 4421</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_CNTRS_0_ALARMMOD_CLR_MSK    0xfffffffc</span></div>
<div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04423"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#gab13d3eb6285e42cfefd0df586737d171"> 4423</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_CNTRS_0_ALARMMOD_RESET      0x0</span></div>
<div class="line"><a name="l04424"></a><span class="lineno"> 4424</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04425"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#ga6e1f4804339d719ddbea45c229028401"> 4425</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_CNTRS_0_ALARMMOD_GET(value) (((value) &amp; 0x00000003) &gt;&gt; 0)</span></div>
<div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04427"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#ga3868f26622fe12177b0f68da54b80305"> 4427</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_CNTRS_0_ALARMMOD_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000003)</span></div>
<div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04440"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html"> 4440</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_s</a></div>
<div class="line"><a name="l04441"></a><span class="lineno"> 4441</span>&#160;{</div>
<div class="line"><a name="l04442"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#aecf26a4ccc4b6ab28cc51d6e57e9f388"> 4442</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#aecf26a4ccc4b6ab28cc51d6e57e9f388">COUNTERS_0_ALARMMODE</a> :  2;  </div>
<div class="line"><a name="l04443"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#a743c5ed1269362e965dac138590faee3"> 4443</a></span>&#160;    uint32_t                       : 30;  </div>
<div class="line"><a name="l04444"></a><span class="lineno"> 4444</span>&#160;};</div>
<div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;</div>
<div class="line"><a name="l04447"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#gaa052bd2a2d8e5bb0b81b3648b6afdb7c"> 4447</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_t</a>;</div>
<div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04449"></a><span class="lineno"> 4449</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04451"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#ga5b6d3f34bb62d003298c5c99896c6e7d"> 4451</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_RESET       0x00000000</span></div>
<div class="line"><a name="l04452"></a><span class="lineno"> 4452</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04453"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#ga092405c968ddc95159e42e1b52c279dc"> 4453</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_OFST        0x13c</span></div>
<div class="line"><a name="l04454"></a><span class="lineno"> 4454</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04478"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#ga4493ae35613ee3f19cce2d991514b6c9"> 4478</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_CNTRS_0_VAL_LSB        0</span></div>
<div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04480"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#ga7f89bb8f4f5b2abbe3f587ccd5ce4ff7"> 4480</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_CNTRS_0_VAL_MSB        15</span></div>
<div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04482"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#gaad4da779ce42d8ba581242e404beab80"> 4482</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_CNTRS_0_VAL_WIDTH      16</span></div>
<div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04484"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#gaab092fb6edfebe2b49b477b06a471834"> 4484</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_CNTRS_0_VAL_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04486"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#ga8e587b74af36513595bae2fe6beddc51"> 4486</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_CNTRS_0_VAL_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04488"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#ga57db95dcf81d3b94237aa6d230b85c9e"> 4488</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_CNTRS_0_VAL_RESET      0x0</span></div>
<div class="line"><a name="l04489"></a><span class="lineno"> 4489</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04490"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#ga53082d92975f894e5765daea06e09566"> 4490</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_CNTRS_0_VAL_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04492"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#gaf66a3689ccc0f8b5a7c9783ca0f1d895"> 4492</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_CNTRS_0_VAL_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04505"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html"> 4505</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_s</a></div>
<div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;{</div>
<div class="line"><a name="l04507"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#a5dc68fc244ca8020de658296e92c2a0d"> 4507</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#a5dc68fc244ca8020de658296e92c2a0d">COUNTERS_0_VAL</a> : 16;  </div>
<div class="line"><a name="l04508"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#af3f6c6e5ea9b6d6404aa85781feda9fe"> 4508</a></span>&#160;    uint32_t                       : 16;  </div>
<div class="line"><a name="l04509"></a><span class="lineno"> 4509</span>&#160;};</div>
<div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;</div>
<div class="line"><a name="l04512"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#ga7e73fc1451bb58f1b4990dd624d4a269"> 4512</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_t</a>;</div>
<div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04516"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#gaad35068aecfa0e85e239ca15087f9c1f"> 4516</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_RESET       0x00000000</span></div>
<div class="line"><a name="l04517"></a><span class="lineno"> 4517</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04518"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#gaa46f7f3c38b40aba81c49ff4caa9fce7"> 4518</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_OFST        0x140</span></div>
<div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04544"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#ga401d344c44aee732fba06ef5c54918b0"> 4544</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_INTEVENT_LSB        0</span></div>
<div class="line"><a name="l04545"></a><span class="lineno"> 4545</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04546"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#gab2435a2d7474a2f5cea1c67cecd584ab"> 4546</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_INTEVENT_MSB        4</span></div>
<div class="line"><a name="l04547"></a><span class="lineno"> 4547</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04548"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#ga96b9a8ab6b31344e659f38114b8d59b8"> 4548</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_INTEVENT_WIDTH      5</span></div>
<div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04550"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#ga329610e38f58fa4e55aa2168750bdb9f"> 4550</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_INTEVENT_SET_MSK    0x0000001f</span></div>
<div class="line"><a name="l04551"></a><span class="lineno"> 4551</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04552"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#ga1106a3dc3f4ecda1ed72be18e0311669"> 4552</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_INTEVENT_CLR_MSK    0xffffffe0</span></div>
<div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04554"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#ga4c9d391d3d4c3b22400e6b0200353ba1"> 4554</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_INTEVENT_RESET      0x0</span></div>
<div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04556"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#gaa4ee5c7c3a4a6e3c710614f1f814e848"> 4556</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_INTEVENT_GET(value) (((value) &amp; 0x0000001f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04558"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#gac5f3a6e5930ef8d00fb295f39cb11459"> 4558</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_INTEVENT_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000001f)</span></div>
<div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04571"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html"> 4571</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_s</a></div>
<div class="line"><a name="l04572"></a><span class="lineno"> 4572</span>&#160;{</div>
<div class="line"><a name="l04573"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#ab2a4f2bb9cae2b64290edc8f45066dcf"> 4573</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#ab2a4f2bb9cae2b64290edc8f45066dcf">INTEVENT</a> :  5;  </div>
<div class="line"><a name="l04574"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#a63b22339888bb86fd4ca973651975e26"> 4574</a></span>&#160;    uint32_t           : 27;  </div>
<div class="line"><a name="l04575"></a><span class="lineno"> 4575</span>&#160;};</div>
<div class="line"><a name="l04576"></a><span class="lineno"> 4576</span>&#160;</div>
<div class="line"><a name="l04578"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#ga14b7892e3b14d61aaec90be22b4e71d0"> 4578</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_t</a>;</div>
<div class="line"><a name="l04579"></a><span class="lineno"> 4579</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04580"></a><span class="lineno"> 4580</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04582"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#ga762129ec5745f314c184bcfb0faf1810"> 4582</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_RESET       0x00000000</span></div>
<div class="line"><a name="l04583"></a><span class="lineno"> 4583</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04584"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#ga7eb0457d8445c372e7a2963c37377285"> 4584</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_OFST        0x14c</span></div>
<div class="line"><a name="l04585"></a><span class="lineno"> 4585</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04609"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#ga01824bcfd0c87df2e4055790c2104b7b"> 4609</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_CNTRS_1_ALARMMOD_LSB        0</span></div>
<div class="line"><a name="l04610"></a><span class="lineno"> 4610</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04611"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#ga29ec17fd22fbfcac2de8383e36c38225"> 4611</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_CNTRS_1_ALARMMOD_MSB        1</span></div>
<div class="line"><a name="l04612"></a><span class="lineno"> 4612</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04613"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#gaa7490e44af5c11d43a1d7d2718c73363"> 4613</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_CNTRS_1_ALARMMOD_WIDTH      2</span></div>
<div class="line"><a name="l04614"></a><span class="lineno"> 4614</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04615"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#gad76160b3bea3cd1794b4ea5289f2c4aa"> 4615</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_CNTRS_1_ALARMMOD_SET_MSK    0x00000003</span></div>
<div class="line"><a name="l04616"></a><span class="lineno"> 4616</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04617"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#ga3a74035c08210f5f25e7938169544993"> 4617</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_CNTRS_1_ALARMMOD_CLR_MSK    0xfffffffc</span></div>
<div class="line"><a name="l04618"></a><span class="lineno"> 4618</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04619"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#ga73422f4bbb006540ce4c24786343642d"> 4619</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_CNTRS_1_ALARMMOD_RESET      0x0</span></div>
<div class="line"><a name="l04620"></a><span class="lineno"> 4620</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04621"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#ga32dc372a4190949bb58cef4fce37f4cd"> 4621</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_CNTRS_1_ALARMMOD_GET(value) (((value) &amp; 0x00000003) &gt;&gt; 0)</span></div>
<div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04623"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#ga8c8ef1095017b96713d2f9eff2b0f13d"> 4623</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_CNTRS_1_ALARMMOD_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000003)</span></div>
<div class="line"><a name="l04624"></a><span class="lineno"> 4624</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04625"></a><span class="lineno"> 4625</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04626"></a><span class="lineno"> 4626</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04636"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html"> 4636</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_s</a></div>
<div class="line"><a name="l04637"></a><span class="lineno"> 4637</span>&#160;{</div>
<div class="line"><a name="l04638"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#addd2219dcd3ef35cfac8b38c6615820f"> 4638</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#addd2219dcd3ef35cfac8b38c6615820f">COUNTERS_1_ALARMMODE</a> :  2;  </div>
<div class="line"><a name="l04639"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#a32a2bb0d729fabebdac6105cbc55d524"> 4639</a></span>&#160;    uint32_t                       : 30;  </div>
<div class="line"><a name="l04640"></a><span class="lineno"> 4640</span>&#160;};</div>
<div class="line"><a name="l04641"></a><span class="lineno"> 4641</span>&#160;</div>
<div class="line"><a name="l04643"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#ga28e6d15eecebda066edad2398eed9a09"> 4643</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_t</a>;</div>
<div class="line"><a name="l04644"></a><span class="lineno"> 4644</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04647"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#ga846bad125e126afb8389641008e4f92c"> 4647</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_RESET       0x00000000</span></div>
<div class="line"><a name="l04648"></a><span class="lineno"> 4648</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04649"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#ga4cd7b38998bc300da01ed8aefcd780cc"> 4649</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_OFST        0x150</span></div>
<div class="line"><a name="l04650"></a><span class="lineno"> 4650</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04674"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#ga84cad00536a00403b9d7ca19e757fb38"> 4674</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_CNTRS_1_VAL_LSB        0</span></div>
<div class="line"><a name="l04675"></a><span class="lineno"> 4675</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04676"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#ga35b0134064ab321561441d11babe855d"> 4676</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_CNTRS_1_VAL_MSB        15</span></div>
<div class="line"><a name="l04677"></a><span class="lineno"> 4677</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04678"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#ga93afdb8e8765b4e37e36d4bb79e2dc78"> 4678</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_CNTRS_1_VAL_WIDTH      16</span></div>
<div class="line"><a name="l04679"></a><span class="lineno"> 4679</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04680"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#ga0897518b13b74a8eef8040de723f6721"> 4680</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_CNTRS_1_VAL_SET_MSK    0x0000ffff</span></div>
<div class="line"><a name="l04681"></a><span class="lineno"> 4681</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04682"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#gaef58d5cd709a0f36e5039a94f2c41ee6"> 4682</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_CNTRS_1_VAL_CLR_MSK    0xffff0000</span></div>
<div class="line"><a name="l04683"></a><span class="lineno"> 4683</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04684"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#ga4b341342aafc39b6224ec632fa4a4ca6"> 4684</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_CNTRS_1_VAL_RESET      0x0</span></div>
<div class="line"><a name="l04685"></a><span class="lineno"> 4685</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04686"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#ga4a9756da78f1b7a14111c5b434e238b0"> 4686</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_CNTRS_1_VAL_GET(value) (((value) &amp; 0x0000ffff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l04687"></a><span class="lineno"> 4687</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04688"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#gaf5855ccd75941b4741126aae16913084"> 4688</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_CNTRS_1_VAL_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000ffff)</span></div>
<div class="line"><a name="l04689"></a><span class="lineno"> 4689</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04690"></a><span class="lineno"> 4690</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04701"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html"> 4701</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_s</a></div>
<div class="line"><a name="l04702"></a><span class="lineno"> 4702</span>&#160;{</div>
<div class="line"><a name="l04703"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#a22409b379a2a7b848067326b79febb8c"> 4703</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#a22409b379a2a7b848067326b79febb8c">COUNTERS_1_VAL</a> : 16;  </div>
<div class="line"><a name="l04704"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#a581fa92b781f6a3977ffb5f2496785eb"> 4704</a></span>&#160;    uint32_t                       : 16;  </div>
<div class="line"><a name="l04705"></a><span class="lineno"> 4705</span>&#160;};</div>
<div class="line"><a name="l04706"></a><span class="lineno"> 4706</span>&#160;</div>
<div class="line"><a name="l04708"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#ga1763b50d4cce00b9eb0b99bff1cc48bc"> 4708</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_t</a>;</div>
<div class="line"><a name="l04709"></a><span class="lineno"> 4709</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04710"></a><span class="lineno"> 4710</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04712"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#gab2b82ff3d9106428439c41b702c15982"> 4712</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_RESET       0x00000000</span></div>
<div class="line"><a name="l04713"></a><span class="lineno"> 4713</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04714"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#ga1519d29d07f5c0542c2e513864fd96e5"> 4714</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_OFST        0x154</span></div>
<div class="line"><a name="l04715"></a><span class="lineno"> 4715</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04716"></a><span class="lineno"> 4716</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04717"></a><span class="lineno"> 4717</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04727"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html"> 4727</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b__s">ALT_NOC_MPU_DDR_T_PRB_s</a></div>
<div class="line"><a name="l04728"></a><span class="lineno"> 4728</span>&#160;{</div>
<div class="line"><a name="l04729"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ac70ef1288e2d317a23dfc38919767101"> 4729</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_PRB_COREID_t</a>               <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ac70ef1288e2d317a23dfc38919767101">ddr_T_main_Probe_Id_CoreId</a>;               </div>
<div class="line"><a name="l04730"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#afda6b514e1026c964ff3d817eea494c1"> 4730</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___r_e_v_i_d__s">ALT_NOC_MPU_DDR_T_PRB_REVID_t</a>                <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#afda6b514e1026c964ff3d817eea494c1">ddr_T_main_Probe_Id_RevisionId</a>;           </div>
<div class="line"><a name="l04731"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aab727c2316978e67c0d3f0260d39b499"> 4731</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___m_a_i_n_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_MAINCTL_t</a>              <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aab727c2316978e67c0d3f0260d39b499">ddr_T_main_Probe_MainCtl</a>;                 </div>
<div class="line"><a name="l04732"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a50e29a39c2eaabcb4d5007faab88c4c5"> 4732</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_f_g_c_t_l__s">ALT_NOC_MPU_DDR_T_PRB_CFGCTL_t</a>               <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a50e29a39c2eaabcb4d5007faab88c4c5">ddr_T_main_Probe_CfgCtl</a>;                  </div>
<div class="line"><a name="l04733"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ade2ac19060947977ea88929dd1c92851"> 4733</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ade2ac19060947977ea88929dd1c92851">_pad_0x10_0x13</a>;                           </div>
<div class="line"><a name="l04734"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aa0f7ce98d91b7c654b4b1325a0796ddd"> 4734</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_l_u_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTLUT_t</a>               <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aa0f7ce98d91b7c654b4b1325a0796ddd">ddr_T_main_Probe_FilterLut</a>;               </div>
<div class="line"><a name="l04735"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a92db02c5ed1b46caff8f314410959278"> 4735</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_e_n__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMEN_t</a>         <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a92db02c5ed1b46caff8f314410959278">ddr_T_main_Probe_TraceAlarmEn</a>;            </div>
<div class="line"><a name="l04736"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a57c5831b3a671a8b279857844a1eaac3"> 4736</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMSTAT_t</a>       <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a57c5831b3a671a8b279857844a1eaac3">ddr_T_main_Probe_TraceAlarmStatus</a>;        </div>
<div class="line"><a name="l04737"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a05ed3bb1d0a08aece1a90d58dfab98d7"> 4737</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___t_r_a_c_e_a_l_a_r_m_c_l_r__s">ALT_NOC_MPU_DDR_T_PRB_TRACEALARMCLR_t</a>        <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a05ed3bb1d0a08aece1a90d58dfab98d7">ddr_T_main_Probe_TraceAlarmClr</a>;           </div>
<div class="line"><a name="l04738"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a4b91555720842a5cb66e2d5e568c0bed"> 4738</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_p_e_r_i_o_d__s">ALT_NOC_MPU_DDR_T_PRB_STATPERIOD_t</a>           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a4b91555720842a5cb66e2d5e568c0bed">ddr_T_main_Probe_StatPeriod</a>;              </div>
<div class="line"><a name="l04739"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a5f76ef69b7a7be66583d447785c81c9d"> 4739</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_g_o__s">ALT_NOC_MPU_DDR_T_PRB_STATGO_t</a>               <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a5f76ef69b7a7be66583d447785c81c9d">ddr_T_main_Probe_StatGo</a>;                  </div>
<div class="line"><a name="l04740"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aabca1feb284d289f752ef0b168d2e055"> 4740</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_i_n__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMMIN_t</a>         <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aabca1feb284d289f752ef0b168d2e055">ddr_T_main_Probe_StatAlarmMin</a>;            </div>
<div class="line"><a name="l04741"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ad6da1a6667c0212acf18cdca6a204deb"> 4741</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_m_a_x__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMMAX_t</a>         <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ad6da1a6667c0212acf18cdca6a204deb">ddr_T_main_Probe_StatAlarmMax</a>;            </div>
<div class="line"><a name="l04742"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a6f68eefad63b9252c9537e62d78fd189"> 4742</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMSTAT_t</a>        <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a6f68eefad63b9252c9537e62d78fd189">ddr_T_main_Probe_StatAlarmStatus</a>;         </div>
<div class="line"><a name="l04743"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a1715067665b1c7da92e9294bdcb76ce1"> 4743</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_c_l_r__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMCLR_t</a>         <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a1715067665b1c7da92e9294bdcb76ce1">ddr_T_main_Probe_StatAlarmClr</a>;            </div>
<div class="line"><a name="l04744"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a86c83ab314c6b37d81eeeecd53d86650"> 4744</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___s_t_a_t_a_l_a_r_m_e_n__s">ALT_NOC_MPU_DDR_T_PRB_STATALARMEN_t</a>          <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a86c83ab314c6b37d81eeeecd53d86650">ddr_T_main_Probe_StatAlarmEn</a>;             </div>
<div class="line"><a name="l04745"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ab49f81e51c66c111c9b53e4123e6ed12"> 4745</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ab49f81e51c66c111c9b53e4123e6ed12">_pad_0x40_0x43</a>;                           </div>
<div class="line"><a name="l04746"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a49b3359bc06f03ff17890ba9294d11c3"> 4746</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDBASE_t</a>   <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a49b3359bc06f03ff17890ba9294d11c3">ddr_T_main_Probe_Filters_0_RouteIdBase</a>;   </div>
<div class="line"><a name="l04747"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#abb01b383c2c41929ef31204740130811"> 4747</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ROUTEIDMSK_t</a>    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#abb01b383c2c41929ef31204740130811">ddr_T_main_Probe_Filters_0_RouteIdMask</a>;   </div>
<div class="line"><a name="l04748"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a5f80be7a59267b76f4e2dc7383430ee5"> 4748</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_ADDRBASE_LOW_t</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a5f80be7a59267b76f4e2dc7383430ee5">ddr_T_main_Probe_Filters_0_AddrBase_Low</a>;  </div>
<div class="line"><a name="l04749"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a658cf09f0f6e16059c12f72cb1acebdc"> 4749</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a658cf09f0f6e16059c12f72cb1acebdc">_pad_0x50_0x53</a>;                           </div>
<div class="line"><a name="l04750"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a45fdabd65c58d5629ae8936212883840"> 4750</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_WINDOWSIZE_t</a>    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a45fdabd65c58d5629ae8936212883840">ddr_T_main_Probe_Filters_0_WindowSize</a>;    </div>
<div class="line"><a name="l04751"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aaa3509908d44497ee831fd5475752fb6"> 4751</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYBASE_t</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aaa3509908d44497ee831fd5475752fb6">ddr_T_main_Probe_Filters_0_SecurityBase</a>;  </div>
<div class="line"><a name="l04752"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a2777050a74040d5ec3b11c5534522335"> 4752</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_SECURITYMSK_t</a>   <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a2777050a74040d5ec3b11c5534522335">ddr_T_main_Probe_Filters_0_SecurityMask</a>;  </div>
<div class="line"><a name="l04753"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aff1b4cd7d2fea9f75e7277ab6f64e155"> 4753</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_OPCODE_t</a>        <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aff1b4cd7d2fea9f75e7277ab6f64e155">ddr_T_main_Probe_Filters_0_Opcode</a>;        </div>
<div class="line"><a name="l04754"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a5adfe6b97b581dab088f9965b7509cae"> 4754</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_STAT_t</a>          <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a5adfe6b97b581dab088f9965b7509cae">ddr_T_main_Probe_Filters_0_Status</a>;        </div>
<div class="line"><a name="l04755"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a849203c6f2a5520a391b84fbfcf2f038"> 4755</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_LEN_t</a>           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a849203c6f2a5520a391b84fbfcf2f038">ddr_T_main_Probe_Filters_0_Length</a>;        </div>
<div class="line"><a name="l04756"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#add8b09324bf5f9a4ef008da3bdefa685"> 4756</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__0___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_0_URGENCY_t</a>       <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#add8b09324bf5f9a4ef008da3bdefa685">ddr_T_main_Probe_Filters_0_Urgency</a>;       </div>
<div class="line"><a name="l04757"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a1e0f32615aa2e434c537eae1f8004554"> 4757</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a1e0f32615aa2e434c537eae1f8004554">_pad_0x70_0x7f</a>[4];                        </div>
<div class="line"><a name="l04758"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#abeb2198fb08d5abdf7d6af058735a25c"> 4758</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDBASE_t</a>   <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#abeb2198fb08d5abdf7d6af058735a25c">ddr_T_main_Probe_Filters_1_RouteIdBase</a>;   </div>
<div class="line"><a name="l04759"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0d9f0f9dea1715ae0ab575e92aeffa06"> 4759</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ROUTEIDMSK_t</a>    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0d9f0f9dea1715ae0ab575e92aeffa06">ddr_T_main_Probe_Filters_1_RouteIdMask</a>;   </div>
<div class="line"><a name="l04760"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a6063315306d472640194cccdb4ed27ed"> 4760</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_ADDRBASE_LOW_t</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a6063315306d472640194cccdb4ed27ed">ddr_T_main_Probe_Filters_1_AddrBase_Low</a>;  </div>
<div class="line"><a name="l04761"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a179dfa7c98a7a4b6da786d20f2ed73be"> 4761</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a179dfa7c98a7a4b6da786d20f2ed73be">_pad_0x8c_0x8f</a>;                           </div>
<div class="line"><a name="l04762"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a2589d75dc1840116578c7ee326f249bb"> 4762</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_WINDOWSIZE_t</a>    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a2589d75dc1840116578c7ee326f249bb">ddr_T_main_Probe_Filters_1_WindowSize</a>;    </div>
<div class="line"><a name="l04763"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a5fe141c7ebf6e21727f37aa52faf71e8"> 4763</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYBASE_t</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a5fe141c7ebf6e21727f37aa52faf71e8">ddr_T_main_Probe_Filters_1_SecurityBase</a>;  </div>
<div class="line"><a name="l04764"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a48531674a4cffe2922abcafb6fffc2fe"> 4764</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_SECURITYMSK_t</a>   <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a48531674a4cffe2922abcafb6fffc2fe">ddr_T_main_Probe_Filters_1_SecurityMask</a>;  </div>
<div class="line"><a name="l04765"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a2dba09409ad5101406f259235a221bf0"> 4765</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_t</a>        <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a2dba09409ad5101406f259235a221bf0">ddr_T_main_Probe_Filters_1_Opcode</a>;        </div>
<div class="line"><a name="l04766"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a25deb12f935d5ebf48db0980335c6651"> 4766</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_STAT_t</a>          <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a25deb12f935d5ebf48db0980335c6651">ddr_T_main_Probe_Filters_1_Status</a>;        </div>
<div class="line"><a name="l04767"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0dd59f618d814f4c8c9df5122ab0bac6"> 4767</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_LEN_t</a>           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0dd59f618d814f4c8c9df5122ab0bac6">ddr_T_main_Probe_Filters_1_Length</a>;        </div>
<div class="line"><a name="l04768"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a81fcdd776b76d0174106ef24f0f506ac"> 4768</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_URGENCY_t</a>       <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a81fcdd776b76d0174106ef24f0f506ac">ddr_T_main_Probe_Filters_1_Urgency</a>;       </div>
<div class="line"><a name="l04769"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aceac4c0a2cc0f58686b30a828b5b5f96"> 4769</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aceac4c0a2cc0f58686b30a828b5b5f96">_pad_0xac_0xbb</a>[4];                        </div>
<div class="line"><a name="l04770"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ac3f55acfb19282b9e9da0fa6e3ceb590"> 4770</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDBASE_t</a>   <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ac3f55acfb19282b9e9da0fa6e3ceb590">ddr_T_main_Probe_Filters_2_RouteIdBase</a>;   </div>
<div class="line"><a name="l04771"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ae026113916ea521ae21b0ce75ffa7d69"> 4771</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ROUTEIDMSK_t</a>    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ae026113916ea521ae21b0ce75ffa7d69">ddr_T_main_Probe_Filters_2_RouteIdMask</a>;   </div>
<div class="line"><a name="l04772"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aeb162ab07cd1ef13322f8d8825d6ab9e"> 4772</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_ADDRBASE_LOW_t</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aeb162ab07cd1ef13322f8d8825d6ab9e">ddr_T_main_Probe_Filters_2_AddrBase_Low</a>;  </div>
<div class="line"><a name="l04773"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a53c6d3feb12620d111fe1e562f109fd4"> 4773</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a53c6d3feb12620d111fe1e562f109fd4">_pad_0xc8_0xcb</a>;                           </div>
<div class="line"><a name="l04774"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0d127ede3df51d67f93886f90d3d3f4b"> 4774</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_WINDOWSIZE_t</a>    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0d127ede3df51d67f93886f90d3d3f4b">ddr_T_main_Probe_Filters_2_WindowSize</a>;    </div>
<div class="line"><a name="l04775"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a80c2f98dbb5df91300e617db6fcc3f2a"> 4775</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYBASE_t</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a80c2f98dbb5df91300e617db6fcc3f2a">ddr_T_main_Probe_Filters_2_SecurityBase</a>;  </div>
<div class="line"><a name="l04776"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ace3f573fdf4bd1f000538f5be00ee226"> 4776</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_SECURITYMSK_t</a>   <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ace3f573fdf4bd1f000538f5be00ee226">ddr_T_main_Probe_Filters_2_SecurityMask</a>;  </div>
<div class="line"><a name="l04777"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a51384255e486c1ebb5a5be5c9ef0997a"> 4777</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_OPCODE_t</a>        <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a51384255e486c1ebb5a5be5c9ef0997a">ddr_T_main_Probe_Filters_2_Opcode</a>;        </div>
<div class="line"><a name="l04778"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ac52d1209ab095433a371d2901c78b3b7"> 4778</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_t</a>          <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ac52d1209ab095433a371d2901c78b3b7">ddr_T_main_Probe_Filters_2_Status</a>;        </div>
<div class="line"><a name="l04779"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a863272f9df7d75f0042d3f596e4379f5"> 4779</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_LEN_t</a>           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a863272f9df7d75f0042d3f596e4379f5">ddr_T_main_Probe_Filters_2_Length</a>;        </div>
<div class="line"><a name="l04780"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a3c34bc9c0dcf937b22e513aae546a5cb"> 4780</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_URGENCY_t</a>       <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a3c34bc9c0dcf937b22e513aae546a5cb">ddr_T_main_Probe_Filters_2_Urgency</a>;       </div>
<div class="line"><a name="l04781"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#acc4b2dc1cb7067c7b835c8444d3c9073"> 4781</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#acc4b2dc1cb7067c7b835c8444d3c9073">_pad_0xe8_0xf7</a>[4];                        </div>
<div class="line"><a name="l04782"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a7ef249d9c4866a23f74131baf3201230"> 4782</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDBASE_t</a>   <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a7ef249d9c4866a23f74131baf3201230">ddr_T_main_Probe_Filters_3_RouteIdBase</a>;   </div>
<div class="line"><a name="l04783"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a1134ab4891cc01087d3b795b41d0408a"> 4783</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___r_o_u_t_e_i_d_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ROUTEIDMSK_t</a>    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a1134ab4891cc01087d3b795b41d0408a">ddr_T_main_Probe_Filters_3_RouteIdMask</a>;   </div>
<div class="line"><a name="l04784"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a58c1dcff80eb358e836feda65f8daef9"> 4784</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___a_d_d_r_b_a_s_e___l_o_w__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_ADDRBASE_LOW_t</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a58c1dcff80eb358e836feda65f8daef9">ddr_T_main_Probe_Filters_3_AddrBase_Low</a>;  </div>
<div class="line"><a name="l04785"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a57b18292103b26a6edd26f40025900df"> 4785</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a57b18292103b26a6edd26f40025900df">_pad_0x104_0x107</a>;                         </div>
<div class="line"><a name="l04786"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ac66229c091e3d8f1f6eef268e47c1b55"> 4786</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___w_i_n_d_o_w_s_i_z_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_WINDOWSIZE_t</a>    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ac66229c091e3d8f1f6eef268e47c1b55">ddr_T_main_Probe_Filters_3_WindowSize</a>;    </div>
<div class="line"><a name="l04787"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a46cd479ba644a52770467ffd96ae70d5"> 4787</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_b_a_s_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYBASE_t</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a46cd479ba644a52770467ffd96ae70d5">ddr_T_main_Probe_Filters_3_SecurityBase</a>;  </div>
<div class="line"><a name="l04788"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a383f6f9485f38ff2164ee8f9eb9b0ff8"> 4788</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_e_c_u_r_i_t_y_m_s_k__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_SECURITYMSK_t</a>   <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a383f6f9485f38ff2164ee8f9eb9b0ff8">ddr_T_main_Probe_Filters_3_SecurityMask</a>;  </div>
<div class="line"><a name="l04789"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#af15d4bafb9a2f7036448ab7ac02649c5"> 4789</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_OPCODE_t</a>        <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#af15d4bafb9a2f7036448ab7ac02649c5">ddr_T_main_Probe_Filters_3_Opcode</a>;        </div>
<div class="line"><a name="l04790"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a8391116356145fa2d375892209fb36cd"> 4790</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_STAT_t</a>          <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a8391116356145fa2d375892209fb36cd">ddr_T_main_Probe_Filters_3_Status</a>;        </div>
<div class="line"><a name="l04791"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aa1ed4311128caa332719512faaef0922"> 4791</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___l_e_n__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_LEN_t</a>           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aa1ed4311128caa332719512faaef0922">ddr_T_main_Probe_Filters_3_Length</a>;        </div>
<div class="line"><a name="l04792"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a55f22c9d7bfe8738f3316b9c365c0657"> 4792</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__3___u_r_g_e_n_c_y__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_3_URGENCY_t</a>       <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a55f22c9d7bfe8738f3316b9c365c0657">ddr_T_main_Probe_Filters_3_Urgency</a>;       </div>
<div class="line"><a name="l04793"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a271daba4ee1a3421970a0a9795e98a98"> 4793</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a271daba4ee1a3421970a0a9795e98a98">_pad_0x124_0x137</a>[5];                      </div>
<div class="line"><a name="l04794"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a430a99d5f20ebd6b150df6a5aca372df"> 4794</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___s_r_c__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_SRC_t</a>          <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a430a99d5f20ebd6b150df6a5aca372df">ddr_T_main_Probe_Counters_0_Src</a>;          </div>
<div class="line"><a name="l04795"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#adb2284e2014f4314f273f0d01b8ec98a"> 4795</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___a_l_a_r_m_m_o_d__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_ALARMMOD_t</a>     <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#adb2284e2014f4314f273f0d01b8ec98a">ddr_T_main_Probe_Counters_0_AlarmMode</a>;    </div>
<div class="line"><a name="l04796"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a20b1c276c6a1231b80f687b874e38925"> 4796</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__0___v_a_l__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_0_VAL_t</a>          <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a20b1c276c6a1231b80f687b874e38925">ddr_T_main_Probe_Counters_0_Val</a>;          </div>
<div class="line"><a name="l04797"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a986765ecf04a680b4883b728c8221a6d"> 4797</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a986765ecf04a680b4883b728c8221a6d">_pad_0x144_0x14b</a>[2];                      </div>
<div class="line"><a name="l04798"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a1a7446335b429e6ba593f24de8c4a00e"> 4798</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___s_r_c__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_SRC_t</a>          <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a1a7446335b429e6ba593f24de8c4a00e">ddr_T_main_Probe_Counters_1_Src</a>;          </div>
<div class="line"><a name="l04799"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#acfe814b354aee8b1992c9a2ee9f1c16f"> 4799</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___a_l_a_r_m_m_o_d__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_ALARMMOD_t</a>     <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#acfe814b354aee8b1992c9a2ee9f1c16f">ddr_T_main_Probe_Counters_1_AlarmMode</a>;    </div>
<div class="line"><a name="l04800"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0fa02ccd6846543b7b52d8f1c5c8d034"> 4800</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___c_n_t_r_s__1___v_a_l__s">ALT_NOC_MPU_DDR_T_PRB_CNTRS_1_VAL_t</a>          <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0fa02ccd6846543b7b52d8f1c5c8d034">ddr_T_main_Probe_Counters_1_Val</a>;          </div>
<div class="line"><a name="l04801"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a4c5ea353fc241aa838a242fc507739dd"> 4801</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                            <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a4c5ea353fc241aa838a242fc507739dd">_pad_0x158_0x400</a>[170];                    </div>
<div class="line"><a name="l04802"></a><span class="lineno"> 4802</span>&#160;};</div>
<div class="line"><a name="l04803"></a><span class="lineno"> 4803</span>&#160;</div>
<div class="line"><a name="l04805"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ga68b96e2083414dd431013b2bbc2860d2"> 4805</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b__s">ALT_NOC_MPU_DDR_T_PRB_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b__s">ALT_NOC_MPU_DDR_T_PRB_t</a>;</div>
<div class="line"><a name="l04807"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html"> 4807</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b__raw__s">ALT_NOC_MPU_DDR_T_PRB_raw_s</a></div>
<div class="line"><a name="l04808"></a><span class="lineno"> 4808</span>&#160;{</div>
<div class="line"><a name="l04809"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aa69855b87397dba8b590fda82531c3f8"> 4809</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aa69855b87397dba8b590fda82531c3f8">ddr_T_main_Probe_Id_CoreId</a>;               </div>
<div class="line"><a name="l04810"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a42a7771606f2d5500e054881bd234265"> 4810</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a42a7771606f2d5500e054881bd234265">ddr_T_main_Probe_Id_RevisionId</a>;           </div>
<div class="line"><a name="l04811"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aaf069e260cf2f075eb81219067df99dc"> 4811</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aaf069e260cf2f075eb81219067df99dc">ddr_T_main_Probe_MainCtl</a>;                 </div>
<div class="line"><a name="l04812"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a99c4d01acb9f5eecba530b98354f8659"> 4812</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a99c4d01acb9f5eecba530b98354f8659">ddr_T_main_Probe_CfgCtl</a>;                  </div>
<div class="line"><a name="l04813"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a3f18f624d9001b0a8b91565ba513e5b9"> 4813</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a3f18f624d9001b0a8b91565ba513e5b9">_pad_0x10_0x13</a>;                           </div>
<div class="line"><a name="l04814"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#af37e9fd120438efb496edc2b20240b63"> 4814</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#af37e9fd120438efb496edc2b20240b63">ddr_T_main_Probe_FilterLut</a>;               </div>
<div class="line"><a name="l04815"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a7df3407edbae8d2c56d01424db1bed8e"> 4815</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a7df3407edbae8d2c56d01424db1bed8e">ddr_T_main_Probe_TraceAlarmEn</a>;            </div>
<div class="line"><a name="l04816"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a911bca83e2d34e0a31d256e35d095786"> 4816</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a911bca83e2d34e0a31d256e35d095786">ddr_T_main_Probe_TraceAlarmStatus</a>;        </div>
<div class="line"><a name="l04817"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a499ffc9e5887182009f187688b3fa023"> 4817</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a499ffc9e5887182009f187688b3fa023">ddr_T_main_Probe_TraceAlarmClr</a>;           </div>
<div class="line"><a name="l04818"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a6ffd5efa36822da0f4c8a0111502dcd8"> 4818</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a6ffd5efa36822da0f4c8a0111502dcd8">ddr_T_main_Probe_StatPeriod</a>;              </div>
<div class="line"><a name="l04819"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a86b1bdd4b8e039094bbf01786d8f9a6a"> 4819</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a86b1bdd4b8e039094bbf01786d8f9a6a">ddr_T_main_Probe_StatGo</a>;                  </div>
<div class="line"><a name="l04820"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a624ccd5d043371259ee197e3e92968f5"> 4820</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a624ccd5d043371259ee197e3e92968f5">ddr_T_main_Probe_StatAlarmMin</a>;            </div>
<div class="line"><a name="l04821"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a8b29bc795f43e1cff8f7125aa8709993"> 4821</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a8b29bc795f43e1cff8f7125aa8709993">ddr_T_main_Probe_StatAlarmMax</a>;            </div>
<div class="line"><a name="l04822"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aea87237100c7ca2dc230168d4ca7abbd"> 4822</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aea87237100c7ca2dc230168d4ca7abbd">ddr_T_main_Probe_StatAlarmStatus</a>;         </div>
<div class="line"><a name="l04823"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aa967556cc2c0512b9055fa8ee910be2d"> 4823</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aa967556cc2c0512b9055fa8ee910be2d">ddr_T_main_Probe_StatAlarmClr</a>;            </div>
<div class="line"><a name="l04824"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#afc9af00f0eff34b4e43e88ad6096618f"> 4824</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#afc9af00f0eff34b4e43e88ad6096618f">ddr_T_main_Probe_StatAlarmEn</a>;             </div>
<div class="line"><a name="l04825"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a7d6fdc3811c952ba4bbfe8cf5684bb1c"> 4825</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a7d6fdc3811c952ba4bbfe8cf5684bb1c">_pad_0x40_0x43</a>;                           </div>
<div class="line"><a name="l04826"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a15eb4f14cebcc9893424ceb4133670ff"> 4826</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a15eb4f14cebcc9893424ceb4133670ff">ddr_T_main_Probe_Filters_0_RouteIdBase</a>;   </div>
<div class="line"><a name="l04827"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a723b55e230e18867dfab39fe2a850ade"> 4827</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a723b55e230e18867dfab39fe2a850ade">ddr_T_main_Probe_Filters_0_RouteIdMask</a>;   </div>
<div class="line"><a name="l04828"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a75c3dbc3f6fe2c812f3b8eba728c7219"> 4828</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a75c3dbc3f6fe2c812f3b8eba728c7219">ddr_T_main_Probe_Filters_0_AddrBase_Low</a>;  </div>
<div class="line"><a name="l04829"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a7d204af4297d2a4482bfae03adedda1c"> 4829</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a7d204af4297d2a4482bfae03adedda1c">_pad_0x50_0x53</a>;                           </div>
<div class="line"><a name="l04830"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a53cab137d6f84548bdc663e50194b560"> 4830</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a53cab137d6f84548bdc663e50194b560">ddr_T_main_Probe_Filters_0_WindowSize</a>;    </div>
<div class="line"><a name="l04831"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a51e6b45082ace093804e706b051961d4"> 4831</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a51e6b45082ace093804e706b051961d4">ddr_T_main_Probe_Filters_0_SecurityBase</a>;  </div>
<div class="line"><a name="l04832"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#adca930b07af38037e0514ff23e67b6a3"> 4832</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#adca930b07af38037e0514ff23e67b6a3">ddr_T_main_Probe_Filters_0_SecurityMask</a>;  </div>
<div class="line"><a name="l04833"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#afc238d16b3812497ba4cd36973911415"> 4833</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#afc238d16b3812497ba4cd36973911415">ddr_T_main_Probe_Filters_0_Opcode</a>;        </div>
<div class="line"><a name="l04834"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a411f14b1300a97ab1e90e8465e077676"> 4834</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a411f14b1300a97ab1e90e8465e077676">ddr_T_main_Probe_Filters_0_Status</a>;        </div>
<div class="line"><a name="l04835"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a299d1d2caa5345446d6177292c03085c"> 4835</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a299d1d2caa5345446d6177292c03085c">ddr_T_main_Probe_Filters_0_Length</a>;        </div>
<div class="line"><a name="l04836"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a35e4fc0993a7a11cd1860198217c21d3"> 4836</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a35e4fc0993a7a11cd1860198217c21d3">ddr_T_main_Probe_Filters_0_Urgency</a>;       </div>
<div class="line"><a name="l04837"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a814e03a688f1305a4392b006a7d3f417"> 4837</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a814e03a688f1305a4392b006a7d3f417">_pad_0x70_0x7f</a>[4];                        </div>
<div class="line"><a name="l04838"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#af3359ac8edcc3b1c52be3ba7e9e025dd"> 4838</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#af3359ac8edcc3b1c52be3ba7e9e025dd">ddr_T_main_Probe_Filters_1_RouteIdBase</a>;   </div>
<div class="line"><a name="l04839"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a05de6bed3d2df41a938b7dcacffcfcc1"> 4839</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a05de6bed3d2df41a938b7dcacffcfcc1">ddr_T_main_Probe_Filters_1_RouteIdMask</a>;   </div>
<div class="line"><a name="l04840"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ad2ecdd47225d993c8285b5e6959644f7"> 4840</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ad2ecdd47225d993c8285b5e6959644f7">ddr_T_main_Probe_Filters_1_AddrBase_Low</a>;  </div>
<div class="line"><a name="l04841"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a225855c066eb5320ed05f17f54830f9b"> 4841</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a225855c066eb5320ed05f17f54830f9b">_pad_0x8c_0x8f</a>;                           </div>
<div class="line"><a name="l04842"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a53fe80954c838118e62a2dcf7e2e41c2"> 4842</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a53fe80954c838118e62a2dcf7e2e41c2">ddr_T_main_Probe_Filters_1_WindowSize</a>;    </div>
<div class="line"><a name="l04843"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a298c022c855effa7f088385c75fb53b8"> 4843</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a298c022c855effa7f088385c75fb53b8">ddr_T_main_Probe_Filters_1_SecurityBase</a>;  </div>
<div class="line"><a name="l04844"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#afaec098640ea5095a9b791cc6522318f"> 4844</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#afaec098640ea5095a9b791cc6522318f">ddr_T_main_Probe_Filters_1_SecurityMask</a>;  </div>
<div class="line"><a name="l04845"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a419647f5118562ce5f0bc69104eecab4"> 4845</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a419647f5118562ce5f0bc69104eecab4">ddr_T_main_Probe_Filters_1_Opcode</a>;        </div>
<div class="line"><a name="l04846"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#adb02a1dbc1932d9636f991f94e4fe8e4"> 4846</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#adb02a1dbc1932d9636f991f94e4fe8e4">ddr_T_main_Probe_Filters_1_Status</a>;        </div>
<div class="line"><a name="l04847"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a3982d9cd4bc651fb4e3cf128461d526f"> 4847</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a3982d9cd4bc651fb4e3cf128461d526f">ddr_T_main_Probe_Filters_1_Length</a>;        </div>
<div class="line"><a name="l04848"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ae714027839755ca08e839ca5620da756"> 4848</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ae714027839755ca08e839ca5620da756">ddr_T_main_Probe_Filters_1_Urgency</a>;       </div>
<div class="line"><a name="l04849"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a8f96e6672f13a3286c48f630bc4de553"> 4849</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a8f96e6672f13a3286c48f630bc4de553">_pad_0xac_0xbb</a>[4];                        </div>
<div class="line"><a name="l04850"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a8b6f100b8ed4d2d450d58b21f2e8db30"> 4850</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a8b6f100b8ed4d2d450d58b21f2e8db30">ddr_T_main_Probe_Filters_2_RouteIdBase</a>;   </div>
<div class="line"><a name="l04851"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aedac7c29bf006f8af8cbc9f8425a4b0f"> 4851</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aedac7c29bf006f8af8cbc9f8425a4b0f">ddr_T_main_Probe_Filters_2_RouteIdMask</a>;   </div>
<div class="line"><a name="l04852"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a61409bdb5324a188a2bc8bfe8fada2c6"> 4852</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a61409bdb5324a188a2bc8bfe8fada2c6">ddr_T_main_Probe_Filters_2_AddrBase_Low</a>;  </div>
<div class="line"><a name="l04853"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a9e5f0b90d890532ce967d9adf5bb806b"> 4853</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a9e5f0b90d890532ce967d9adf5bb806b">_pad_0xc8_0xcb</a>;                           </div>
<div class="line"><a name="l04854"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a62617070b3b1bd221812fe395cd6cb7b"> 4854</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a62617070b3b1bd221812fe395cd6cb7b">ddr_T_main_Probe_Filters_2_WindowSize</a>;    </div>
<div class="line"><a name="l04855"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a435c42c4f2b21a4aa3e9a55d5dba425d"> 4855</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a435c42c4f2b21a4aa3e9a55d5dba425d">ddr_T_main_Probe_Filters_2_SecurityBase</a>;  </div>
<div class="line"><a name="l04856"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ade34ad5850e2312ffa700ca353fa051f"> 4856</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ade34ad5850e2312ffa700ca353fa051f">ddr_T_main_Probe_Filters_2_SecurityMask</a>;  </div>
<div class="line"><a name="l04857"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a44957e42356d3fa35100c5f20df9f3c2"> 4857</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a44957e42356d3fa35100c5f20df9f3c2">ddr_T_main_Probe_Filters_2_Opcode</a>;        </div>
<div class="line"><a name="l04858"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a6577357e3d536a31ce75caa0e24421c8"> 4858</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a6577357e3d536a31ce75caa0e24421c8">ddr_T_main_Probe_Filters_2_Status</a>;        </div>
<div class="line"><a name="l04859"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0f6184e9846f3a03a3f83f361e411b6a"> 4859</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0f6184e9846f3a03a3f83f361e411b6a">ddr_T_main_Probe_Filters_2_Length</a>;        </div>
<div class="line"><a name="l04860"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a342da496faa5fcd16c26252ceb5796be"> 4860</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a342da496faa5fcd16c26252ceb5796be">ddr_T_main_Probe_Filters_2_Urgency</a>;       </div>
<div class="line"><a name="l04861"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a1f420c293dd7299adfbf6a7b451c9b59"> 4861</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a1f420c293dd7299adfbf6a7b451c9b59">_pad_0xe8_0xf7</a>[4];                        </div>
<div class="line"><a name="l04862"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a9f81e34a97a09bdcde260db3893660b0"> 4862</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a9f81e34a97a09bdcde260db3893660b0">ddr_T_main_Probe_Filters_3_RouteIdBase</a>;   </div>
<div class="line"><a name="l04863"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a299195ac238c478cf86b58c173be3d88"> 4863</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a299195ac238c478cf86b58c173be3d88">ddr_T_main_Probe_Filters_3_RouteIdMask</a>;   </div>
<div class="line"><a name="l04864"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a8f503c4c874ed23bb5c4cf2cf42b829f"> 4864</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a8f503c4c874ed23bb5c4cf2cf42b829f">ddr_T_main_Probe_Filters_3_AddrBase_Low</a>;  </div>
<div class="line"><a name="l04865"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0faf0b748c83ca3c218dd8c8391bd105"> 4865</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a0faf0b748c83ca3c218dd8c8391bd105">_pad_0x104_0x107</a>;                         </div>
<div class="line"><a name="l04866"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a79c8826d186c22987947e210363a3853"> 4866</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a79c8826d186c22987947e210363a3853">ddr_T_main_Probe_Filters_3_WindowSize</a>;    </div>
<div class="line"><a name="l04867"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a47e93aec12743d3784a35414667d9fbf"> 4867</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a47e93aec12743d3784a35414667d9fbf">ddr_T_main_Probe_Filters_3_SecurityBase</a>;  </div>
<div class="line"><a name="l04868"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a3d15ea60a4a2f4a1a4f27984eb9ac96f"> 4868</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a3d15ea60a4a2f4a1a4f27984eb9ac96f">ddr_T_main_Probe_Filters_3_SecurityMask</a>;  </div>
<div class="line"><a name="l04869"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ae7a2e132b8f2f8a003027bb71a5f3ef8"> 4869</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ae7a2e132b8f2f8a003027bb71a5f3ef8">ddr_T_main_Probe_Filters_3_Opcode</a>;        </div>
<div class="line"><a name="l04870"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a64cf4c02c9f73c80eb20a2afc010c5ed"> 4870</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a64cf4c02c9f73c80eb20a2afc010c5ed">ddr_T_main_Probe_Filters_3_Status</a>;        </div>
<div class="line"><a name="l04871"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a3c546ecddd943aafe91629102b8bc6cb"> 4871</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a3c546ecddd943aafe91629102b8bc6cb">ddr_T_main_Probe_Filters_3_Length</a>;        </div>
<div class="line"><a name="l04872"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a7e8b68948ef99e8e44124952dc270d5c"> 4872</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a7e8b68948ef99e8e44124952dc270d5c">ddr_T_main_Probe_Filters_3_Urgency</a>;       </div>
<div class="line"><a name="l04873"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a5dd7d4e72f32aebcddd288aad66621a8"> 4873</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a5dd7d4e72f32aebcddd288aad66621a8">_pad_0x124_0x137</a>[5];                      </div>
<div class="line"><a name="l04874"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a03274718323e198955485e24a8459797"> 4874</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a03274718323e198955485e24a8459797">ddr_T_main_Probe_Counters_0_Src</a>;          </div>
<div class="line"><a name="l04875"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#add1af62101d69e9e1ad54a0ce4b9b566"> 4875</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#add1af62101d69e9e1ad54a0ce4b9b566">ddr_T_main_Probe_Counters_0_AlarmMode</a>;    </div>
<div class="line"><a name="l04876"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a01886b20fc5504b367517ceed537da57"> 4876</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a01886b20fc5504b367517ceed537da57">ddr_T_main_Probe_Counters_0_Val</a>;          </div>
<div class="line"><a name="l04877"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a55a6cecb170563e74216c6b51201cff3"> 4877</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a55a6cecb170563e74216c6b51201cff3">_pad_0x144_0x14b</a>[2];                      </div>
<div class="line"><a name="l04878"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#af89cc6cb2b65e35bece48fdd9c88452c"> 4878</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#af89cc6cb2b65e35bece48fdd9c88452c">ddr_T_main_Probe_Counters_1_Src</a>;          </div>
<div class="line"><a name="l04879"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a421843364c5ae4d2de82cc5d95f49578"> 4879</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#a421843364c5ae4d2de82cc5d95f49578">ddr_T_main_Probe_Counters_1_AlarmMode</a>;    </div>
<div class="line"><a name="l04880"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aceb2ccf912ab3a3f245e14063cf786f2"> 4880</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#aceb2ccf912ab3a3f245e14063cf786f2">ddr_T_main_Probe_Counters_1_Val</a>;          </div>
<div class="line"><a name="l04881"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ace4ab57a588a41c18516a986d616efdb"> 4881</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#ace4ab57a588a41c18516a986d616efdb">_pad_0x158_0x400</a>[170];                    </div>
<div class="line"><a name="l04882"></a><span class="lineno"> 4882</span>&#160;};</div>
<div class="line"><a name="l04883"></a><span class="lineno"> 4883</span>&#160;</div>
<div class="line"><a name="l04885"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#gada4a6c305ff89c355af277000007fc3e"> 4885</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b__raw__s">ALT_NOC_MPU_DDR_T_PRB_raw_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b__raw__s">ALT_NOC_MPU_DDR_T_PRB_raw_t</a>;</div>
<div class="line"><a name="l04886"></a><span class="lineno"> 4886</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04887"></a><span class="lineno"> 4887</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04913"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga4210fa3f0491d9ea250af8af5f0cbc9b"> 4913</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_LSB        0</span></div>
<div class="line"><a name="l04914"></a><span class="lineno"> 4914</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04915"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga11c9c73ac59145f08c1fbdf1adb4027a"> 4915</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_MSB        7</span></div>
<div class="line"><a name="l04916"></a><span class="lineno"> 4916</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04917"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga0d837ab56d84c2779aebd3328de844bf"> 4917</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_WIDTH      8</span></div>
<div class="line"><a name="l04918"></a><span class="lineno"> 4918</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04919"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gae5eb7fdbdbc06d84cf3ac0d09485b0eb"> 4919</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_SET_MSK    0x000000ff</span></div>
<div class="line"><a name="l04920"></a><span class="lineno"> 4920</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04921"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gaec766273cfae8f535f7c0a78a08c35a3"> 4921</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_CLR_MSK    0xffffff00</span></div>
<div class="line"><a name="l04922"></a><span class="lineno"> 4922</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04923"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga20f342b653a786b5ba85ba40e0f945eb"> 4923</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_RESET      0x2</span></div>
<div class="line"><a name="l04924"></a><span class="lineno"> 4924</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04925"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga48e4ba6d1250291a799cd7ce97390c89"> 4925</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_GET(value) (((value) &amp; 0x000000ff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l04926"></a><span class="lineno"> 4926</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04927"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gace14dd0cc8824f1ae8f48e9cb08db32b"> 4927</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_TYPEID_SET(value) (((value) &lt;&lt; 0) &amp; 0x000000ff)</span></div>
<div class="line"><a name="l04928"></a><span class="lineno"> 4928</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04938"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gad03774f0f3bc488f063a5f9d26393fb3"> 4938</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_LSB        8</span></div>
<div class="line"><a name="l04939"></a><span class="lineno"> 4939</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04940"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga755f947a24f05c51d3249bc26c2556ab"> 4940</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_MSB        31</span></div>
<div class="line"><a name="l04941"></a><span class="lineno"> 4941</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04942"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga0003bb7d69a65cca06062ab2d3f16c7a"> 4942</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_WIDTH      24</span></div>
<div class="line"><a name="l04943"></a><span class="lineno"> 4943</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04944"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga77bc1725d895dd7d0390b446a4582c73"> 4944</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_SET_MSK    0xffffff00</span></div>
<div class="line"><a name="l04945"></a><span class="lineno"> 4945</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04946"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gaeb92847d0622c44ca8bbd2bcf117cf36"> 4946</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_CLR_MSK    0x000000ff</span></div>
<div class="line"><a name="l04947"></a><span class="lineno"> 4947</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04948"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gaca49959c81968d39a0c84919259eb5bc"> 4948</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_RESET      0x7242e2</span></div>
<div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04950"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gaed582a03b7c3a14a62d112c58caa1534"> 4950</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_GET(value) (((value) &amp; 0xffffff00) &gt;&gt; 8)</span></div>
<div class="line"><a name="l04951"></a><span class="lineno"> 4951</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04952"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gaedb82ceae5a3ff8b61b94263acf9d0e0"> 4952</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_CHECKSUM_SET(value) (((value) &lt;&lt; 8) &amp; 0xffffff00)</span></div>
<div class="line"><a name="l04953"></a><span class="lineno"> 4953</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04954"></a><span class="lineno"> 4954</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l04955"></a><span class="lineno"> 4955</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04965"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html"> 4965</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_COREID_s</a></div>
<div class="line"><a name="l04966"></a><span class="lineno"> 4966</span>&#160;{</div>
<div class="line"><a name="l04967"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#a86e9fbe18705db481a1b23383f9a5057"> 4967</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#a86e9fbe18705db481a1b23383f9a5057">CORETYPEID</a>   :  8;  </div>
<div class="line"><a name="l04968"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#afc5c06a81ac8bd9f185e432b57e06e0b"> 4968</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#afc5c06a81ac8bd9f185e432b57e06e0b">CORECHECKSUM</a> : 24;  </div>
<div class="line"><a name="l04969"></a><span class="lineno"> 4969</span>&#160;};</div>
<div class="line"><a name="l04970"></a><span class="lineno"> 4970</span>&#160;</div>
<div class="line"><a name="l04972"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gafd13e7317beea417b71a099403ed5487"> 4972</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_COREID_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_COREID_t</a>;</div>
<div class="line"><a name="l04973"></a><span class="lineno"> 4973</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l04974"></a><span class="lineno"> 4974</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04976"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#gae74a7592231c0fc8b534e7a75b59d1e9"> 4976</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_RESET       0x7242e202</span></div>
<div class="line"><a name="l04977"></a><span class="lineno"> 4977</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l04978"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#ga1f85fa13d57ba2cdf5bc69fd7103128d"> 4978</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_COREID_OFST        0x0</span></div>
<div class="line"><a name="l04979"></a><span class="lineno"> 4979</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05000"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#gade613ae2283aea0653a0ea5288868e7b"> 5000</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_UID_LSB        0</span></div>
<div class="line"><a name="l05001"></a><span class="lineno"> 5001</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05002"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga122e90c49993e84cdca3ab1b5b3033c2"> 5002</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_UID_MSB        7</span></div>
<div class="line"><a name="l05003"></a><span class="lineno"> 5003</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05004"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga7ff81e6f314369c50a55466ef79d5348"> 5004</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_UID_WIDTH      8</span></div>
<div class="line"><a name="l05005"></a><span class="lineno"> 5005</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05006"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga114a07d109b5b8e67e55e78c2b3a58b4"> 5006</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_UID_SET_MSK    0x000000ff</span></div>
<div class="line"><a name="l05007"></a><span class="lineno"> 5007</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05008"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga7c5f5d32c74be14555f5bcfa65eba855"> 5008</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_UID_CLR_MSK    0xffffff00</span></div>
<div class="line"><a name="l05009"></a><span class="lineno"> 5009</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05010"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga3603b0de318786415524dc4a7f0d943d"> 5010</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_UID_RESET      0x0</span></div>
<div class="line"><a name="l05011"></a><span class="lineno"> 5011</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05012"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#gab1a4ec2e765cfb4a52614c0b0fe13f7b"> 5012</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_UID_GET(value) (((value) &amp; 0x000000ff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l05013"></a><span class="lineno"> 5013</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05014"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga94ec996978c46745e26caea5a1363806"> 5014</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_UID_SET(value) (((value) &lt;&lt; 0) &amp; 0x000000ff)</span></div>
<div class="line"><a name="l05015"></a><span class="lineno"> 5015</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05026"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga240db0d0cdea04be156c57ce8e96a98f"> 5026</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_FLEXNOCID_LSB        8</span></div>
<div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05028"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#gaa93a2671ba321827fb094c89c776a103"> 5028</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_FLEXNOCID_MSB        31</span></div>
<div class="line"><a name="l05029"></a><span class="lineno"> 5029</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05030"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga4236c8ee246408435a81639d7c3f2140"> 5030</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_FLEXNOCID_WIDTH      24</span></div>
<div class="line"><a name="l05031"></a><span class="lineno"> 5031</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05032"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga0b2aac30dcf216513e2cb4fe98ae7498"> 5032</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_FLEXNOCID_SET_MSK    0xffffff00</span></div>
<div class="line"><a name="l05033"></a><span class="lineno"> 5033</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05034"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga7395f8a451501966f223a430cffe6d42"> 5034</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_FLEXNOCID_CLR_MSK    0x000000ff</span></div>
<div class="line"><a name="l05035"></a><span class="lineno"> 5035</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05036"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#gadf62a8f95dd84c4ad2238121559f8461"> 5036</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_FLEXNOCID_RESET      0x129ff</span></div>
<div class="line"><a name="l05037"></a><span class="lineno"> 5037</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05038"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#gac0367fa9984ec4fce16fe6dcb58fe221"> 5038</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_FLEXNOCID_GET(value) (((value) &amp; 0xffffff00) &gt;&gt; 8)</span></div>
<div class="line"><a name="l05039"></a><span class="lineno"> 5039</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05040"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga07174dd0e1d5631f81034c620397ca73"> 5040</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_FLEXNOCID_SET(value) (((value) &lt;&lt; 8) &amp; 0xffffff00)</span></div>
<div class="line"><a name="l05041"></a><span class="lineno"> 5041</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05042"></a><span class="lineno"> 5042</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l05043"></a><span class="lineno"> 5043</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05053"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html"> 5053</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_REVID_s</a></div>
<div class="line"><a name="l05054"></a><span class="lineno"> 5054</span>&#160;{</div>
<div class="line"><a name="l05055"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#a952368eb192c9b440b54823f53f49b15"> 5055</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#a952368eb192c9b440b54823f53f49b15">USERID</a>    :  8;  </div>
<div class="line"><a name="l05056"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#a1c66a1012d699dfddf8c8240df55ffb4"> 5056</a></span>&#160;    <span class="keyword">const</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#a1c66a1012d699dfddf8c8240df55ffb4">FLEXNOCID</a> : 24;  </div>
<div class="line"><a name="l05057"></a><span class="lineno"> 5057</span>&#160;};</div>
<div class="line"><a name="l05058"></a><span class="lineno"> 5058</span>&#160;</div>
<div class="line"><a name="l05060"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga3959c91159da1ad6ff84830aea02c0f3"> 5060</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_REVID_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_REVID_t</a>;</div>
<div class="line"><a name="l05061"></a><span class="lineno"> 5061</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05062"></a><span class="lineno"> 5062</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05064"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#ga9e46d6259842f20d408e5ac22820f8ed"> 5064</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_RESET       0x0129ff00</span></div>
<div class="line"><a name="l05065"></a><span class="lineno"> 5065</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05066"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#gac4a69abaa59b67c3975369da33a275c9"> 5066</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_REVID_OFST        0x4</span></div>
<div class="line"><a name="l05067"></a><span class="lineno"> 5067</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05127"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gab79b12aae250b369b8b9695d60d67a33"> 5127</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R12_B3_C10    0x00</span></div>
<div class="line"><a name="l05128"></a><span class="lineno"> 5128</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05133"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaeff323b7068dd9ded2e34a4aba9ec436"> 5133</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R13_B3_C10    0x01</span></div>
<div class="line"><a name="l05134"></a><span class="lineno"> 5134</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05139"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga5d5d0f1cb72c366fd44b0780a47179c0"> 5139</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B3_C10    0x02</span></div>
<div class="line"><a name="l05140"></a><span class="lineno"> 5140</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05145"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga916263db0f91717737035264293a982d"> 5145</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C10    0x03</span></div>
<div class="line"><a name="l05146"></a><span class="lineno"> 5146</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05151"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gac75fd5faa7b2b345cf63a9bafa21f38f"> 5151</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B3_C10    0x04</span></div>
<div class="line"><a name="l05152"></a><span class="lineno"> 5152</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05157"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gabf89aa14f0ed6780c06f681a53c678a1"> 5157</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R17_B3_C10    0x05</span></div>
<div class="line"><a name="l05158"></a><span class="lineno"> 5158</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05163"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gae2782b99ccade326b3efac68bc378f2d"> 5163</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B3_C11    0x06</span></div>
<div class="line"><a name="l05164"></a><span class="lineno"> 5164</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05169"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga9dbcf8769cafc31b850cba3bebf7456c"> 5169</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C11    0x07</span></div>
<div class="line"><a name="l05170"></a><span class="lineno"> 5170</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05175"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4fd0503da5a5b68fa9478b05a22c9f6c"> 5175</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B3_C11    0x08</span></div>
<div class="line"><a name="l05176"></a><span class="lineno"> 5176</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05181"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gac3a8fc5f37f80879a233a65659ef134b"> 5181</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B3_C12    0x09</span></div>
<div class="line"><a name="l05182"></a><span class="lineno"> 5182</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05187"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga7b70fc0653a9725cbef00b6dd9da334f"> 5187</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R14_B4_C10    0x0A</span></div>
<div class="line"><a name="l05188"></a><span class="lineno"> 5188</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05193"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga8186a5a40790097365b7d95eea1fbbc0"> 5193</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R15_B4_C10    0x0B</span></div>
<div class="line"><a name="l05194"></a><span class="lineno"> 5194</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05199"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga326b589af67e2509e1206b2cdeb0ffc6"> 5199</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R16_B4_C10    0x0C</span></div>
<div class="line"><a name="l05200"></a><span class="lineno"> 5200</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05205"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gafe7f4e2b08e22f64b96fb5ab3b49fe67"> 5205</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_R17_B4_C10    0x0D</span></div>
<div class="line"><a name="l05206"></a><span class="lineno"> 5206</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05211"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaf8bc9400950fa6e16a7869e60713b96c"> 5211</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R12_C10    0x0E</span></div>
<div class="line"><a name="l05212"></a><span class="lineno"> 5212</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05217"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4525963f8539e87bbdafcbb569a03d40"> 5217</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R13_C10    0x0F</span></div>
<div class="line"><a name="l05218"></a><span class="lineno"> 5218</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05223"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga3ee8314e43023f65bc1b84534473ff5c"> 5223</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R14_C10    0x10</span></div>
<div class="line"><a name="l05224"></a><span class="lineno"> 5224</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05229"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga051b1d31ad9b58814eb72210668fbbff"> 5229</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C10    0x11</span></div>
<div class="line"><a name="l05230"></a><span class="lineno"> 5230</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05235"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga0c3f6a571e6ef256e253779362ca441c"> 5235</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R16_C10    0x12</span></div>
<div class="line"><a name="l05236"></a><span class="lineno"> 5236</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05241"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4c8e590c2673e2203894d6799fc38231"> 5241</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R17_C10    0x13</span></div>
<div class="line"><a name="l05242"></a><span class="lineno"> 5242</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05247"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga60c98216377885bca03ae1c73f3bff30"> 5247</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R14_C11    0x14</span></div>
<div class="line"><a name="l05248"></a><span class="lineno"> 5248</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05253"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga2304569995e41f12ca3e754ac6d101ec"> 5253</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C11    0x15</span></div>
<div class="line"><a name="l05254"></a><span class="lineno"> 5254</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05259"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga8a44a872b95f923456c8cbb0d9c6bc31"> 5259</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R16_C11    0x16</span></div>
<div class="line"><a name="l05260"></a><span class="lineno"> 5260</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05265"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga11b7a0d2bdb6bb32b231757af19e12c3"> 5265</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B3_R15_C12    0x17</span></div>
<div class="line"><a name="l05266"></a><span class="lineno"> 5266</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05271"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaeb305fdfa7a9dc7068670652e3799d50"> 5271</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R14_C10    0x18</span></div>
<div class="line"><a name="l05272"></a><span class="lineno"> 5272</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05277"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaf931665894b1962a2f24bea28c0b52da"> 5277</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R15_C10    0x19</span></div>
<div class="line"><a name="l05278"></a><span class="lineno"> 5278</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05283"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga43671ffed478fb3adaa595a8dc1039f5"> 5283</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R16_C10    0x1A</span></div>
<div class="line"><a name="l05284"></a><span class="lineno"> 5284</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05289"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga1718c58706e3a579dfe09dfcbe9e7538"> 5289</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_E_B4_R17_C10    0x1B</span></div>
<div class="line"><a name="l05290"></a><span class="lineno"> 5290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05292"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gab576dda24fe6368eb7ab7a831ddd041d"> 5292</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_LSB        0</span></div>
<div class="line"><a name="l05293"></a><span class="lineno"> 5293</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05294"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga692fb940bb9e48e8613d53ee60deadf5"> 5294</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_MSB        4</span></div>
<div class="line"><a name="l05295"></a><span class="lineno"> 5295</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05296"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga94729664300f3b31c30340da86ebe0ae"> 5296</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_WIDTH      5</span></div>
<div class="line"><a name="l05297"></a><span class="lineno"> 5297</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05298"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gafb01553c89e00e698adce6a3997a5897"> 5298</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_SET_MSK    0x0000001f</span></div>
<div class="line"><a name="l05299"></a><span class="lineno"> 5299</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05300"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga90285f8249c2728c61ede328a2452c95"> 5300</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_CLR_MSK    0xffffffe0</span></div>
<div class="line"><a name="l05301"></a><span class="lineno"> 5301</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05302"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga011c22edcf15c59fae0838ca05b2b663"> 5302</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_RESET      0x0</span></div>
<div class="line"><a name="l05303"></a><span class="lineno"> 5303</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05304"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#gaa108d6c4700311af55a2e2a8b2205abb"> 5304</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_GET(value) (((value) &amp; 0x0000001f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l05305"></a><span class="lineno"> 5305</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05306"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga86770fbae0b57b3457e8f0186048ce93"> 5306</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_DDRCONF_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000001f)</span></div>
<div class="line"><a name="l05307"></a><span class="lineno"> 5307</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05308"></a><span class="lineno"> 5308</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l05309"></a><span class="lineno"> 5309</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05319"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html"> 5319</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_s</a></div>
<div class="line"><a name="l05320"></a><span class="lineno"> 5320</span>&#160;{</div>
<div class="line"><a name="l05321"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#aaf2722cf46a447c9086a6436b0034519"> 5321</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#aaf2722cf46a447c9086a6436b0034519">DDRCONF</a> :  5;  </div>
<div class="line"><a name="l05322"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#a781043b3573852ae033573dded070c2b"> 5322</a></span>&#160;    uint32_t          : 27;  </div>
<div class="line"><a name="l05323"></a><span class="lineno"> 5323</span>&#160;};</div>
<div class="line"><a name="l05324"></a><span class="lineno"> 5324</span>&#160;</div>
<div class="line"><a name="l05326"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga4f5a6601c02c2cee0bd195745711df72"> 5326</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_t</a>;</div>
<div class="line"><a name="l05327"></a><span class="lineno"> 5327</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05328"></a><span class="lineno"> 5328</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05330"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga0eae4feae4e115e15051c56b9d8cff85"> 5330</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_RESET       0x00000000</span></div>
<div class="line"><a name="l05331"></a><span class="lineno"> 5331</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05332"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#ga0ffc001546dc0ad3da6ebb0d1261f860"> 5332</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_OFST        0x8</span></div>
<div class="line"><a name="l05333"></a><span class="lineno"> 5333</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05362"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga6b0628c55b0f6ba36b76d679594f0f8b"> 5362</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_LSB        0</span></div>
<div class="line"><a name="l05363"></a><span class="lineno"> 5363</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05364"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga1665498251b7784cd0b57ab89459a7c6"> 5364</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_MSB        5</span></div>
<div class="line"><a name="l05365"></a><span class="lineno"> 5365</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05366"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gadddda98f93916f9d8377bb891b97e586"> 5366</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_WIDTH      6</span></div>
<div class="line"><a name="l05367"></a><span class="lineno"> 5367</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05368"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gabb795cff7e68d987827732d08dbb074f"> 5368</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_SET_MSK    0x0000003f</span></div>
<div class="line"><a name="l05369"></a><span class="lineno"> 5369</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05370"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga239005dc2b3ca5979592473a7245c9e7"> 5370</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_CLR_MSK    0xffffffc0</span></div>
<div class="line"><a name="l05371"></a><span class="lineno"> 5371</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05372"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gae4cdca22d63777dfe0edcd2b6f25ca0b"> 5372</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_RESET      0x1c</span></div>
<div class="line"><a name="l05373"></a><span class="lineno"> 5373</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05374"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga419aaf9e5c6dec8a2f15cdabff5cdefc"> 5374</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_GET(value) (((value) &amp; 0x0000003f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l05375"></a><span class="lineno"> 5375</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05376"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga7093519a085c03848cc16bcef17403d9"> 5376</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_ACTTOACT_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000003f)</span></div>
<div class="line"><a name="l05377"></a><span class="lineno"> 5377</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05388"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga0cb0b8b202342e562dfd0ba1e565bf1d"> 5388</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_LSB        6</span></div>
<div class="line"><a name="l05389"></a><span class="lineno"> 5389</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05390"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga1f00b06aae1a0caa7aec197669b7318f"> 5390</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_MSB        11</span></div>
<div class="line"><a name="l05391"></a><span class="lineno"> 5391</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05392"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga2997ef44f27d95a6ec307d2bffe11858"> 5392</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_WIDTH      6</span></div>
<div class="line"><a name="l05393"></a><span class="lineno"> 5393</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05394"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga786c257dd2f9fad323c79e03e3bd0063"> 5394</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_SET_MSK    0x00000fc0</span></div>
<div class="line"><a name="l05395"></a><span class="lineno"> 5395</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05396"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gad8a0d581a3d4c27a9e25deacbbe65bda"> 5396</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_CLR_MSK    0xfffff03f</span></div>
<div class="line"><a name="l05397"></a><span class="lineno"> 5397</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05398"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga906d404bd6fd714f160cd609c3679d53"> 5398</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_RESET      0x13</span></div>
<div class="line"><a name="l05399"></a><span class="lineno"> 5399</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05400"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga7a0ec6adb396449bd038959918306e02"> 5400</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_GET(value) (((value) &amp; 0x00000fc0) &gt;&gt; 6)</span></div>
<div class="line"><a name="l05401"></a><span class="lineno"> 5401</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05402"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga76c9947ab6043e6a89a64e7809e24108"> 5402</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOMISS_SET(value) (((value) &lt;&lt; 6) &amp; 0x00000fc0)</span></div>
<div class="line"><a name="l05403"></a><span class="lineno"> 5403</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05414"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga3b468ea67ce326efb9e84a0d2f4aaffb"> 5414</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_LSB        12</span></div>
<div class="line"><a name="l05415"></a><span class="lineno"> 5415</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05416"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga815364e9e6194b9a6caa81087e64e5ca"> 5416</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_MSB        17</span></div>
<div class="line"><a name="l05417"></a><span class="lineno"> 5417</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05418"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga228b3eda0038ffd3974c8f6c58d6ec6e"> 5418</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_WIDTH      6</span></div>
<div class="line"><a name="l05419"></a><span class="lineno"> 5419</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05420"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaff3eef0940eddd7271b234ef2290f018"> 5420</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_SET_MSK    0x0003f000</span></div>
<div class="line"><a name="l05421"></a><span class="lineno"> 5421</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05422"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gae5334f828112243445109fdf10dc89ad"> 5422</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_CLR_MSK    0xfffc0fff</span></div>
<div class="line"><a name="l05423"></a><span class="lineno"> 5423</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05424"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaf4c78d97a8af3293cca2ee2df0fa8e8b"> 5424</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_RESET      0x21</span></div>
<div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05426"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga83da306576ea138534055b26572e9b9a"> 5426</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_GET(value) (((value) &amp; 0x0003f000) &gt;&gt; 12)</span></div>
<div class="line"><a name="l05427"></a><span class="lineno"> 5427</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05428"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gac4b72c2bf65d6d749e1d977663959d2e"> 5428</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTOMISS_SET(value) (((value) &lt;&lt; 12) &amp; 0x0003f000)</span></div>
<div class="line"><a name="l05429"></a><span class="lineno"> 5429</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05440"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga25b48890355cf15c7fcd75a793d514d1"> 5440</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_LSB        18</span></div>
<div class="line"><a name="l05441"></a><span class="lineno"> 5441</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05442"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga56eb754d9b35b358890cb84ad94ad666"> 5442</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_MSB        20</span></div>
<div class="line"><a name="l05443"></a><span class="lineno"> 5443</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05444"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaba9b9caa266bec7fb7b5ec630f89fbf3"> 5444</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_WIDTH      3</span></div>
<div class="line"><a name="l05445"></a><span class="lineno"> 5445</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05446"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga3b606f9abdfc3f5ba78d6c9758518f33"> 5446</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_SET_MSK    0x001c0000</span></div>
<div class="line"><a name="l05447"></a><span class="lineno"> 5447</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05448"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga956105938ee5fda42d4bb18055fe8d55"> 5448</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_CLR_MSK    0xffe3ffff</span></div>
<div class="line"><a name="l05449"></a><span class="lineno"> 5449</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05450"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaf7eb891165f6af2217f5bf3a36d135dc"> 5450</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_RESET      0x2</span></div>
<div class="line"><a name="l05451"></a><span class="lineno"> 5451</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05452"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga0973f7c70b334f856ac2dd1ca94ef058"> 5452</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_GET(value) (((value) &amp; 0x001c0000) &gt;&gt; 18)</span></div>
<div class="line"><a name="l05453"></a><span class="lineno"> 5453</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05454"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gad28943ec39e6864003565bb8a02a6a62"> 5454</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BURSTLEN_SET(value) (((value) &lt;&lt; 18) &amp; 0x001c0000)</span></div>
<div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05466"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gada0c2680b3236505c4b21f6f6d2cd4d3"> 5466</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_LSB        21</span></div>
<div class="line"><a name="l05467"></a><span class="lineno"> 5467</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05468"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga959a571bac54143a4628b1bf25d69fc5"> 5468</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_MSB        25</span></div>
<div class="line"><a name="l05469"></a><span class="lineno"> 5469</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05470"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gab49bb59a2c4850a794df30c80beeec7c"> 5470</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_WIDTH      5</span></div>
<div class="line"><a name="l05471"></a><span class="lineno"> 5471</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05472"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga6c3252f5cc00b99f92bb7fd44b67e7e3"> 5472</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_SET_MSK    0x03e00000</span></div>
<div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05474"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaea304af05d0fd0d79336175d57547ddd"> 5474</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_CLR_MSK    0xfc1fffff</span></div>
<div class="line"><a name="l05475"></a><span class="lineno"> 5475</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05476"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga32e4d3f99ee0fa6f13ad5755b4ac6402"> 5476</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_RESET      0x1</span></div>
<div class="line"><a name="l05477"></a><span class="lineno"> 5477</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05478"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gad51c97dc9d7a8fc9971b016a076d9f3a"> 5478</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_GET(value) (((value) &amp; 0x03e00000) &gt;&gt; 21)</span></div>
<div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05480"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaed3f4684bf9073f1abafe35aefcbf9da"> 5480</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RDTOWR_SET(value) (((value) &lt;&lt; 21) &amp; 0x03e00000)</span></div>
<div class="line"><a name="l05481"></a><span class="lineno"> 5481</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05492"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga7f103f91510fa8ff5e281a864596e925"> 5492</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_LSB        26</span></div>
<div class="line"><a name="l05493"></a><span class="lineno"> 5493</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05494"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga3588fb08f848c96ed707229e8a31a5e9"> 5494</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_MSB        30</span></div>
<div class="line"><a name="l05495"></a><span class="lineno"> 5495</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05496"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga9129516b76ef8d6f44c4b60e999df21c"> 5496</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_WIDTH      5</span></div>
<div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05498"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga6b78627646116ef7beb19df39c3cadc0"> 5498</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_SET_MSK    0x7c000000</span></div>
<div class="line"><a name="l05499"></a><span class="lineno"> 5499</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05500"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga0e30733f13be0cb290c5b837ea000d9f"> 5500</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_CLR_MSK    0x83ffffff</span></div>
<div class="line"><a name="l05501"></a><span class="lineno"> 5501</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05502"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga276e5c26cb63ffa0f16d123d3515cb1d"> 5502</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_RESET      0xb</span></div>
<div class="line"><a name="l05503"></a><span class="lineno"> 5503</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05504"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gaed9155cc4226f6220cdbbf8596f8662e"> 5504</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_GET(value) (((value) &amp; 0x7c000000) &gt;&gt; 26)</span></div>
<div class="line"><a name="l05505"></a><span class="lineno"> 5505</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05506"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga5a4b697ad5934cbb888488b517c2f6fd"> 5506</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_WRTORD_SET(value) (((value) &lt;&lt; 26) &amp; 0x7c000000)</span></div>
<div class="line"><a name="l05507"></a><span class="lineno"> 5507</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05517"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga709e858651f5443333661f7c6c83ba48"> 5517</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_LSB        31</span></div>
<div class="line"><a name="l05518"></a><span class="lineno"> 5518</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05519"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gac59c37ddacf29b2e3b0500318d7466a8"> 5519</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_MSB        31</span></div>
<div class="line"><a name="l05520"></a><span class="lineno"> 5520</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05521"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gafb5d8146ddf63c39b15a13400f8a2fd0"> 5521</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_WIDTH      1</span></div>
<div class="line"><a name="l05522"></a><span class="lineno"> 5522</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05523"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga439329bc11151fd7638ce88adfa4f0a5"> 5523</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_SET_MSK    0x80000000</span></div>
<div class="line"><a name="l05524"></a><span class="lineno"> 5524</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05525"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga2c372a2cf5946468a32f00bb29555131"> 5525</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_CLR_MSK    0x7fffffff</span></div>
<div class="line"><a name="l05526"></a><span class="lineno"> 5526</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05527"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#gae77ce2ac3890d07ed436e497e31686ea"> 5527</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_RESET      0x1</span></div>
<div class="line"><a name="l05528"></a><span class="lineno"> 5528</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05529"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga2f2e43755efa48e3468726a9736c2403"> 5529</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_GET(value) (((value) &amp; 0x80000000) &gt;&gt; 31)</span></div>
<div class="line"><a name="l05530"></a><span class="lineno"> 5530</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05531"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga9ef8e24526b2f4475139eaa0f66e2359"> 5531</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_BWRATIO_SET(value) (((value) &lt;&lt; 31) &amp; 0x80000000)</span></div>
<div class="line"><a name="l05532"></a><span class="lineno"> 5532</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05533"></a><span class="lineno"> 5533</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l05534"></a><span class="lineno"> 5534</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05544"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html"> 5544</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_s</a></div>
<div class="line"><a name="l05545"></a><span class="lineno"> 5545</span>&#160;{</div>
<div class="line"><a name="l05546"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#a6b1efb684acc1dbe4683657053c8dec8"> 5546</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#a6b1efb684acc1dbe4683657053c8dec8">ACTTOACT</a> :  6;  </div>
<div class="line"><a name="l05547"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#a6ace0ac44e402751b45dfaf85d1c56d6"> 5547</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#a6ace0ac44e402751b45dfaf85d1c56d6">RDTOMISS</a> :  6;  </div>
<div class="line"><a name="l05548"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#aa9845a4c2062ddf0e7700a691ed1dbc9"> 5548</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#aa9845a4c2062ddf0e7700a691ed1dbc9">WRTOMISS</a> :  6;  </div>
<div class="line"><a name="l05549"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#afeb719af1a6840491a735bec1c6178b0"> 5549</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#afeb719af1a6840491a735bec1c6178b0">BURSTLEN</a> :  3;  </div>
<div class="line"><a name="l05550"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#acda98a2a3eb11e0fa734854d5537efe9"> 5550</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#acda98a2a3eb11e0fa734854d5537efe9">RDTOWR</a>   :  5;  </div>
<div class="line"><a name="l05551"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ad9a9973c30a3bbc83b6c0379eeb3a980"> 5551</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ad9a9973c30a3bbc83b6c0379eeb3a980">WRTORD</a>   :  5;  </div>
<div class="line"><a name="l05552"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#a44dd03bb11e64a1a8040999fe208e211"> 5552</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#a44dd03bb11e64a1a8040999fe208e211">BWRATIO</a>  :  1;  </div>
<div class="line"><a name="l05553"></a><span class="lineno"> 5553</span>&#160;};</div>
<div class="line"><a name="l05554"></a><span class="lineno"> 5554</span>&#160;</div>
<div class="line"><a name="l05556"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga3da52dee3750315d37446fe01e710b87"> 5556</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_t</a>;</div>
<div class="line"><a name="l05557"></a><span class="lineno"> 5557</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05560"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga4beca5e52c80f72da7634d1de623f900"> 5560</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_RESET       0xac2a14dc</span></div>
<div class="line"><a name="l05561"></a><span class="lineno"> 5561</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05562"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#ga0e8125f7b14e4846e57e039cc1e6a603"> 5562</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_OFST        0xc</span></div>
<div class="line"><a name="l05563"></a><span class="lineno"> 5563</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05588"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga53b7dd07ce2d3024579b593b752c8b9e"> 5588</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_AUTOPRECHARGE_LSB        0</span></div>
<div class="line"><a name="l05589"></a><span class="lineno"> 5589</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05590"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga5163ecc51af0532c5cea74a25d102db3"> 5590</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_AUTOPRECHARGE_MSB        0</span></div>
<div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05592"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga3d846be9dca8af849c514d36a0a49a91"> 5592</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_AUTOPRECHARGE_WIDTH      1</span></div>
<div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05594"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga753dc07a4504fd0d82b947acb00b4596"> 5594</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_AUTOPRECHARGE_SET_MSK    0x00000001</span></div>
<div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05596"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga76839821effe858ce9e040df8cc5ec95"> 5596</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_AUTOPRECHARGE_CLR_MSK    0xfffffffe</span></div>
<div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05598"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga572faa3a964c253c54b16a57fa1ed228"> 5598</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_AUTOPRECHARGE_RESET      0x0</span></div>
<div class="line"><a name="l05599"></a><span class="lineno"> 5599</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05600"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga46f11bb2b7f7ed263c821603a79e5977"> 5600</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_AUTOPRECHARGE_GET(value) (((value) &amp; 0x00000001) &gt;&gt; 0)</span></div>
<div class="line"><a name="l05601"></a><span class="lineno"> 5601</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05602"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga7d25502223a7818c27abdcb804e33e19"> 5602</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_AUTOPRECHARGE_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000001)</span></div>
<div class="line"><a name="l05603"></a><span class="lineno"> 5603</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05613"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#gafb51845c3d6f6fef0c791a4fc605bfa1"> 5613</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_BWRATIOEXTENDED_LSB        1</span></div>
<div class="line"><a name="l05614"></a><span class="lineno"> 5614</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05615"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga22821821c56731632a58a5a4cfa1ce57"> 5615</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_BWRATIOEXTENDED_MSB        1</span></div>
<div class="line"><a name="l05616"></a><span class="lineno"> 5616</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05617"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#gacf5fde36cd3458415f3777acfd906f4e"> 5617</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_BWRATIOEXTENDED_WIDTH      1</span></div>
<div class="line"><a name="l05618"></a><span class="lineno"> 5618</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05619"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga184597c758acbc45903443bbf4eb58be"> 5619</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_BWRATIOEXTENDED_SET_MSK    0x00000002</span></div>
<div class="line"><a name="l05620"></a><span class="lineno"> 5620</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05621"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga5358f5d05956d5817d66df9938d0fd9f"> 5621</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_BWRATIOEXTENDED_CLR_MSK    0xfffffffd</span></div>
<div class="line"><a name="l05622"></a><span class="lineno"> 5622</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05623"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga6052af362ac9f527def40ff9bfb0d4a2"> 5623</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_BWRATIOEXTENDED_RESET      0x0</span></div>
<div class="line"><a name="l05624"></a><span class="lineno"> 5624</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05625"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#gaaad02a4520f090d9464a441d404d06ab"> 5625</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_BWRATIOEXTENDED_GET(value) (((value) &amp; 0x00000002) &gt;&gt; 1)</span></div>
<div class="line"><a name="l05626"></a><span class="lineno"> 5626</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05627"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga2906777d77e1b9184cd793ab64811a08"> 5627</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_BWRATIOEXTENDED_SET(value) (((value) &lt;&lt; 1) &amp; 0x00000002)</span></div>
<div class="line"><a name="l05628"></a><span class="lineno"> 5628</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05629"></a><span class="lineno"> 5629</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l05630"></a><span class="lineno"> 5630</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05640"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html"> 5640</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d__s">ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_s</a></div>
<div class="line"><a name="l05641"></a><span class="lineno"> 5641</span>&#160;{</div>
<div class="line"><a name="l05642"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#aaf950a506071b3ed37e81d67a966a73f"> 5642</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#aaf950a506071b3ed37e81d67a966a73f">AUTOPRECHARGE</a>   :  1;  </div>
<div class="line"><a name="l05643"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#a224da950e05abd1b9c6ba2cb6ee61bf8"> 5643</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#a224da950e05abd1b9c6ba2cb6ee61bf8">BWRATIOEXTENDED</a> :  1;  </div>
<div class="line"><a name="l05644"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ad1029e058713a22684f08f77390b9ced"> 5644</a></span>&#160;    uint32_t                  : 30;  </div>
<div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;};</div>
<div class="line"><a name="l05646"></a><span class="lineno"> 5646</span>&#160;</div>
<div class="line"><a name="l05648"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#ga712c006a790e6ecbe7c2a13a3570df78"> 5648</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d__s">ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d__s">ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_t</a>;</div>
<div class="line"><a name="l05649"></a><span class="lineno"> 5649</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05650"></a><span class="lineno"> 5650</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05652"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#gaa304ebff546a19a85d90c9470c6591fb"> 5652</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_RESET       0x00000000</span></div>
<div class="line"><a name="l05653"></a><span class="lineno"> 5653</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05654"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#gab060550162df1aa2210113801f65d333"> 5654</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_OFST        0x10</span></div>
<div class="line"><a name="l05655"></a><span class="lineno"> 5655</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05677"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga23fee4aca506bc98f0759dced5d9a182"> 5677</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_LSB        0</span></div>
<div class="line"><a name="l05678"></a><span class="lineno"> 5678</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05679"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga522421402b0b5ccc7e7538d4fce8d8c0"> 5679</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_MSB        7</span></div>
<div class="line"><a name="l05680"></a><span class="lineno"> 5680</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05681"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#gab5d0a6d17069dec564b80e162aba5acf"> 5681</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_WIDTH      8</span></div>
<div class="line"><a name="l05682"></a><span class="lineno"> 5682</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05683"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga8963fa1fcd6dd75cf30692087924db4d"> 5683</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_SET_MSK    0x000000ff</span></div>
<div class="line"><a name="l05684"></a><span class="lineno"> 5684</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05685"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga63b91aca584f5d942351c8cdfd797498"> 5685</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_CLR_MSK    0xffffff00</span></div>
<div class="line"><a name="l05686"></a><span class="lineno"> 5686</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05687"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga1795470ab2a86a913782107444e120e4"> 5687</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_RESET      0x13</span></div>
<div class="line"><a name="l05688"></a><span class="lineno"> 5688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05689"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga99c74b65f5e6c7d43e20566ac96b3ba1"> 5689</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_GET(value) (((value) &amp; 0x000000ff) &gt;&gt; 0)</span></div>
<div class="line"><a name="l05690"></a><span class="lineno"> 5690</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05691"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga3a629886559588e860ef5e038ef0c44c"> 5691</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RDLATENCY_SET(value) (((value) &lt;&lt; 0) &amp; 0x000000ff)</span></div>
<div class="line"><a name="l05692"></a><span class="lineno"> 5692</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l05694"></a><span class="lineno"> 5694</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05704"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html"> 5704</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y__s">ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_s</a></div>
<div class="line"><a name="l05705"></a><span class="lineno"> 5705</span>&#160;{</div>
<div class="line"><a name="l05706"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#a527e727e64b3b0755089791cd01f071a"> 5706</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#a527e727e64b3b0755089791cd01f071a">READLATENCY</a> :  8;  </div>
<div class="line"><a name="l05707"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#adb4f130b3dc1a06551b67ea5778bcd79"> 5707</a></span>&#160;    uint32_t              : 24;  </div>
<div class="line"><a name="l05708"></a><span class="lineno"> 5708</span>&#160;};</div>
<div class="line"><a name="l05709"></a><span class="lineno"> 5709</span>&#160;</div>
<div class="line"><a name="l05711"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga5bc4e3eadbe905d41611551cbf7195e6"> 5711</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y__s">ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y__s">ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_t</a>;</div>
<div class="line"><a name="l05712"></a><span class="lineno"> 5712</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05713"></a><span class="lineno"> 5713</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05715"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga3f2c1bdc4d828a6d44879d51ed07b29e"> 5715</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_RESET       0x00000013</span></div>
<div class="line"><a name="l05716"></a><span class="lineno"> 5716</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05717"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#ga10971e8f7126c9a256955b3799446999"> 5717</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_OFST        0x14</span></div>
<div class="line"><a name="l05718"></a><span class="lineno"> 5718</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05744"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga10b12a373a0fbbc798e0dbd9914d832d"> 5744</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_LSB        0</span></div>
<div class="line"><a name="l05745"></a><span class="lineno"> 5745</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05746"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga11b79ef0647257cde24a49ee916e21a2"> 5746</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_MSB        3</span></div>
<div class="line"><a name="l05747"></a><span class="lineno"> 5747</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05748"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga03fc4871bd1700e28b3a1438b62a57f8"> 5748</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_WIDTH      4</span></div>
<div class="line"><a name="l05749"></a><span class="lineno"> 5749</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05750"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga94dc7c34eb5d47cf31b1c9c3ccb364a1"> 5750</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_SET_MSK    0x0000000f</span></div>
<div class="line"><a name="l05751"></a><span class="lineno"> 5751</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05752"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gadb71e2ea439f8985dcbe95d0992b4864"> 5752</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_CLR_MSK    0xfffffff0</span></div>
<div class="line"><a name="l05753"></a><span class="lineno"> 5753</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05754"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gaaae664554b0452221af8f68e971d41ff"> 5754</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_RESET      0x2</span></div>
<div class="line"><a name="l05755"></a><span class="lineno"> 5755</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05756"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gab0992c94bdc598a5ff5ce80c95767a37"> 5756</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_GET(value) (((value) &amp; 0x0000000f) &gt;&gt; 0)</span></div>
<div class="line"><a name="l05757"></a><span class="lineno"> 5757</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05758"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga535e058539aa263b7fc9bdcd3c76f729"> 5758</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RRD_SET(value) (((value) &lt;&lt; 0) &amp; 0x0000000f)</span></div>
<div class="line"><a name="l05759"></a><span class="lineno"> 5759</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05769"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga1e82a30f762545d9ba31719fbf0df289"> 5769</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_LSB        4</span></div>
<div class="line"><a name="l05770"></a><span class="lineno"> 5770</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05771"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga9716e70d5be295e25ce04c72c24fdc5e"> 5771</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_MSB        9</span></div>
<div class="line"><a name="l05772"></a><span class="lineno"> 5772</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05773"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga4c0d1d31a02e958d65251ee92360f46d"> 5773</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_WIDTH      6</span></div>
<div class="line"><a name="l05774"></a><span class="lineno"> 5774</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05775"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga25ef46a4ed67d71424037cf2345fdf99"> 5775</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_SET_MSK    0x000003f0</span></div>
<div class="line"><a name="l05776"></a><span class="lineno"> 5776</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05777"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga0079257470d165494f3c23e9fa922bc6"> 5777</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_CLR_MSK    0xfffffc0f</span></div>
<div class="line"><a name="l05778"></a><span class="lineno"> 5778</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05779"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga7925eb5a152cad643ebefabc2c40acda"> 5779</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_RESET      0xd</span></div>
<div class="line"><a name="l05780"></a><span class="lineno"> 5780</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05781"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga3d81e7b5b1ee977bdb808e98e5661863"> 5781</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_GET(value) (((value) &amp; 0x000003f0) &gt;&gt; 4)</span></div>
<div class="line"><a name="l05782"></a><span class="lineno"> 5782</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05783"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gac401ce7203a4fb7015d88af945fc25fd"> 5783</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAW_SET(value) (((value) &lt;&lt; 4) &amp; 0x000003f0)</span></div>
<div class="line"><a name="l05784"></a><span class="lineno"> 5784</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05794"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga572d59174ff56ed8598d764d114f63d8"> 5794</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_LSB        10</span></div>
<div class="line"><a name="l05795"></a><span class="lineno"> 5795</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05796"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gab3eb24ee7e79a544c1d2c92fc00913a1"> 5796</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_MSB        10</span></div>
<div class="line"><a name="l05797"></a><span class="lineno"> 5797</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05798"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gabeb7abbc20c7b8b4b4a41dbdef1e8c43"> 5798</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_WIDTH      1</span></div>
<div class="line"><a name="l05799"></a><span class="lineno"> 5799</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05800"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga1a399362898d16a417c13c644c3ce134"> 5800</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_SET_MSK    0x00000400</span></div>
<div class="line"><a name="l05801"></a><span class="lineno"> 5801</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05802"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga6b1d37f0892315b96fa24488457fe784"> 5802</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_CLR_MSK    0xfffffbff</span></div>
<div class="line"><a name="l05803"></a><span class="lineno"> 5803</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05804"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga773a89d9e63f7ca948de96f02a32ec30"> 5804</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_RESET      0x1</span></div>
<div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05806"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gad9265c0804f4dc5efdd5e3b886daaf3b"> 5806</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_GET(value) (((value) &amp; 0x00000400) &gt;&gt; 10)</span></div>
<div class="line"><a name="l05807"></a><span class="lineno"> 5807</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05808"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga0b6e43e356d688c55c2d608f1504b4f8"> 5808</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_FAWBANK_SET(value) (((value) &lt;&lt; 10) &amp; 0x00000400)</span></div>
<div class="line"><a name="l05809"></a><span class="lineno"> 5809</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05810"></a><span class="lineno"> 5810</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l05811"></a><span class="lineno"> 5811</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05821"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html"> 5821</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_s</a></div>
<div class="line"><a name="l05822"></a><span class="lineno"> 5822</span>&#160;{</div>
<div class="line"><a name="l05823"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#a6bd7aa33482a4865bb602a950661d45a"> 5823</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#a6bd7aa33482a4865bb602a950661d45a">RRD</a>     :  4;  </div>
<div class="line"><a name="l05824"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#a620d1a17db6b40d5217171cd5522d473"> 5824</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#a620d1a17db6b40d5217171cd5522d473">FAW</a>     :  6;  </div>
<div class="line"><a name="l05825"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#a0fe407c39bb805875145f86d1e864a7f"> 5825</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#a0fe407c39bb805875145f86d1e864a7f">FAWBANK</a> :  1;  </div>
<div class="line"><a name="l05826"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#a90e32b7c4fb24f43cda8738e95ed34ef"> 5826</a></span>&#160;    uint32_t          : 21;  </div>
<div class="line"><a name="l05827"></a><span class="lineno"> 5827</span>&#160;};</div>
<div class="line"><a name="l05828"></a><span class="lineno"> 5828</span>&#160;</div>
<div class="line"><a name="l05830"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga947e8063ad6c7fb9a72a99ac593a3b88"> 5830</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_t</a>;</div>
<div class="line"><a name="l05831"></a><span class="lineno"> 5831</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05832"></a><span class="lineno"> 5832</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05834"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#gaffc102b29437760722e4897d1bf9a471"> 5834</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_RESET       0x000004d2</span></div>
<div class="line"><a name="l05835"></a><span class="lineno"> 5835</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05836"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#ga448af441beec46307ff60e9767a8f6ef"> 5836</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_OFST        0x38</span></div>
<div class="line"><a name="l05837"></a><span class="lineno"> 5837</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05864"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gaf9130c62e42840a640d739d182727032"> 5864</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_LSB        0</span></div>
<div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05866"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gaeca68f427648f4060d3d9bb7aec6b436"> 5866</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_MSB        1</span></div>
<div class="line"><a name="l05867"></a><span class="lineno"> 5867</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05868"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga9c197b95b2c157c4dfc22bd3b055e480"> 5868</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_WIDTH      2</span></div>
<div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05870"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga8c5ce4314d015ce7ce37f6b0a0e342c3"> 5870</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_SET_MSK    0x00000003</span></div>
<div class="line"><a name="l05871"></a><span class="lineno"> 5871</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05872"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga6b8d438e00b1205c256b5fa789181656"> 5872</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_CLR_MSK    0xfffffffc</span></div>
<div class="line"><a name="l05873"></a><span class="lineno"> 5873</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05874"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gacf8ffe92e888a7ccf0e4095d6b038f3f"> 5874</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_RESET      0x1</span></div>
<div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05876"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga748041f6a19b58238a7369c9d448a4e2"> 5876</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_GET(value) (((value) &amp; 0x00000003) &gt;&gt; 0)</span></div>
<div class="line"><a name="l05877"></a><span class="lineno"> 5877</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05878"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga1bde6052a12fd086d472e316b5b906f7"> 5878</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTORD_SET(value) (((value) &lt;&lt; 0) &amp; 0x00000003)</span></div>
<div class="line"><a name="l05879"></a><span class="lineno"> 5879</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05890"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gae991a34772bb6051ca7f9175d4981ed9"> 5890</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_LSB        2</span></div>
<div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05892"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga39751716c574004691652944c050abd3"> 5892</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_MSB        3</span></div>
<div class="line"><a name="l05893"></a><span class="lineno"> 5893</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05894"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gaaab4e0c3aeed5dc9438c6ef85d18ec43"> 5894</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_WIDTH      2</span></div>
<div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05896"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga4a077257b3fee33068404a3a535de9c5"> 5896</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_SET_MSK    0x0000000c</span></div>
<div class="line"><a name="l05897"></a><span class="lineno"> 5897</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05898"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga742f4e3fda854feb286965c995cb4313"> 5898</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_CLR_MSK    0xfffffff3</span></div>
<div class="line"><a name="l05899"></a><span class="lineno"> 5899</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05900"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga1426cb5950ba91942d3ec7b6b10c3644"> 5900</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_RESET      0x1</span></div>
<div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05902"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gaeedd704c2e50fbb6e41159797d39f608"> 5902</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_GET(value) (((value) &amp; 0x0000000c) &gt;&gt; 2)</span></div>
<div class="line"><a name="l05903"></a><span class="lineno"> 5903</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05904"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gada1527f39e0f6d68bb799d622cbc359c"> 5904</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSRDTOWR_SET(value) (((value) &lt;&lt; 2) &amp; 0x0000000c)</span></div>
<div class="line"><a name="l05905"></a><span class="lineno"> 5905</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05916"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga5965e4fbef1dc91b1b94054cbe0cf309"> 5916</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_LSB        4</span></div>
<div class="line"><a name="l05917"></a><span class="lineno"> 5917</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05918"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga87651920fbfd7f54dc69aa9c2c137cb2"> 5918</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_MSB        5</span></div>
<div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05920"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gab7c26afb8a504930137b6dc137648fee"> 5920</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_WIDTH      2</span></div>
<div class="line"><a name="l05921"></a><span class="lineno"> 5921</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05922"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga7c53ccf1394dcc7131963cc12bd6f4b9"> 5922</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_SET_MSK    0x00000030</span></div>
<div class="line"><a name="l05923"></a><span class="lineno"> 5923</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05924"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gacb40bc1aec908c6cdcd6b028b17ba30e"> 5924</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_CLR_MSK    0xffffffcf</span></div>
<div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05926"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga005f4466151b715d8c2b497e02aa4e50"> 5926</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_RESET      0x1</span></div>
<div class="line"><a name="l05927"></a><span class="lineno"> 5927</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05928"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga2c7e35c4f9affc62ac6dc5f1591ba119"> 5928</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_GET(value) (((value) &amp; 0x00000030) &gt;&gt; 4)</span></div>
<div class="line"><a name="l05929"></a><span class="lineno"> 5929</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05930"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga73b49debdfee21695a5eab07699c5370"> 5930</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_BUSWRTORD_SET(value) (((value) &lt;&lt; 4) &amp; 0x00000030)</span></div>
<div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05932"></a><span class="lineno"> 5932</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l05933"></a><span class="lineno"> 5933</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05943"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html"> 5943</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_s</a></div>
<div class="line"><a name="l05944"></a><span class="lineno"> 5944</span>&#160;{</div>
<div class="line"><a name="l05945"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#a2d5be7527838c86a11bdc149a4b24bae"> 5945</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#a2d5be7527838c86a11bdc149a4b24bae">BUSRDTORD</a> :  2;  </div>
<div class="line"><a name="l05946"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ac4c427de015acbf26ddc044b085ef96d"> 5946</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ac4c427de015acbf26ddc044b085ef96d">BUSRDTOWR</a> :  2;  </div>
<div class="line"><a name="l05947"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#a0f112276d12c2d846d04573ec9ec00ac"> 5947</a></span>&#160;    uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#a0f112276d12c2d846d04573ec9ec00ac">BUSWRTORD</a> :  2;  </div>
<div class="line"><a name="l05948"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#afd1e0ad77138f2dcc7822afe2617f119"> 5948</a></span>&#160;    uint32_t            : 26;  </div>
<div class="line"><a name="l05949"></a><span class="lineno"> 5949</span>&#160;};</div>
<div class="line"><a name="l05950"></a><span class="lineno"> 5950</span>&#160;</div>
<div class="line"><a name="l05952"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga8bfc842cd7b3795ade28462bd24c0aa3"> 5952</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_t</a>;</div>
<div class="line"><a name="l05953"></a><span class="lineno"> 5953</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05956"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#gadfbab1a7a0f54efe5aa014133c2256e9"> 5956</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_RESET       0x00000015</span></div>
<div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05958"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#ga01d2a9e91a00f0cf7b15e11b959d3214"> 5958</a></span>&#160;<span class="preprocessor">#define ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_OFST        0x3c</span></div>
<div class="line"><a name="l05959"></a><span class="lineno"> 5959</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor">#ifndef __ASSEMBLY__</span></div>
<div class="line"><a name="l05961"></a><span class="lineno"> 5961</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l05971"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html"> 5971</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d__s">ALT_NOC_MPU_DDR_T_SCHED_s</a></div>
<div class="line"><a name="l05972"></a><span class="lineno"> 5972</span>&#160;{</div>
<div class="line"><a name="l05973"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a34215bf637e84b8218ec900e076bae70"> 5973</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___c_o_r_e_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_COREID_t</a>     <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a34215bf637e84b8218ec900e076bae70">ddr_T_main_Scheduler_Id_CoreId</a>;      </div>
<div class="line"><a name="l05974"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#ab9b197824a92b097175edcc9f23f8676"> 5974</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_e_v_i_d__s">ALT_NOC_MPU_DDR_T_SCHED_REVID_t</a>      <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#ab9b197824a92b097175edcc9f23f8676">ddr_T_main_Scheduler_Id_RevisionId</a>;  </div>
<div class="line"><a name="l05975"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a985b2f7017734ec9453ce782e78a6d38"> 5975</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_c_o_n_f__s">ALT_NOC_MPU_DDR_T_SCHED_DDRCONF_t</a>    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a985b2f7017734ec9453ce782e78a6d38">ddr_T_main_Scheduler_DdrConf</a>;        </div>
<div class="line"><a name="l05976"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#acb810aaa37fb5ce45db3aab1a8db041c"> 5976</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_t_i_m_i_n_g__s">ALT_NOC_MPU_DDR_T_SCHED_DDRTIMING_t</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#acb810aaa37fb5ce45db3aab1a8db041c">ddr_T_main_Scheduler_DdrTiming</a>;      </div>
<div class="line"><a name="l05977"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#add5e7708556292ea8913b2137f40d0a0"> 5977</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_d_r_m_o_d__s">ALT_NOC_MPU_DDR_T_SCHED_DDRMOD_t</a>     <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#add5e7708556292ea8913b2137f40d0a0">ddr_T_main_Scheduler_DdrMode</a>;        </div>
<div class="line"><a name="l05978"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a4134b39e8c3d5f95fa67672114e2f0ca"> 5978</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___r_d_l_a_t_e_n_c_y__s">ALT_NOC_MPU_DDR_T_SCHED_RDLATENCY_t</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a4134b39e8c3d5f95fa67672114e2f0ca">ddr_T_main_Scheduler_ReadLatency</a>;    </div>
<div class="line"><a name="l05979"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a48ae121716db27e3d3509c20372ff323"> 5979</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a48ae121716db27e3d3509c20372ff323">_pad_0x18_0x37</a>[8];                   </div>
<div class="line"><a name="l05980"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a76cc0a6ecfab0085906de16ccc2f75ca"> 5980</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___a_c_t_i_v_a_t_e__s">ALT_NOC_MPU_DDR_T_SCHED_ACTIVATE_t</a>   <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a76cc0a6ecfab0085906de16ccc2f75ca">ddr_T_main_Scheduler_Activate</a>;       </div>
<div class="line"><a name="l05981"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#adb3955b4d99bc090a846d6ec761740f0"> 5981</a></span>&#160;    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d___d_e_v_t_o_d_e_v__s">ALT_NOC_MPU_DDR_T_SCHED_DEVTODEV_t</a>   <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#adb3955b4d99bc090a846d6ec761740f0">ddr_T_main_Scheduler_DevToDev</a>;       </div>
<div class="line"><a name="l05982"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a20da8853476dbc34479fd56e52ef3546"> 5982</a></span>&#160;    <span class="keyword">volatile</span> uint32_t                    <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a20da8853476dbc34479fd56e52ef3546">_pad_0x40_0x80</a>[16];                  </div>
<div class="line"><a name="l05983"></a><span class="lineno"> 5983</span>&#160;};</div>
<div class="line"><a name="l05984"></a><span class="lineno"> 5984</span>&#160;</div>
<div class="line"><a name="l05986"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#gae007a537bb59e5a7056f28d681d18302"> 5986</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d__s">ALT_NOC_MPU_DDR_T_SCHED_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d__s">ALT_NOC_MPU_DDR_T_SCHED_t</a>;</div>
<div class="line"><a name="l05988"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html"> 5988</a></span>&#160;<span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d__raw__s">ALT_NOC_MPU_DDR_T_SCHED_raw_s</a></div>
<div class="line"><a name="l05989"></a><span class="lineno"> 5989</span>&#160;{</div>
<div class="line"><a name="l05990"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a5ccf85ff9c89c385bbf1839ade1571e3"> 5990</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a5ccf85ff9c89c385bbf1839ade1571e3">ddr_T_main_Scheduler_Id_CoreId</a>;      </div>
<div class="line"><a name="l05991"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a6c201a5318f3638bfa876d2002b73911"> 5991</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a6c201a5318f3638bfa876d2002b73911">ddr_T_main_Scheduler_Id_RevisionId</a>;  </div>
<div class="line"><a name="l05992"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a45eaa46612dd5fe20bfe99d02d6da793"> 5992</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a45eaa46612dd5fe20bfe99d02d6da793">ddr_T_main_Scheduler_DdrConf</a>;        </div>
<div class="line"><a name="l05993"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#ad5df7b49872ab1a80f54492360b805f1"> 5993</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#ad5df7b49872ab1a80f54492360b805f1">ddr_T_main_Scheduler_DdrTiming</a>;      </div>
<div class="line"><a name="l05994"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a67b6265d3ddab6ec271abfd203a93680"> 5994</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a67b6265d3ddab6ec271abfd203a93680">ddr_T_main_Scheduler_DdrMode</a>;        </div>
<div class="line"><a name="l05995"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a1984d08bfdefbf9825f39bbcd3cb61e3"> 5995</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a1984d08bfdefbf9825f39bbcd3cb61e3">ddr_T_main_Scheduler_ReadLatency</a>;    </div>
<div class="line"><a name="l05996"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#acd5949e8ca7d6d76c6bb9be9ddee3e4e"> 5996</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#acd5949e8ca7d6d76c6bb9be9ddee3e4e">_pad_0x18_0x37</a>[8];                   </div>
<div class="line"><a name="l05997"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a5a6c1141d2fcff38060fb7305e2703dc"> 5997</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a5a6c1141d2fcff38060fb7305e2703dc">ddr_T_main_Scheduler_Activate</a>;       </div>
<div class="line"><a name="l05998"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a66b021f7fe08703cc4ee668a80381662"> 5998</a></span>&#160;    <span class="keyword">volatile</span> uint32_t  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a66b021f7fe08703cc4ee668a80381662">ddr_T_main_Scheduler_DevToDev</a>;       </div>
<div class="line"><a name="l05999"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a7348a5a7664c565b3c8b5b660f2adfde"> 5999</a></span>&#160;    uint32_t           <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#a7348a5a7664c565b3c8b5b660f2adfde">_pad_0x40_0x80</a>[16];                  </div>
<div class="line"><a name="l06000"></a><span class="lineno"> 6000</span>&#160;};</div>
<div class="line"><a name="l06001"></a><span class="lineno"> 6001</span>&#160;</div>
<div class="line"><a name="l06003"></a><span class="lineno"><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#ga3db2db8dc4b2acf4a83d846e91145cdc"> 6003</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keyword">struct </span><a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d__raw__s">ALT_NOC_MPU_DDR_T_SCHED_raw_s</a>  <a class="code" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___s_c_h_e_d__raw__s">ALT_NOC_MPU_DDR_T_SCHED_raw_t</a>;</div>
<div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __ASSEMBLY__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06005"></a><span class="lineno"> 6005</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l06007"></a><span class="lineno"> 6007</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div>
<div class="line"><a name="l06008"></a><span class="lineno"> 6008</span>&#160;<span class="preprocessor"></span>}</div>
<div class="line"><a name="l06009"></a><span class="lineno"> 6009</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06010"></a><span class="lineno"> 6010</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif  </span><span class="comment">/* __ALT_SOCAL_NOC_MPU_DDR_H__ */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l06011"></a><span class="lineno"> 6011</span>&#160;<span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_08e7dde18b423a30f93b1dcbe0a057ff.html">soc_a10</a></li><li class="navelem"><a class="el" href="dir_89dca28be7bdd679f634a8ca9365a987.html">socal</a></li><li class="navelem"><b>alt_noc_mpu_ddr.h</b></li>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:36 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
