<?xml version="1.0" encoding="UTF-8"?>
<?xml-stylesheet type="text/xsl" href="sensor_data.xsl"?>
<!--
****************************************************************************************************
*   If you are reading this, you are not taking advantage of the XML Stylesheet                    *
*                                                                                                  *
*   Instructions for viewing XML SDAT file can be found in:                                        *
*   C:\Aptina Imaging [Dev]\sensor_data\!DevWare XML-formatted SDAT User Guide.pdf                 *
****************************************************************************************************
-->

<sensor name           = "A-2010SOCJ"
  part_number          = "MT9D111"
  version              = "2"
  version_name         = "REV2"
  width                = "800"
  height               = "600"
  image_type           = "YCBCR"
  bits_per_clock       = "8"
  clocks_per_pixel     = "2"
  pixel_clock_polarity = "1"
  full_width           = "1600"
  full_height          = "1200"
  reg_addr_size        = "8"
  reg_data_size        = "16"
  ship_base_address    = "0xBA 0x90"
  >

<demo_system>
  <version_reg_write reg="RESERVED_CORE_F9" mask="0x0080" value="0x1"/>
  <version_reg_read reg="RESERVED_CORE_FD" mask="0x0FE0" value="0x2"/>
</demo_system>

<addr_spaces>
  <space name="CORE"     type="REG" value="0" desc="0: Sensor Core Registers"/>
  <space name="SOC1"     type="REG" value="1" desc="1: SOC1 Registers"/>
  <space name="SOC2"     type="REG" value="2" desc="2: SOC2 Registers"/>
  <space name="MON"      type="MCU" value="0" desc="0) Monitor Variables"/>
  <space name="SEQ"      type="MCU" value="1" desc="1) Sequencer Variables"/>
  <space name="AE"       type="MCU" value="2" desc="2) Auto Exposure Variables"/>
  <space name="AWB"      type="MCU" value="3" desc="3) Auto White Balance Variables"/>
  <space name="FD"       type="MCU" value="4" desc="4) Anti-Flicker Variables"/>
  <space name="AF"       type="MCU" value="5" desc="5) Auto Focus Variables"/>
  <space name="AFM"      type="MCU" value="6" desc="6) Auto Focus Mechanism Variables"/>
  <space name="MODE"     type="MCU" value="7" desc="7) Mode Variables"/>
  <space name="JPEG"     type="MCU" value="9" desc="9) JPEG Variables"/>
  <space name="HG"       type="MCU" value="11" desc="11) Histogram Variables"/>
  <space name="SFR"      type="SFR" value="0" desc="GPIO Registers"/>
</addr_spaces>

<registers>
  <reg name="CHIP_VERSION_REG"               addr="0x0000" space="CORE" mask="0xFFFF" rw="RO" default="0x1519" display_name="Chip Version"></reg>
  <reg name="ROW_WINDOW_START_REG"           addr="0x0001" space="CORE" mask="0x07FF" default="0x001C" display_name="Row Window Start"><detail>Minimum 20 is recommended</detail></reg>
  <reg name="COL_WINDOW_START_REG"           addr="0x0002" space="CORE" mask="0x07FF" default="0x003C" display_name="Column Window Start"><detail> Minimum 52 is recommended</detail></reg>
  <reg name="ROW_WINDOW_SIZE_REG"            addr="0x0003" space="CORE" mask="0x07FF" default="0x04B0" display_name="Row Width"><detail>Number of rows to be read out (min 2)</detail></reg>
  <reg name="COL_WINDOW_SIZE_REG"            addr="0x0004" space="CORE" mask="0x07FF" default="0x0640" display_name="Column Width"><detail>Number of columns [min 9 1ADC; 17 2ADC]</detail></reg>
  <reg name="HORZ_BLANK_B"                   addr="0x0005" space="CORE" mask="0x3FFF" default="0x015C" display_name="Horizontal Blanking B"><detail>Number of columns</detail></reg>
  <reg name="VERT_BLANK_B"                   addr="0x0006" space="CORE" mask="0x7FFF" default="0x0020" display_name="Vertical Blanking B"><detail>Number of rows</detail></reg>
  <reg name="HORZ_BLANK_A"                   addr="0x0007" space="CORE" mask="0x3FFF" default="0x00AE" display_name="Horizontal Blanking A"><detail>Number of columns</detail></reg>
  <reg name="VERT_BLANK_A"                   addr="0x0008" space="CORE" mask="0x7FFF" default="0x0010" display_name="Vertical Blanking A"><detail>Number of rows</detail></reg>
  <reg name="INTEG_TIME_REG"                 addr="0x0009" space="CORE" mask="0xFFFF" default="0x04D0" display_name="Shutter Width"><detail>Integration time in Number of rows</detail></reg>
  <reg name="PIXCLK_SPEED_CTRL_REG"          addr="0x000A" space="CORE" mask="0xE1FF" default="0x0011" display_name="Row Speed">
    <bitfield name="PIXCLK_SPEED"            mask="0x0007" display_name="0-2: Pixel clock speed in mclk periods"><detail>1ADC: Pclk = 2 mclks* bits[0:2]; 2ADC: bits[0:2]</detail></bitfield>
    <bitfield name="BIT_3"                   confidential="Y" mask="0x0008" display_name="3: Reserved"></bitfield>
    <bitfield name="PIXCLK_DELAY"            mask="0x00F0" display_name="4-7: Pixel clock delay"><detail>In half mclk compared to internal pixclk</detail></bitfield>
    <bitfield name="PIXCLK_INVERT"           mask="0x0100" display_name="8: Invert pixel clock"></bitfield>
    <bitfield name="BIT_13"                  confidential="Y" mask="0x2000" display_name="13: Reserved"></bitfield>
    <bitfield name="BITS_14_15"              confidential="Y" mask="0xC000" display_name="14-15: Reserved"></bitfield>
  </reg>
  <reg name="EXTRA_DELAY_REG"                addr="0x000B" space="CORE" mask="0x3FFF" display_name="Extra Delay"><detail>In pixel clocks</detail></reg>
  <reg name="SHUTTER_DELAY_REG"              addr="0x000C" space="CORE" mask="0x3FFF" display_name="Shutter Delay"><detail>In pixel clocks</detail></reg>
  <reg name="RESET_REG"                      addr="0x000D" space="CORE" mask="0x87FF" display_name="Reset">
    <bitfield name="RESET"                   mask="0x0001" display_name="0: Reset Registers"><detail>0: Resume, 1: Reset</detail></bitfield>
    <bitfield name="RESTART"                 mask="0x0002" display_name="1: Restart sensor"></bitfield>
    <bitfield name="STANDBY"                 mask="0x0004" display_name="2: Standby"><detail>Software equivalent of standby pin</detail></bitfield>
    <bitfield name="BIT_3"                   confidential="Y" mask="0x0008" display_name="3: Reserved"></bitfield>
    <bitfield name="SENSOR_DISABLE"          mask="0x0010" display_name="4: Output disable"></bitfield>
    <bitfield name="SOC_RESET"               mask="0x0020" display_name="5: Reset SOC Registers"><detail>0: Resume, 1: Reset</detail></bitfield>
    <bitfield name="DRIVE_PINS"              mask="0x0040" display_name="6: Drive pins"><detail>0: pins can go high impedance in standby; 1: pins driven in standby</detail></bitfield>
    <bitfield name="INHIBIT_STANDBY"         mask="0x0080" display_name="7: Inhibit standby from pin"><detail>0: standby pin causes standby; 1: standby pin does not cause standby</detail></bitfield>
    <bitfield name="SHOW_BAD_FRAMES"         mask="0x0100" display_name="8: Show bad frames"><detail>0: only good frames; 1: all frames</detail></bitfield>
    <bitfield name="RESTART_FRAMES"          mask="0x0200" display_name="9: Restart bad frames"></bitfield>
    <bitfield name="TOGGLE_SADDR"            mask="0x0400" display_name="10: Toggle SHIP address"><detail>0: SHIP wired address [usually 0xBA]; 1: Alternate SHIP address [usually 0x90]</detail></bitfield>
    <bitfield name="SYNC_CHANGES"            mask="0x8000" display_name="15: Synchronize changes"></bitfield>
  </reg>
  <reg name="FRAME_VALID_CONTROL"            addr="0x001F" space="CORE" mask="0xFFFF" display_name="Frame Valid Control">
    <bitfield name="EARLY_FV_RISE"           mask="0x007F" display_name="0-6: Up rows before"></bitfield>
    <bitfield name="EN_EARLY_FV_RISE"        mask="0x0080" display_name="7: Enable early frame valid rise"></bitfield>
    <bitfield name="EARLY_FV_FALL"           mask="0x7F00" display_name="8-14: Down rows before"></bitfield>
    <bitfield name="EN_EARLY_FV_FALL"        mask="0x8000" display_name="15: Enable early frame valid fall"></bitfield>
  </reg>
  <reg name="READ_MODE_B"                    addr="0x0020" space="CORE" mask="0xBFFF" default="0x0300" display_name="Read Mode B">
    <bitfield name="READ_MODE_REG_BOT_TOP"   mask="0x0001" display_name="0: Mirror rows"><detail>0: Sensor reads top to bottom, 1: Bottom to top</detail></bitfield>
    <bitfield name="READ_MODE_REG_LEFT_RT"   mask="0x0002" display_name="1: Mirror columns"><detail>0: Sensor reads right to left, 1: Left to right</detail></bitfield>
    <bitfield name="ROW_SKIP"                mask="0x000C" display_name="2-3: Row Skip Context B"><detail>0: Skip by 2; 1: Skip by 4; 2: Skip by 8; 3: Skip by 16</detail></bitfield>
    <bitfield name="ROW_SKIP_EN"             mask="0x0010" display_name="4: Row Skip Enable Context B"><detail>0: No skip; 1: Skip enabled</detail></bitfield>
    <bitfield name="COLUMN_SKIP"             mask="0x0060" display_name="5-6: Column Skip Context B"><detail>0: Skip by 2; 1: Skip by 4; 2: Skip by 8; 3: Skip by 16</detail></bitfield>
    <bitfield name="COLUMN_SKIP_EN"          mask="0x0080" display_name="7: Column Skip Enable Context B"><detail>0: No skip; 1: Skip enabled</detail></bitfield>
    <bitfield name="OVER_SIZED"              mask="0x0100" display_name="8: over sized"><detail>0: normal; 1: 4 border pixel around image</detail></bitfield>
    <bitfield name="SHOW_BORDER"             mask="0x0200" display_name="9: show border"><detail>0: Do not put oversized border in image; 1: Do show border</detail></bitfield>
    <bitfield name="POWER_MODE"              mask="0x0400" display_name="10: Power mode Context B"><detail>1: Use 1 ADC</detail></bitfield>
    <bitfield name="ZOOM"                    mask="0x1800" display_name="11-12: Zoom"><detail>0: by 2; 1: by 4; 2: by 8; 3: by 16</detail></bitfield>
    <bitfield name="ZOOM_EN"                 mask="0x2000" display_name="13: Zoom Enable"><detail>0: No zoom; 1: Zoom enabled</detail></bitfield>
    <bitfield name="BIN_EN"                  mask="0x8000" display_name="15: Bin Enable"><detail>1: 2x2 Binning enabled</detail></bitfield>
  </reg>
  <reg name="READ_MODE_A"                    addr="0x0021" space="CORE" mask="0x84FC" default="0x8400" display_name="Read Mode A">
    <bitfield name="ROW_SKIP"                mask="0x000C" display_name="2-3: Row Skip Context A"><detail>0: Skip by 2; 1: Skip by 4; 2: Skip by 8; 3: Skip by 16</detail></bitfield>
    <bitfield name="ROW_SKIP_EN"             mask="0x0010" display_name="4: Row Skip Enable Context A"><detail>0: No skip; 1: Skip enabled</detail></bitfield>
    <bitfield name="COLUMN_SKIP"             mask="0x0060" display_name="5-6: Column Skip Context A"><detail>0: Skip by 2; 1: Skip by 4; 2: Skip by 8; 3: Skip by 16</detail></bitfield>
    <bitfield name="COLUMN_SKIP_EN"          mask="0x0080" display_name="7: Column Skip Enable Context A"><detail>0: No skip; 1: Skip enabled</detail></bitfield>
    <bitfield name="POWER_MODE"              mask="0x0400" display_name="10: Power mode Context A"><detail>1: Use 1 ADC</detail></bitfield>
    <bitfield name="BIN_EN"                  mask="0x8000" display_name="15: Bin Enable"><detail>1: 2x2 Binning enabled</detail></bitfield>
  </reg>
  <reg name="DARK_ROWS_COLS_REG"             addr="0x0022" space="CORE" mask="0x07FF" default="0x010F" display_name="Show Control"><detail>value of N adds N+1 darks rows to be read out</detail>
    <bitfield name="DARK_ROWS_NUM"           mask="0x0007" display_name="0-2: Number of dark rows - 1"></bitfield>
    <bitfield name="BIT_3"                   confidential="Y" mask="0x0008" display_name="3: Reserved"><detail>Not in use.</detail></bitfield>
    <bitfield name="DARK_ROWS_START"         mask="0x0070" display_name="4-6: Dark row start address"></bitfield>
    <bitfield name="DARK_ROWS_SHOW"          mask="0x0080" display_name="7: Show dark rows in image"></bitfield>
    <bitfield name="DARK_COLS_ENABLE"        mask="0x0100" display_name="8: Read dark columns"></bitfield>
    <bitfield name="DARK_COLS_SHOW"          mask="0x0200" display_name="9: Show dark columns in image"></bitfield>
    <bitfield name="DARK_COLS_NUM"           mask="0x0400" display_name="10: Number of dark columns in image"><detail>0: 20 columns, 1: 36 columns</detail></bitfield>
  </reg>
  <reg name="FLASH_CONTROL_REG"              addr="0x0023" space="CORE" mask="0xFFFF" default="0x0608" display_name="Flash Control">
    <bitfield name="XENON_COUNT"             mask="0x00FF" display_name="0-7: Xenon count"><detail>multiplied by 1024 mclks</detail></bitfield>
    <bitfield name="ENABLE_LED"              mask="0x0100" display_name="8: Enable LED flash"></bitfield>
    <bitfield name="FLASH_EVERY_FRAME"       mask="0x0200" display_name="9: Fire flash every frame"></bitfield>
    <bitfield name="FLASH_END_OF_RESET"      mask="0x0400" display_name="10: Xenon flash after reset"></bitfield>
    <bitfield name="FLASH_FRAME_DELAY"       mask="0x1800" display_name="11-12: Flash frame delay"></bitfield>
    <bitfield name="ENABLE_XENON"            mask="0x2000" display_name="13: Enable Xenon flash"></bitfield>
    <bitfield name="FLASH_TRIGGERED"         mask="0x4000" rw="RO" display_name="14: Flash Triggered"></bitfield>
    <bitfield name="FLASH_STROBE"            mask="0x8000" rw="RO" display_name="15: Flash Strobe"><detail>Whether flash_strobe pin is enabled</detail></bitfield>
  </reg>
  <reg name="EXTRA_RESET_REG"                addr="0x0024" space="CORE" mask="0xC000" default="0x8000" display_name="Extra Reset">
    <bitfield name="NXT_ROW_RST"             mask="0x4000" display_name="14: Next row reset"></bitfield>
    <bitfield name="EXTRA_RST_EN"            mask="0x8000" display_name="15: Extra 2+2 row operations for anti-blooming"></bitfield>
  </reg>
  <reg name="LINE_VALID_CONTROL"             addr="0x0025" space="CORE" mask="0xC000" display_name="Line valid control">
    <bitfield name="LINE_VALID"              mask="0x4000" display_name="14: Continuous line valid"><detail>1: Produce Line Valid during Veritcal Blank</detail></bitfield>
    <bitfield name="XOR_LINE_VALID"          mask="0x8000" display_name="15: Xor line valid"><detail>1: line_valid signal is xor between frame_valid and continuous line valid</detail></bitfield>
  </reg>
  <reg name="DARK_ROWS_BOTTOM_REG"           addr="0x0026" space="CORE" mask="0x00FF" default="0x0007" display_name="Dark Bottom Rows">
    <bitfield name="DARK_ROWS_NUM"           mask="0x0007" display_name="0-2: Number of dark rows - 1"></bitfield>
    <bitfield name="DARK_ROWS_ENABLE"        mask="0x0008" display_name="3: Enable dark row readout"></bitfield>
    <bitfield name="DARK_ROWS_START"         mask="0x0070" display_name="4-6: Dark row start address"></bitfield>
    <bitfield name="DARK_ROWS_SHOW"          mask="0x0080" display_name="7: Show dark rows in image"></bitfield>
  </reg>
  <reg name="GREEN1_GAIN_REG"                addr="0x002B" space="CORE" mask="0x0FFF" default="0x0020" display_name="Green1 Gain">
    <bitfield name="GREEN1_GAIN_VALUE"       mask="0x007F" display_name="0-6: Initial Gain"><detail>Initial Gain =bits[6:0] * 0.03125</detail></bitfield>
    <bitfield name="GREEN1_GAIN_DOUBLE_1"    mask="0x0080" display_name="7: double analog gain [ASC]"><detail>Analog Gain = [Bit8 +1]*[Bit7 +1]*Initial Gain</detail></bitfield>
    <bitfield name="GREEN1_GAIN_DOUBLE_2"    mask="0x0100" display_name="8: double analog gain [ASC]"><detail>Analog Gain = [Bit8 +1]*[Bit7 +1]*Initial Gain</detail></bitfield>
    <bitfield name="GREEN1_GAIN_DOUBLE_3"    mask="0x0200" display_name="9: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
    <bitfield name="GREEN1_GAIN_DOUBLE_4"    mask="0x0400" display_name="10: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
    <bitfield name="GREEN1_GAIN_DOUBLE_5"    mask="0x0800" display_name="11: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
  </reg>
  <reg name="BLUE_GAIN_REG"                  addr="0x002C" space="CORE" mask="0x0FFF" default="0x0020" display_name="Blue Gain">
    <bitfield name="BLUE_GAIN_VALUE"         mask="0x007F" display_name="0-6: Initial Gain"><detail>Initial Gain =bits[6:0] * 0.03125</detail></bitfield>
    <bitfield name="BLUE_GAIN_DOUBLE_1"      mask="0x0080" display_name="7: double analog gain [ASC]"><detail>Analog Gain = [Bit8 +1]*[Bit7 +1]*Initial Gain</detail></bitfield>
    <bitfield name="BLUE_GAIN_DOUBLE_2"      mask="0x0100" display_name="8: double analog gain [ASC]"><detail>Analog Gain = [Bit8 +1]*[Bit7 +1]*Initial Gain</detail></bitfield>
    <bitfield name="BLUE_GAIN_DOUBLE_3"      mask="0x0200" display_name="9: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
    <bitfield name="BLUE_GAIN_DOUBLE_4"      mask="0x0400" display_name="10: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
    <bitfield name="BLUE_GAIN_DOUBLE_5"      mask="0x0800" display_name="11: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
  </reg>
  <reg name="RED_GAIN_REG"                   addr="0x002D" space="CORE" mask="0x0FFF" default="0x0020" display_name="Red Gain">
    <bitfield name="RED_GAIN_VALUE"          mask="0x007F" display_name="0-6: Initial Gain"><detail>Initial Gain =bits[6:0] * 0.03125</detail></bitfield>
    <bitfield name="RED_GAIN_DOUBLE_1"       mask="0x0080" display_name="7: double analog gain [ASC]"><detail>Analog Gain = [Bit8 +1]*[Bit7 +1]*Initial Gain</detail></bitfield>
    <bitfield name="RED_GAIN_DOUBLE_2"       mask="0x0100" display_name="8: double analog gain [ASC]"><detail>Analog Gain = [Bit8 +1]*[Bit7 +1]*Initial Gain</detail></bitfield>
    <bitfield name="RED_GAIN_DOUBLE_3"       mask="0x0200" display_name="9: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
    <bitfield name="RED_GAIN_DOUBLE_4"       mask="0x0400" display_name="10: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
    <bitfield name="RED_GAIN_DOUBLE_5"       mask="0x0800" display_name="11: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
  </reg>
  <reg name="GREEN2_GAIN_REG"                addr="0x002E" space="CORE" mask="0x0FFF" default="0x0020" display_name="Green2 Gain">
    <bitfield name="GREEN2_GAIN_VALUE"       mask="0x007F" display_name="0-6: Initial Gain"><detail>Initial Gain =bits[6:0] * 0.03125</detail></bitfield>
    <bitfield name="GREEN2_GAIN_DOUBLE_1"    mask="0x0080" display_name="7: double analog gain [ASC]"><detail>Analog Gain = [Bit8 +1]*[Bit7 +1]*Initial Gain</detail></bitfield>
    <bitfield name="GREEN2_GAIN_DOUBLE_2"    mask="0x0100" display_name="8: double analog gain [ASC]"><detail>Analog Gain = [Bit8 +1]*[Bit7 +1]*Initial Gain</detail></bitfield>
    <bitfield name="GREEN2_GAIN_DOUBLE_3"    mask="0x0200" display_name="9: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
    <bitfield name="GREEN2_GAIN_DOUBLE_4"    mask="0x0400" display_name="10: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
    <bitfield name="GREEN2_GAIN_DOUBLE_5"    mask="0x0800" display_name="11: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
  </reg>
  <reg name="GLOBAL_GAIN_REG"                addr="0x002F" space="CORE" mask="0x0FFF" default="0x0020" display_name="Global Gain"><detail>Sets all 4 gain regs when read reads Green1 Gain</detail>
    <bitfield name="GLOBAL_GAIN_VALUE"       mask="0x007F" display_name="0-6: Initial Gain"><detail>Initial Gain =bits[6:0] * 0.03125</detail></bitfield>
    <bitfield name="GLOBAL_GAIN_DOUBLE_1"    mask="0x0080" display_name="7: double analog gain [ASC]"><detail>Analog Gain = [Bit8 +1]*[Bit7 +1]*Initial Gain</detail></bitfield>
    <bitfield name="GLOBAL_GAIN_DOUBLE_2"    mask="0x0100" display_name="8: double analog gain [ASC]"><detail>Analog Gain = [Bit8 +1]*[Bit7 +1]*Initial Gain</detail></bitfield>
    <bitfield name="GLOBAL_GAIN_DOUBLE_3"    mask="0x0200" display_name="9: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
    <bitfield name="GLOBAL_GAIN_DOUBLE_4"    mask="0x0400" display_name="10: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
    <bitfield name="GLOBAL_GAIN_DOUBLE_5"    mask="0x0800" display_name="11: double digital gain"><detail>Total Gain = [Bit9 +1]*[Bit10 +1]*[Bit11 +1]*Analog Gain</detail></bitfield>
  </reg>
  <reg name="ROW_NOISE_CONTROL_REG"          addr="0x0030" space="CORE" mask="0xFFFF" default="0x042A" display_name="Row Noise">
    <bitfield name="ROW_NOISE_CONSTANT"      mask="0x03FF" display_name="0-9: Row noise constant"></bitfield>
    <bitfield name="EN_CORRECTION"           mask="0x0400" display_name="10: Enable Correction"></bitfield>
    <bitfield name="USE_BL_AVG"              mask="0x0800" display_name="11: Use black level average"></bitfield>
    <bitfield name="GAIN_THRESHOLD"          mask="0x7000" display_name="12-14: Gain threshold"></bitfield>
    <bitfield name="EN_FRAME_CORRECTION"     mask="0x8000" display_name="15: Enable digital frame-wise correction"></bitfield>
  </reg>
  <reg name="RESERVED_CORE_31"               addr="0x0031" space="CORE" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_32"               addr="0x0032" space="CORE" confidential="Y" mask="0x83FF" default="0x02AA" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_33"               addr="0x0033" space="CORE" confidential="Y" mask="0xFFFF" default="0x0343" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_34"               addr="0x0034" space="CORE" confidential="Y" mask="0x000F" default="0x000F" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_35"               addr="0x0035" space="CORE" confidential="Y" mask="0x7FFF" default="0x1EE8" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_36"               addr="0x0036" space="CORE" confidential="Y" mask="0xFFFF" default="0xF0F0" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_38"               addr="0x0038" space="CORE" confidential="Y" mask="0xFFFF" default="0x0865" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_3B"               addr="0x003B" space="CORE" confidential="Y" mask="0x003F" default="0x0020" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_3C"               addr="0x003C" space="CORE" confidential="Y" mask="0x3F3F" default="0x2020" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_3D"               addr="0x003D" space="CORE" confidential="Y" mask="0x3F00" default="0x2000" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_3E"               addr="0x003E" space="CORE" confidential="Y" mask="0x003F" default="0x0020" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_3F"               addr="0x003F" space="CORE" confidential="Y" mask="0x3F00" default="0x1000" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_40"               addr="0x0040" space="CORE" confidential="Y" mask="0x3F3F" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_41"               addr="0x0041" space="CORE" confidential="Y" mask="0x00FF" default="0x00D7" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_42"               addr="0x0042" space="CORE" confidential="Y" mask="0x00FF" default="0x0077" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_56"               addr="0x0056" space="CORE" confidential="Y" mask="0xFFFF" default="0x87FF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_57"               addr="0x0057" space="CORE" confidential="Y" mask="0x003F" default="0x0002" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_58"               addr="0x0058" space="CORE" confidential="Y" mask="0x0007" display_name="Reserved"></reg>
  <reg name="BLACK_ROWS_REG"                 addr="0x0059" space="CORE" mask="0x00FF" default="0x00FF" display_name="Black rows"><detail>must be enabled with Reg 0x22</detail>
    <bitfield name="BLACK_ROW_0"             mask="0x0001" display_name="0: Use row 0 in black level algorithm"></bitfield>
    <bitfield name="BLACK_ROW_1"             mask="0x0002" display_name="1: Use row 1 in black level algorithm"></bitfield>
    <bitfield name="BLACK_ROW_2"             mask="0x0004" display_name="2: Use row 2 in black level algorithm"></bitfield>
    <bitfield name="BLACK_ROW_3"             mask="0x0008" display_name="3: Use row 3 in black level algorithm"></bitfield>
    <bitfield name="BLACK_ROW_4"             mask="0x0010" display_name="4: Use row 4 in black level algorithm"></bitfield>
    <bitfield name="BLACK_ROW_5"             mask="0x0020" display_name="5: Use row 5 in black level algorithm"></bitfield>
    <bitfield name="BLACK_ROW_6"             mask="0x0040" display_name="6: Use row 6 in black level algorithm"></bitfield>
    <bitfield name="BLACK_ROW_7"             mask="0x0080" display_name="7: Use row 7 in black level algorithm"></bitfield>
  </reg>
  <reg name="RESERVED_CORE_5A"               addr="0x005A" space="CORE" confidential="Y" mask="0xFFFF" default="0xE00A" display_name="Reserved"></reg>
  <reg name="DARK_G1_AVG_REG"                addr="0x005B" space="CORE" mask="0x007F" rw="RO" display_name="Green1 Frame average"></reg>
  <reg name="DARK_B_AVG_REG"                 addr="0x005C" space="CORE" mask="0x007F" rw="RO" display_name="Blue Frame average"></reg>
  <reg name="DARK_R_AVG_REG"                 addr="0x005D" space="CORE" mask="0x007F" rw="RO" display_name="Red Frame average"></reg>
  <reg name="DARK_G2_AVG_REG"                addr="0x005E" space="CORE" mask="0x007F" rw="RO" display_name="Green2 Frame average"></reg>
  <reg name="CAL_THRESHOLD"                  addr="0x005F" space="CORE" mask="0x7F7F" default="0x231D" display_name="Calib Threshold">
    <bitfield name="CAL_THRESHOLD_MIN"       mask="0x007F" display_name="0-6: Thres_lo"><detail>Lower threshold for black level in ADC LSBs</detail></bitfield>
    <bitfield name="CAL_THRESHOLD_MAX"       mask="0x7F00" display_name="8-14: Thres_hi"><detail>Maximum allowed black level in ADC LSBs</detail></bitfield>
  </reg>
  <reg name="CAL_CTRL"                       addr="0x0060" space="CORE" mask="0x97FF" display_name="Calib Control">
    <bitfield name="CAL_CTRL_AUTO"           mask="0x0001" display_name="0: Manual Override auto black level"><detail>1: Override auto black level correction w/ programmed values</detail></bitfield>
    <bitfield name="CAL_SAME_GREEN"          mask="0x0002" display_name="1: Use green1 calib value for green2"></bitfield>
    <bitfield name="CAL_SAME_BLUERED"        mask="0x0004" display_name="2: Use red calib value for blue"></bitfield>
    <bitfield name="CAL_SWITCH_CALIB"        mask="0x0008" display_name="3: Switch calibration values"></bitfield>
    <bitfield name="CAL_STEP_IS_1"           mask="0x0010" display_name="4: Keep step size at 1"></bitfield>
    <bitfield name="CAL_N_FRAMES"            mask="0x00E0" display_name="5-7: Frames to average over"><detail>in power of 2s</detail></bitfield>
    <bitfield name="CAL_SWEEP_MODE"          mask="0x0100" display_name="8: Enable calibration sweep mode"></bitfield>
    <bitfield name="BIT_9"                   confidential="Y" mask="0x0200" display_name="9: Reserved"></bitfield>
    <bitfield name="BIT_10"                  confidential="Y" mask="0x0400" display_name="10: Reserved"></bitfield>
    <bitfield name="CAL_RECALC"              mask="0x1000" display_name="12: Recalculate"></bitfield>
    <bitfield name="CAL_DIS_RAP_SWEEP_MODE"  mask="0x8000" display_name="15: Disable rapid sweep mode"></bitfield>
  </reg>
  <reg name="CAL_G1"                         addr="0x0061" space="CORE" mask="0x01FF" display_name="Calib Green1"></reg>
  <reg name="CAL_B"                          addr="0x0062" space="CORE" mask="0x01FF" display_name="Calib Blue"></reg>
  <reg name="CAL_R"                          addr="0x0063" space="CORE" mask="0x01FF" display_name="Calib Red"></reg>
  <reg name="CAL_G2"                         addr="0x0064" space="CORE" mask="0x01FF" display_name="Calib Green2"></reg>
  <reg name="CLOCK_ENABLING"                 addr="0x0065" space="CORE" mask="0xE00F" default="0xE000" display_name="Clock Enabling">
    <bitfield name="CLOCK_CTRL_BIT_0"        mask="0x0001" display_name="0: SHIP clock"><detail>0:  Default; 1: continous SHIP clock</detail></bitfield>
    <bitfield name="CLOCK_CTRL_BIT_1"        mask="0x0002" display_name="1: New frame clock"><detail>0: Default; 1: Continuous new frame clock</detail></bitfield>
    <bitfield name="CLOCK_CTRL_BIT_2"        mask="0x0004" display_name="2: New row clock"><detail>0:  Default; 1: continous new row clock</detail></bitfield>
    <bitfield name="CLOCK_CTRL_BIT_3"        mask="0x0008" display_name="3: Dark clock"><detail>0: Default; 1: Continuous black level calib. clock</detail></bitfield>
    <bitfield name="BIT_13"                  confidential="Y" mask="0x2000" display_name="13: Reserved"></bitfield>
    <bitfield name="PLL_PD"                  mask="0x4000" display_name="14: PLL powerdown"><detail> 0: PLL is active; 1: Keep pll in pd</detail></bitfield>
    <bitfield name="PLL_BYPASS"              mask="0x8000" display_name="15: PLL bypass"><detail>0: use PLL clk as mclk; 1: Bypass PLL</detail></bitfield>
  </reg>
  <reg name="PLL_REG"                        addr="0x0066" space="CORE" mask="0xFF3F" default="0x1000" display_name="PLL control 1">
    <bitfield name="PLL_N"                   mask="0x003F" display_name="0-5: N"></bitfield>
    <bitfield name="PLL_M"                   mask="0xFF00" display_name="8-15: M"></bitfield>
  </reg>
  <reg name="PLL2_REG"                       addr="0x0067" space="CORE" mask="0x0F7F" default="0x0500" display_name="PLL control 2">
    <bitfield name="PLL_P"                   mask="0x007F" display_name="0-6: P"></bitfield>
    <bitfield name="PLL_PFD"                 mask="0x0F00" display_name="8-11: PFD"></bitfield>
  </reg>
  <reg name="RESERVED_CORE_6E"               addr="0x006E" space="CORE" confidential="Y" mask="0xFFFF" default="0xB601" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_6F"               addr="0x006F" space="CORE" confidential="Y" mask="0xFFFF" default="0x893F" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_70"               addr="0x0070" space="CORE" confidential="Y" mask="0xFFFF" default="0xB502" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_71"               addr="0x0071" space="CORE" confidential="Y" mask="0xFFFF" default="0xB502" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_72"               addr="0x0072" space="CORE" confidential="Y" mask="0xFFFF" default="0x2B03" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_73"               addr="0x0073" space="CORE" confidential="Y" mask="0xFFFF" default="0x1A12" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_74"               addr="0x0074" space="CORE" confidential="Y" mask="0xFFFF" default="0x8850" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_75"               addr="0x0075" space="CORE" confidential="Y" mask="0xFFFF" default="0x705F" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_76"               addr="0x0076" space="CORE" confidential="Y" mask="0xFFFF" default="0xB484" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_77"               addr="0x0077" space="CORE" confidential="Y" mask="0xFFFF" default="0x4F28" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_78"               addr="0x0078" space="CORE" confidential="Y" mask="0xFFFF" default="0xB601" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_79"               addr="0x0079" space="CORE" confidential="Y" mask="0xFFFF" default="0xB609" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_7A"               addr="0x007A" space="CORE" confidential="Y" mask="0xFFFF" default="0xB60F" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_7B"               addr="0x007B" space="CORE" confidential="Y" mask="0xFFFF" default="0xFF00" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_7C"               addr="0x007C" space="CORE" confidential="Y" mask="0xFFFF" default="0xB601" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_7D"               addr="0x007D" space="CORE" confidential="Y" mask="0xFFFF" default="0xB656" display_name="Reserved"></reg>
  <reg name="SAMP_DONE_REG"                  addr="0x007E" space="CORE" mask="0x80FF" default="0x00B7" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_7F"               addr="0x007F" space="CORE" confidential="Y" mask="0xFFFF" default="0xB51A" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_80"               addr="0x0080" space="CORE" confidential="Y" mask="0xFFFF" default="0x8402" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_81"               addr="0x0081" space="CORE" confidential="Y" mask="0xFFFF" default="0x8402" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_82"               addr="0x0082" space="CORE" confidential="Y" mask="0xFFFF" default="0x8103" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_83"               addr="0x0083" space="CORE" confidential="Y" mask="0xFFFF" default="0x261C" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_84"               addr="0x0084" space="CORE" confidential="Y" mask="0xFFFF" default="0x6D06" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_85"               addr="0x0085" space="CORE" confidential="Y" mask="0xFFFF" default="0x3423" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_86"               addr="0x0086" space="CORE" confidential="Y" mask="0xFFFF" default="0x8701" display_name="Reserved"></reg>
  <reg name="RST_DONE_REG"                   addr="0x0087" space="CORE" mask="0x80FF" default="0x0088" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_88"               addr="0x0088" space="CORE" confidential="Y" mask="0xFFFF" default="0x6E03" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_89"               addr="0x0089" space="CORE" confidential="Y" mask="0xFFFF" default="0x8201" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_90"               addr="0x0090" space="CORE" confidential="Y" mask="0xFFFF" default="0x7B6F" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_91"               addr="0x0091" space="CORE" confidential="Y" mask="0xFFFF" default="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_92"               addr="0x0092" space="CORE" confidential="Y" mask="0xFFFF" default="0x715E" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_93"               addr="0x0093" space="CORE" confidential="Y" mask="0xFFFF" default="0x8A79" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_94"               addr="0x0094" space="CORE" confidential="Y" mask="0xFFFF" default="0x897A" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_95"               addr="0x0095" space="CORE" confidential="Y" mask="0xFFFF" default="0x2319" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_96"               addr="0x0096" space="CORE" confidential="Y" mask="0xFFFF" default="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_97"               addr="0x0097" space="CORE" confidential="Y" mask="0xFFFF" default="0x1B11" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_98"               addr="0x0098" space="CORE" confidential="Y" mask="0xFFFF" default="0xB721" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_99"               addr="0x0099" space="CORE" confidential="Y" mask="0xFFFF" default="0xB622" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_A0"               addr="0x00A0" space="CORE" confidential="Y" mask="0xFFFF" default="0x4733" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_A1"               addr="0x00A1" space="CORE" confidential="Y" mask="0xFFFF" default="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_A2"               addr="0x00A2" space="CORE" confidential="Y" mask="0xFFFF" default="0x3522" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_A3"               addr="0x00A3" space="CORE" confidential="Y" mask="0xFFFF" default="0x6F45" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_A4"               addr="0x00A4" space="CORE" confidential="Y" mask="0xFFFF" default="0x6E46" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_A5"               addr="0x00A5" space="CORE" confidential="Y" mask="0xFFFF" default="0x3525" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_A6"               addr="0x00A6" space="CORE" confidential="Y" mask="0xFFFF" default="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_A7"               addr="0x00A7" space="CORE" confidential="Y" mask="0xFFFF" default="0x271B" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_A8"               addr="0x00A8" space="CORE" confidential="Y" mask="0xFFFF" default="0x8333" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_A9"               addr="0x00A9" space="CORE" confidential="Y" mask="0xFFFF" default="0x8234" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_B0"               addr="0x00B0" space="CORE" confidential="Y" mask="0xFFFF" default="0x1A00" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_B1"               addr="0x00B1" space="CORE" confidential="Y" mask="0xFFFF" default="0x1901" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_B2"               addr="0x00B2" space="CORE" confidential="Y" mask="0xFFFF" default="0x1802" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_B3"               addr="0x00B3" space="CORE" confidential="Y" mask="0xFFFF" default="0x1A00" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_B4"               addr="0x00B4" space="CORE" confidential="Y" mask="0xFFFF" default="0x1901" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_B5"               addr="0x00B5" space="CORE" confidential="Y" mask="0xFFFF" default="0x1802" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_B6"               addr="0x00B6" space="CORE" confidential="Y" mask="0x80FF" default="0x002C" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_B7"               addr="0x00B7" space="CORE" confidential="Y" mask="0x00FF" default="0x001A" display_name="Reserved"></reg>
  <reg name="GRST_CONTROL"                   addr="0x00C0" space="CORE" mask="0x8003" display_name="Global Reset control">
    <bitfield name="READOUT_CTRL"            mask="0x0001" display_name="0: Readout control"></bitfield>
    <bitfield name="STROBE_CTRL"             mask="0x0002" display_name="1: Strobe control"></bitfield>
    <bitfield name="FLASH_CTRL"              mask="0x0004" display_name="2: Flash control"></bitfield>
    <bitfield name="GRST_EN"                 mask="0x8000" display_name="15: GRST enable"></bitfield>
  </reg>
  <reg name="START_INTEGRATION"              addr="0x00C1" space="CORE" mask="0xFFFF" default="0x0064" display_name="Start Integration"></reg>
  <reg name="START_READOUT"                  addr="0x00C2" space="CORE" mask="0xFFFF" default="0x0064" display_name="Start Readout"></reg>
  <reg name="ASSERT_STROBE"                  addr="0x00C3" space="CORE" mask="0xFFFF" default="0x0096" display_name="Assert strobe"></reg>
  <reg name="DE_ASSERT_STROBE"               addr="0x00C4" space="CORE" mask="0xFFFF" default="0x00C8" display_name="De-Assert strobe"></reg>
  <reg name="ASSERT_FLASH"                   addr="0x00C5" space="CORE" mask="0xFFFF" default="0x0064" display_name="Assert flash"></reg>
  <reg name="DE_ASSERT_FLASH"                addr="0x00C6" space="CORE" mask="0xFFFF" default="0x0078" display_name="De-Assert flash"></reg>
  <reg name="RESERVED_CORE_C7"               addr="0x00C7" space="CORE" confidential="Y" mask="0xFFFF" default="0x4E20" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_C8"               addr="0x00C8" space="CORE" confidential="Y" mask="0x07FF" default="0x0258" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_C9"               addr="0x00C9" space="CORE" confidential="Y" mask="0xFFFF" default="0x1F40" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_CA"               addr="0x00CA" space="CORE" confidential="Y" mask="0x7FFF" default="0x001E" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_D0"               addr="0x00D0" space="CORE" confidential="Y" mask="0x07FF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_D1"               addr="0x00D1" space="CORE" confidential="Y" mask="0x07FF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_D2"               addr="0x00D2" space="CORE" confidential="Y" mask="0x07FF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_D3"               addr="0x00D3" space="CORE" confidential="Y" mask="0x07FF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_D4"               addr="0x00D4" space="CORE" confidential="Y" mask="0x3FFF" display_name="Reserved"></reg>
  <reg name="EXTSAMP3"                       addr="0x00E0" space="CORE" mask="0x03FF" rw="RO" display_name="Sample value from Atest3"></reg>
  <reg name="EXTSAMP2"                       addr="0x00E1" space="CORE" mask="0x03FF" rw="RO" display_name="Sample value from Atest2"></reg>
  <reg name="EXTSAMP1"                       addr="0x00E2" space="CORE" mask="0x03FF" rw="RO" display_name="Sample value from Atest1"></reg>
  <reg name="EXTSAMP_CTR"                    addr="0x00E3" space="CORE" mask="0xC000" display_name="External ATEST sample control">
    <bitfield name="SHOW_SAMP"               mask="0x4000" display_name="14: Show samp"><detail>0: No samples; 1: Show samples if LV low</detail></bitfield>
    <bitfield name="EN_SAMP"                 mask="0x8000" display_name="15: Enable samp"><detail>0: Disable external sampling; 1: Enable</detail></bitfield>
  </reg>
  <reg name="ADDR_SPACE_SEL"                 addr="0x00F0" space="CORE" mask="0x0007" display_name="Page Map"><detail>Must be 0 to read/write to sensor</detail></reg>
  <reg name="BYTEWISE_ADDR_REG"              addr="0x00F1" space="CORE" mask="0xFFFF" display_name="Byte Wise Addr"><detail>Reserved</detail></reg>
  <reg name="CONTEXT_CONTROL"                addr="0x00F2" space="CORE" mask="0x808F" display_name="Context control">
    <bitfield name="HBLANK_SELECT"           mask="0x0001" display_name="0: Horizontal blank select"><detail>0: Context A [Reg 0x7]; 1: Context B [Reg 0x5]</detail></bitfield>
    <bitfield name="VBLANK_SELECT"           mask="0x0002" display_name="1: Vertical blank select"><detail>0: Context A [Reg 0x8]; 1: Context B [Reg 0x6]</detail></bitfield>
    <bitfield name="LED_FLASH_ON"            mask="0x0004" display_name="2: enable LED flash"></bitfield>
    <bitfield name="READ_MODE_CONTEXT"       mask="0x0008" display_name="3: Read mode select"><detail>0: Context A [Reg 0x21]; 1: Context B [Reg 0x20]</detail></bitfield>
    <bitfield name="ARM_XENON_FLASH"         mask="0x0080" display_name="7: enable Xenon flash"></bitfield>
    <bitfield name="RESTART"                 mask="0x8000" display_name="15: Restart"></bitfield>
  </reg>
  <reg name="RESERVED_CORE_F5"               addr="0x00F5" space="CORE" confidential="Y" mask="0x07FF" default="0x07FF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_F6"               addr="0x00F6" space="CORE" confidential="Y" mask="0x07FF" default="0x07FF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_F7"               addr="0x00F7" space="CORE" confidential="Y" mask="0x07FF" rw="RO" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_F8"               addr="0x00F8" space="CORE" confidential="Y" mask="0x07FF" rw="RO" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_F9"               addr="0x00F9" space="CORE" confidential="Y" mask="0xFDFF" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_FA"               addr="0x00FA" space="CORE" confidential="Y" mask="0xFFFF" rw="RO" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_FB"               addr="0x00FB" space="CORE" confidential="Y" mask="0xFFFF" rw="RO" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_FC"               addr="0x00FC" space="CORE" confidential="Y" mask="0xFFFF" rw="RO" display_name="Reserved"></reg>
  <reg name="RESERVED_CORE_FD"               addr="0x00FD" space="CORE" confidential="Y" mask="0xFFFF" rw="RO" display_name="Reserved"></reg>
  <reg name="CHIP_VERSION_REG2"              addr="0x00FF" space="CORE" mask="0xFFFF" default="0x1519" display_name="Chip Version"><detail>Mirror Reg 0x00</detail></reg>
  <reg name="RESERVED_SOC1_00"               addr="0x0000" space="SOC1" confidential="Y" mask="0xFFFF" default="0x0020" display_name="Reserved"></reg>
  <reg name="COLOR_PIPELINE_CONTROL"         addr="0x0008" space="SOC1" mask="0x07FF" default="0x01F8" display_name="Color Pipeline Control">
    <bitfield name="HORIZONTAL_SHIFT"        mask="0x0001" display_name="0: Toggles the assumption about Bayer CFA (horizontal shift)"></bitfield>
    <bitfield name="VERTICAL_SHIFT"          mask="0x0002" display_name="1: Toggles the assumption about Bayer CFA (vertical shift)"></bitfield>
    <bitfield name="LENS_SHADING"            mask="0x0004" display_name="2: Enable lens shading"></bitfield>
    <bitfield name="DEFECT_CORRECTION"       mask="0x0008" display_name="3: Enable on-the-fly defect correction"></bitfield>
    <bitfield name="ENABLE_2D_APERTURE_CORRECTION" mask="0x0010" display_name="4: Enable 2D aperture correction"></bitfield>
    <bitfield name="COLOR_CORRECTION"        mask="0x0020" display_name="5: Enable color correction"></bitfield>
    <bitfield name="INVERT_PIXEL_CLOCK"      mask="0x0040" display_name="6: Invert output pixel clock"></bitfield>
    <bitfield name="GAMMA_CORRECTION"        mask="0x0080" display_name="7: Enable gamma correction"></bitfield>
    <bitfield name="DECIMATOR"               mask="0x0100" display_name="8: Decimator"></bitfield>
    <bitfield name="MINBLANK"                mask="0x0200" display_name="9: Minblank"></bitfield>
    <bitfield name="ENABLE_1D_APERTURE_CORRECTION" mask="0x0400" display_name="10: Enable 1D aperture correction"></bitfield>
  </reg>
  <reg name="FACTORY_BYPASS"                 addr="0x0009" space="SOC1" mask="0x001F" default="0x000A" display_name="Factory Bypass">
    <bitfield name="DATA_OUTPUT_BYPASS"      mask="0x0007" display_name="0-2: Data output bypass."><detail>0: 10bit; 1: SOC; 2: JPEG; 3: Constant</detail></bitfield>
    <bitfield name="GPIO_OUTPUT_BYPASS"      mask="0x0018" display_name="3-4: GPIO output bypass."></bitfield>
  </reg>
  <reg name="PAD_SLEW"                       addr="0x000A" space="SOC1" mask="0x07FF" default="0x0408" display_name="Pad Slew">
    <bitfield name="SLEW_RATE"               mask="0x0007" display_name="0-2: Slew rate for DOUT[7:0]"></bitfield>
    <bitfield name="GPIO_SLEW_RATE"          mask="0x0070" display_name="4-6: Slew rate for GPIO[11:0]"></bitfield>
    <bitfield name="BIT_7"                   confidential="Y" mask="0x0080" display_name="7: Reserved"></bitfield>
    <bitfield name="SDATA_SLEW_RATE"         mask="0x0700" display_name="8-10: Slew rate for SDATA"></bitfield>
  </reg>
  <reg name="INTERNAL_CLOCK_CONTROL"         addr="0x000B" space="SOC1" mask="0x01FF" default="0x80DF" display_name="Internal clock control">
    <bitfield name="BIT_0"                   confidential="Y" mask="0x0001" display_name="0: Reserved"></bitfield>
    <bitfield name="BIT_1"                   confidential="Y" mask="0x0002" display_name="1: Reserved"></bitfield>
    <bitfield name="BIT_2"                   confidential="Y" mask="0x0004" display_name="2: Reserved"></bitfield>
    <bitfield name="OUTPUT_FIFO_CLOCK"       mask="0x0008" display_name="3: Enable outpout FIFO clock"></bitfield>
    <bitfield name="JPEG_CLOCK"              mask="0x0010" display_name="4: Enable JPEG clock"></bitfield>
    <bitfield name="BIT_5"                   confidential="Y" mask="0x0020" display_name="5: Reserved"></bitfield>
    <bitfield name="BIT_6"                   confidential="Y" mask="0x0040" display_name="6: Reserved"></bitfield>
    <bitfield name="GPIO_CLOCK"              mask="0x0080" display_name="7: Enable GPIO clock"></bitfield>
    <bitfield name="BIT_8"                   confidential="Y" mask="0x0100" display_name="8: Reserved"></bitfield>
  </reg>
  <reg name="LOWER_X_BOUND_ZOOM_WINDOW"      addr="0x0011" space="SOC1" mask="0x07FF" display_name="Lower X Boundary for Zoom Window"></reg>
  <reg name="UPPER_X_BOUND_ZOOM_WINDOW"      addr="0x0012" space="SOC1" mask="0x07FF" default="0x0320" display_name="Upper X Boundary for Zoom Window"></reg>
  <reg name="LOWER_Y_BOUND_ZOOM_WINDOW"      addr="0x0013" space="SOC1" mask="0x07FF" display_name="Lower Y Boundary for Zoom Window"></reg>
  <reg name="UPPER_Y_BOUND_ZOOM_WINDOW"      addr="0x0014" space="SOC1" mask="0x07FF" default="0x0258" display_name="Upper Y Boundary for Zoom Window"></reg>
  <reg name="DECIMATOR_CONTROL"              addr="0x0015" space="SOC1" mask="0x3FFF" display_name="Decimator Control">
    <bitfield name="BIT_0"                   confidential="Y" mask="0x0001" display_name="0: Reserved"></bitfield>
    <bitfield name="BIT_1"                   confidential="Y" mask="0x0002" display_name="1: Reserved"></bitfield>
    <bitfield name="HIGH_PRECISION"          mask="0x0004" display_name="2: High precision mode"></bitfield>
    <bitfield name="BIT_3"                   confidential="Y" mask="0x0008" display_name="3: Reserved"></bitfield>
    <bitfield name="EN_4_2_0"                mask="0x0010" display_name="4: Enable 4:2:0 mode"></bitfield>
    <bitfield name="BIT_5"                   confidential="Y" mask="0x0020" display_name="5: Reserved"></bitfield>
    <bitfield name="BIT_6"                   confidential="Y" mask="0x0040" display_name="6: Reserved"></bitfield>
  </reg>
  <reg name="WEIGHT_HORIZ_DECIMATION"        addr="0x0016" space="SOC1" mask="0x1FFF" default="0x0800" display_name="Weight for Horizontal Decimation"></reg>
  <reg name="WEIGHT_VERTICAL_DECIMATION"     addr="0x0017" space="SOC1" mask="0x1FFF" default="0x0800" display_name="Weight for Vertical Decimation"></reg>
  <reg name="RESERVED_SOC1_1F"               addr="0x001F" space="SOC1" confidential="Y" mask="0x00FF" default="0x0010" display_name="Reserved"></reg>
  <reg name="LUM_LIMITS_WB_STATS"            addr="0x0020" space="SOC1" mask="0xFFFF" default="0xC814" display_name="Luminance Range of Pixels Considered in WB Statistics">
    <bitfield name="LUM_LOWER_LIMIT"         mask="0x00FF" display_name="0-7: Lower limit of luminance for WB statistics"></bitfield>
    <bitfield name="LUM_UPPER_LIMIT"         mask="0xFF00" display_name="8-15: Upper limit of luminance for WB statistics"></bitfield>
  </reg>
  <reg name="RIGHT_LEFT_COORDS_AWB_WINDOW"   addr="0x002D" space="SOC1" mask="0xFFFF" default="0x6400" display_name="Right/Left Coordinates of AWB Measurement Window">
    <bitfield name="LEFT"                    mask="0x00FF" display_name="0-7: Left window boundary"></bitfield>
    <bitfield name="RIGHT"                   mask="0xFF00" display_name="8-15: Right window boundary"></bitfield>
  </reg>
  <reg name="BOTTOM_TOP_COORDS_AWB_WINDOW"   addr="0x002E" space="SOC1" mask="0xFFFF" default="0x4600" display_name="Bottom/Top Coordinates of AWB Measurement Window">
    <bitfield name="TOP"                     mask="0x00FF" display_name="0-7: Top window boundary"></bitfield>
    <bitfield name="BOTTOM"                  mask="0xFF00" display_name="8-15: Bottom window boundary"></bitfield>
  </reg>
  <reg name="RED_AWB_MEASUREMENT"            addr="0x0030" space="SOC1" mask="0x00FF" rw="RO" display_name="Red Chrominance Measure Calculated by AWB"></reg>
  <reg name="LUMA_AWB_MEASUREMENT"           addr="0x0031" space="SOC1" mask="0x00FF" rw="RO" display_name="Luminance Measure Calculated by AWB"></reg>
  <reg name="BLUE_AWB_MEASUREMENT"           addr="0x0032" space="SOC1" mask="0x00FF" rw="RO" display_name="Blue Chrominance Measure Calculated by AWB"></reg>
  <reg name="RESERVED_SOC1_33"               addr="0x0033" space="SOC1" confidential="Y" mask="0xFFFF" rw="RO" display_name="Reserved"></reg>
  <reg name="1D_APERTURE_PARAMETERS"         addr="0x0035" space="SOC1" mask="0xFFFF" default="0x1208" display_name="1D Aperture Parameters">
    <bitfield name="KNEE"                    mask="0x00FF" display_name="0-7: Ap_knee"></bitfield>
    <bitfield name="GAIN"                    mask="0x0700" display_name="8-10: Ap_gain"></bitfield>
    <bitfield name="EXP"                     mask="0x3800" display_name="11-13: Ap_exp"></bitfield>
  </reg>
  <reg name="APERTURE_PARAMETERS"            addr="0x0036" space="SOC1" mask="0xFFFF" default="0x1208" display_name="Aperture Parameters">
    <bitfield name="KNEE"                    mask="0x00FF" display_name="0-7: Ap_knee"><detail>threshold for aperture signal</detail></bitfield>
    <bitfield name="GAIN"                    mask="0x0700" display_name="8-10 Ap_gain"><detail>gain for aperture signal</detail></bitfield>
    <bitfield name="EXP"                     mask="0x3800" display_name="11-13: Ap_exp"><detail>exponent for gain for aperture signal</detail></bitfield>
    <bitfield name="BIT_14"                  confidential="Y" mask="0x4000" display_name="14: Reserved"></bitfield>
  </reg>
  <reg name="FILTERS"                        addr="0x0037" space="SOC1" mask="0x001F" default="0x0080" display_name="Filters">
    <bitfield name="UV"                      mask="0x0007" display_name="0-2: UV filter"></bitfield>
    <bitfield name="Y"                       mask="0x0018" display_name="3-4: Y filter mode"></bitfield>
    <bitfield name="ENABLE_Y_FILTER"         mask="0x0020" display_name="5: Permanently enable Y filter"></bitfield>
    <bitfield name="BIT_6"                   confidential="Y" mask="0x0040" display_name="6: Reserved"></bitfield>
    <bitfield name="BIT_7"                   confidential="Y" mask="0x0080" display_name="7: Reserved"></bitfield>
  </reg>
  <reg name="RESERVED_SOC1_38"               addr="0x0038" space="SOC1" confidential="Y" mask="0x007F" default="0x07AA" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_39"               addr="0x0039" space="SOC1" confidential="Y" mask="0x007F" default="0x07E4" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_3A"               addr="0x003A" space="SOC1" confidential="Y" mask="0x007F" default="0x002A" display_name="Reserved"></reg>
  <reg name="BLACK_LEVEL_2ND"                addr="0x003B" space="SOC1" mask="0x03FF" display_name="Second Black Level"></reg>
  <reg name="BLACK_LEVEL_1ST"                addr="0x003C" space="SOC1" mask="0x03FF" default="0x002A" display_name="First Black Level"></reg>
  <reg name="EN_PREVIEW_SUPPORT"             addr="0x0043" space="SOC1" mask="0x0001" default="0x0001" display_name="Support for Preview Modes"><detail>1 - enable</detail></reg>
  <reg name="MIRROR_SENSOR_R32"              addr="0x0044" space="SOC1" mask="0xFFFF" rw="RO" display_name="Mirrors sensor register 0x20"></reg>
  <reg name="MIRROR_SENSOR_R242"             addr="0x0045" space="SOC1" mask="0xFFFF" rw="RO" display_name="Mirrors sensor register 0xF2"></reg>
  <reg name="MIRROR_SENSOR_R33"              addr="0x0046" space="SOC1" mask="0xFFFF" rw="RO" display_name="Mirrors sensor register 0x21"></reg>
  <reg name="THRESH_EDGE_DETECT"             addr="0x0047" space="SOC1" mask="0x00FF" default="0x0010" display_name="Edge Threshold for Interpolation"><detail>Thrshld for identifying pixel neighborhood as having an edge.</detail></reg>
  <reg name="TEST_PATTERN"                   addr="0x0048" space="SOC1" mask="0x00FF" display_name="Test Pattern">
    <bitfield name="TEST_MODE"               mask="0x0007" display_name="0-2: Test mode"></bitfield>
    <bitfield name="ODDEVEN_COL"             mask="0x0008" display_name="3: Switch column"></bitfield>
    <bitfield name="ODDEVEN_ROW"             mask="0x0010" display_name="4: Switch row"></bitfield>
  </reg>
  <reg name="TEST_PATTERN_R"                 addr="0x0049" space="SOC1" mask="0x03FF" default="0x0100" display_name="Test Pattern R Value"></reg>
  <reg name="TEST_PATTERN_G"                 addr="0x004A" space="SOC1" mask="0x03FF" default="0x0100" display_name="Test Pattern G Value"></reg>
  <reg name="TEST_PATTERN_B"                 addr="0x004B" space="SOC1" mask="0x03FF" default="0x0100" display_name="Test Pattern B Value"></reg>
  <reg name="DIGITAL_GAIN_2"                 addr="0x004E" space="SOC1" mask="0x00FF" default="0x0020" display_name="Digital Gain 2"></reg>
  <reg name="RESERVED_SOC1_4F"               addr="0x004F" space="SOC1" confidential="Y" mask="0x0003" display_name="Reserved"></reg>
  <reg name="FACTORY_TEST"                   addr="0x0050" space="SOC1" mask="0xFFFF" rw="RO" display_name="Factory Test"></reg>
  <reg name="RESERVED_SOC1_51"               addr="0x0051" space="SOC1" confidential="Y" mask="0x7FFF" default="0x1740" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_52"               addr="0x0052" space="SOC1" confidential="Y" mask="0xFFFF" default="0x11EC" display_name="Reserved"></reg>
  <reg name="COLOR_CORR_MATRIX_SCALE_14"     addr="0x0060" space="SOC1" mask="0x7FFF" default="0x391A" display_name="Color Correction Matrix Scale 14"></reg>
  <reg name="COLOR_CORR_MATRIX_SCALE_11"     addr="0x0061" space="SOC1" mask="0x0FFF" default="0x04E4" display_name="Color Correction Matrix Scale 11"></reg>
  <reg name="COLOR_CORR_MATRIX_1_2"          addr="0x0062" space="SOC1" mask="0xFFFF" default="0x8A86" display_name="Color Correction Matrix Elements 1 and 2">
    <bitfield name="ELEMENT_1"               mask="0x00FF" display_name="0-7: Color correction matrix element 1"></bitfield>
    <bitfield name="ELEMENT_2"               mask="0xFF00" display_name="8-15: Color correction matrix element 2"></bitfield>
  </reg>
  <reg name="COLOR_CORR_MATRIX_3_4"          addr="0x0063" space="SOC1" mask="0xFFFF" default="0x9401" display_name="Color Correction Matrix Elements 3 and 4">
    <bitfield name="ELEMENT_3"               mask="0x00FF" display_name="0-7: Color correction matrix element 3"></bitfield>
    <bitfield name="ELEMENT_4"               mask="0xFF00" display_name="8-15: Color correction matrix element 4"></bitfield>
  </reg>
  <reg name="COLOR_CORR_MATRIX_5_6"          addr="0x0064" space="SOC1" mask="0xFFFF" default="0x36E7" display_name="Color Correction Matrix Elements 5 and 6">
    <bitfield name="ELEMENT_5"               mask="0x00FF" display_name="0-7: Color correction matrix element 5"></bitfield>
    <bitfield name="ELEMENT_6"               mask="0xFF00" display_name="8-15: Color correction matrix element 6"></bitfield>
  </reg>
  <reg name="COLOR_CORR_MATRIX_7_8"          addr="0x0065" space="SOC1" mask="0xFFFF" default="0xED79" display_name="Color Correction Matrix Elements 7 and 8">
    <bitfield name="ELEMENT_7"               mask="0x00FF" display_name="0-7: Color correction matrix element 7"></bitfield>
    <bitfield name="ELEMENT_8"               mask="0xFF00" display_name="8-15: Color correction matrix element 8"></bitfield>
  </reg>
  <reg name="COLOR_CORR_MATRIX_9"            addr="0x0066" space="SOC1" mask="0x3FFF" default="0x3FD6" display_name="Color Correction Matrix Element 9 and Signs">
    <bitfield name="ELEMENT_9"               mask="0x00FF" display_name="0-7: Color Correction Matrix Element 9"></bitfield>
    <bitfield name="SIGNS"                   mask="0x3F00" display_name="8-13: Signs for off-diagonal CCM elements"></bitfield>
  </reg>
  <reg name="DIGITAL_GAIN_1_RED"             addr="0x006A" space="SOC1" mask="0x03FF" default="0x0080" display_name="Digital Gain 1 for Red Pixels"><detail>Default setting corresponds to gain value of 1.</detail></reg>
  <reg name="DIGITAL_GAIN_1_GREEN1"          addr="0x006B" space="SOC1" mask="0x03FF" default="0x0080" display_name="Digital Gain 1 for Green1 Pixels"><detail>Default setting corresponds to gain value of 1.</detail></reg>
  <reg name="DIGITAL_GAIN_1_GREEN2"          addr="0x006C" space="SOC1" mask="0x03FF" default="0x0080" display_name="Digital Gain 1 for Green2 Pixels"><detail>Default setting corresponds to gain value of 1.</detail></reg>
  <reg name="DIGITAL_GAIN_1_BLUE"            addr="0x006D" space="SOC1" mask="0x03FF" default="0x0080" display_name="Digital Gain 1 for Blue Pixels"><detail>Default setting corresponds to gain value of 1.</detail></reg>
  <reg name="DIGITAL_GAIN_1_ALL_COLORS"      addr="0x006E" space="SOC1" mask="0x03FF" default="0x0080" display_name="Digital Gain 1 for All Colors"><detail>Write 128 to set all gains [R106-R109] to 1. When read, this register returns the value of R107.</detail></reg>
  <reg name="BOUNDS_FD_WINDOW_LEFT_WIDTH"    addr="0x007A" space="SOC1" mask="0xFFFF" default="0x0657" display_name="Boundaries of Flicker Measurement Window [Left/Width]">
    <bitfield name="WIDTH"                   mask="0x00FF" display_name="0-7: Window width"></bitfield>
    <bitfield name="LEFT"                    mask="0xFF00" display_name="8-15: Left window boundary"></bitfield>
  </reg>
  <reg name="BOUNDS_FD_WINDOW_TOP_HEIGHT"    addr="0x007B" space="SOC1" mask="0xFFFF" default="0x0088" display_name="Boundaries of Flicker Measurement Window [Top/Height]">
    <bitfield name="HEIGHT"                  mask="0x003F" display_name="0-5: Window height"></bitfield>
    <bitfield name="TOP"                     mask="0xFFC0" display_name="6-15: Top window boundary"></bitfield>
  </reg>
  <reg name="FD_MEASUREMENT_WINDOW_SIZE"     addr="0x007C" space="SOC1" mask="0xFFFF" default="0x1400" display_name="Flicker Measurement Window Size"></reg>
  <reg name="AVERAGE_LUMINANCE_FD_WINDOW"    addr="0x007D" space="SOC1" mask="0xFFFF" rw="RO" display_name="Measure of the Average Luminance in Flicker Measurement Window"></reg>
  <reg name="BLANK_FRAMES"                   addr="0x0096" space="SOC1" mask="0x0001" display_name="Blank Frames"></reg>
  <reg name="OUTPUT_FORMAT_CONFIG"           addr="0x0097" space="SOC1" mask="0x00FF" display_name="Output format config">
    <bitfield name="SWAP_CHANNELS"           mask="0x0001" display_name="0: Swap Channels"><detail>swaps Cb Cr in YUV and R B in RGB</detail></bitfield>
    <bitfield name="SWAP_CHROMINANCE_LUMA"   mask="0x0002" display_name="1: Swaps chrominance byte with luminance byte in YUV output."></bitfield>
    <bitfield name="BIT_2"                   confidential="Y" mask="0x0004" display_name="2: Reserved"></bitfield>
    <bitfield name="MONOCHROME"              mask="0x0008" display_name="3: Monochrome output"></bitfield>
    <bitfield name="CCIR656"                 mask="0x0010" display_name="4: Use CCIR656 codes when bypassing FIFO"></bitfield>
    <bitfield name="OUTPUT_MODE"             mask="0x0020" display_name="5: RGB/YUV output"><detail>0: YUV; 1: RGB</detail></bitfield>
    <bitfield name="RGB_FORMAT"              mask="0x00C0" display_name="6-7: RGB output format"><detail>0: 565; 1: 555; 2: 444x; 3: x444</detail></bitfield>
  </reg>
  <reg name="OUTPUT_FORMAT_TEST"             addr="0x0098" space="SOC1" mask="0x00FF" display_name="Output Format Test">
    <bitfield name="CR"                      mask="0x0001" display_name="0: Disable Cr channel"></bitfield>
    <bitfield name="Y"                       mask="0x0002" display_name="1: Disable Y channel"></bitfield>
    <bitfield name="CB"                      mask="0x0004" display_name="2: Disable Cb channel"></bitfield>
    <bitfield name="RAMP"                    mask="0x0038" display_name="3-5: Test ramp output"></bitfield>
    <bitfield name="BYPASS_8_2"              mask="0x0040" display_name="6: Enable 8+2 bypass"></bitfield>
    <bitfield name="FREEZE"                  mask="0x0080" display_name="7: Freeze update of R151 and SOC size registers"></bitfield>
  </reg>
  <reg name="LINE_COUNT"                     addr="0x0099" space="SOC1" mask="0x0FFF" display_name="Line Count"></reg>
  <reg name="FRAME_COUNT"                    addr="0x009A" space="SOC1" mask="0xFFFF" display_name="Frame Count"></reg>
  <reg name="RESERVED_SOC1_9B"               addr="0x009B" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_9C"               addr="0x009C" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_9D"               addr="0x009D" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_9E"               addr="0x009E" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_9F"               addr="0x009F" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_A0"               addr="0x00A0" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_A1"               addr="0x00A1" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_A2"               addr="0x00A2" space="SOC1" confidential="Y" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_A3"               addr="0x00A3" space="SOC1" confidential="Y" mask="0x03FF" default="0x0202" display_name="Reserved"></reg>
  <reg name="SPECIAL_EFFECTS"                addr="0x00A4" space="SOC1" mask="0xFFFF" default="0x6440" display_name="Special Effects">
    <bitfield name="SELECTION"               mask="0x0007" display_name="0-2: Special effect selection bits"><detail>0: disabled 1: mono; 2: sepia; 3: negative; 4: solarization 5: solarization w/ UV</detail></bitfield>
    <bitfield name="DITHER_BITWIDTH"         mask="0x0038" display_name="3-5: Bit wdith of dither"><detail>Valid values 1-4 otherwise no dither</detail></bitfield>
    <bitfield name="DITHER_LUMA"             mask="0x0040" display_name="6: Dither Luma only"><detail>0 = dither in all color channels; 1 = luma only</detail></bitfield>
    <bitfield name="SOLARIZATION_THRESH"     mask="0xFF00" display_name="8-15: Solarization threshhold"></bitfield>
  </reg>
  <reg name="SEPIA_CONSTANTS"                addr="0x00A5" space="SOC1" mask="0xFFFF" default="0xB023" display_name="Sepia Constants">
    <bitfield name="CR"                      mask="0x00FF" display_name="0-7: Sepia constant for Cr"></bitfield>
    <bitfield name="CB"                      mask="0xFF00" display_name="8-15: Sepia constant for Cb"></bitfield>
  </reg>
  <reg name="RESERVED_SOC1_A8"               addr="0x00A8" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_A9"               addr="0x00A9" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_AA"               addr="0x00AA" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_AB"               addr="0x00AB" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_AC"               addr="0x00AC" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_AD"               addr="0x00AD" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_AE"               addr="0x00AE" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_AF"               addr="0x00AF" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_B0"               addr="0x00B0" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_B1"               addr="0x00B1" space="SOC1" confidential="Y" mask="0x0FFF" display_name="Reserved"></reg>
  <reg name="GAMMA_CURVE_KNEES_0_1"          addr="0x00B2" space="SOC1" mask="0xFFFF" default="0x1400" display_name="Gamma Curve Knees 0 and 1">
    <bitfield name="KNEE_0"                  mask="0x00FF" display_name="0-7: Gamma curve knee point 0"></bitfield>
    <bitfield name="KNEE_1"                  mask="0xFF00" display_name="8-15: Gamma curve knee point 1"></bitfield>
  </reg>
  <reg name="GAMMA_CURVE_KNEES_2_3"          addr="0x00B3" space="SOC1" mask="0xFFFF" default="0x3A22" display_name="Gamma Curve Knees 2 and 3">
    <bitfield name="KNEE_2"                  mask="0x00FF" display_name="0-7: Gamma curve knee point 2"></bitfield>
    <bitfield name="KNEE_3"                  mask="0xFF00" display_name="8-15: Gamma curve knee point 3"></bitfield>
  </reg>
  <reg name="GAMMA_CURVE_KNEES_4_5"          addr="0x00B4" space="SOC1" mask="0xFFFF" default="0x765D" display_name="Gamma Curve Knees 4 and 5">
    <bitfield name="KNEE_4"                  mask="0x00FF" display_name="0-7: Gamma curve knee point 4"></bitfield>
    <bitfield name="KNEE_5"                  mask="0xFF00" display_name="8-15: Gamma curve knee point 5"></bitfield>
  </reg>
  <reg name="GAMMA_CURVE_KNEES_6_7"          addr="0x00B5" space="SOC1" mask="0xFFFF" default="0x9688" display_name="Gamma Curve Knees 6 and 7">
    <bitfield name="KNEE_6"                  mask="0x00FF" display_name="0-7: Gamma curve knee point 6"></bitfield>
    <bitfield name="KNEE_7"                  mask="0xFF00" display_name="8-15: Gamma curve knee point 7"></bitfield>
  </reg>
  <reg name="GAMMA_CURVE_KNEES_8_9"          addr="0x00B6" space="SOC1" mask="0xFFFF" default="0xAFA3" display_name="Gamma Curve Knees 8 and 9">
    <bitfield name="KNEE_8"                  mask="0x00FF" display_name="0-7: Gamma curve knee point 8"></bitfield>
    <bitfield name="KNEE_9"                  mask="0xFF00" display_name="8-15: Gamma curve knee point 9"></bitfield>
  </reg>
  <reg name="GAMMA_CURVE_KNEES_10_11"        addr="0x00B7" space="SOC1" mask="0xFFFF" default="0xC4BA" display_name="Gamma Curve Knees 10 and 11">
    <bitfield name="KNEE_10"                 mask="0x00FF" display_name="0-7: Gamma curve knee point 10"></bitfield>
    <bitfield name="KNEE_11"                 mask="0xFF00" display_name="8-15: Gamma curve knee point 11"></bitfield>
  </reg>
  <reg name="GAMMA_CURVE_KNEES_12_13"        addr="0x00B8" space="SOC1" mask="0xFFFF" default="0xD7CE" display_name="Gamma Curve Knees 12 and 13">
    <bitfield name="KNEE_12"                 mask="0x00FF" display_name="0-7: Gamma curve knee point 12"></bitfield>
    <bitfield name="KNEE_13"                 mask="0xFF00" display_name="8-15: Gamma curve knee point 13"></bitfield>
  </reg>
  <reg name="GAMMA_CURVE_KNEES_14_15"        addr="0x00B9" space="SOC1" mask="0xFFFF" default="0xE8E0" display_name="Gamma Curve Knees 14 and 15">
    <bitfield name="KNEE_14"                 mask="0x00FF" display_name="0-7: Gamma curve knee point 14"></bitfield>
    <bitfield name="KNEE_15"                 mask="0xFF00" display_name="8-15: Gamma curve knee point 15"></bitfield>
  </reg>
  <reg name="GAMMA_CURVE_KNEES_16_17"        addr="0x00BA" space="SOC1" mask="0xFFFF" default="0xF8F0" display_name="Gamma Curve Knees 16 and 17">
    <bitfield name="KNEE_16"                 mask="0x00FF" display_name="0-7: Gamma curve knee point 16"></bitfield>
    <bitfield name="KNEE_17"                 mask="0xFF00" display_name="8-15: Gamma curve knee point 17"></bitfield>
  </reg>
  <reg name="GAMMA_CURVE_KNEE_18"            addr="0x00BB" space="SOC1" mask="0x00FF" default="0x00FF" display_name="Gamma Curve Knee 18"></reg>
  <reg name="YUV_YCBCR_CONTROL"              addr="0x00BE" space="SOC1" mask="0x000F" default="0x0006" display_name="YUV/YCbCr Control">
    <bitfield name="MULT_Y_UV"               mask="0x0001" display_name="0: Multi Y 219/256; Mult UV 224/256"></bitfield>
    <bitfield name="COEFF_CONTROL"           mask="0x0002" display_name="1: Coefficient control"></bitfield>
    <bitfield name="ADD_128"                 mask="0x0004" display_name="2: Add 128 to UV values"></bitfield>
    <bitfield name="CLIP"                    mask="0x0008" display_name="3: Clip Y and UV"></bitfield>
  </reg>
  <reg name="Y_RGB_OFFSET"                   addr="0x00BF" space="SOC1" mask="0xFFFF" display_name="Y/RGB Offset">
    <bitfield name="RGB_OFFSET"              mask="0x00FF" display_name="0-7: RGB Offset"></bitfield>
    <bitfield name="Y_OFFSET"                mask="0xFF00" display_name="8-15: Y Offset"></bitfield>
  </reg>
  <reg name="RESERVED_SOC1_C2"               addr="0x00C2" space="SOC1" confidential="Y" mask="0x000F" display_name="Reserved"></reg>
  <reg name="MCU_BOOT_MODE"                  addr="0x00C3" space="SOC1" mask="0xFFFF" default="0x0500" display_name="Microcontroller Boot Mode">
    <bitfield name="RESET_MCU"               mask="0x0001" display_name="0: Reset MCU"></bitfield>
    <bitfield name="BIT_1"                   confidential="Y" mask="0x0002" display_name="1: Reserved"></bitfield>
    <bitfield name="BIT_2"                   confidential="Y" mask="0x0004" display_name="2: Reserved"></bitfield>
    <bitfield name="BIT_3"                   confidential="Y" mask="0x0008" display_name="3: Reserved"></bitfield>
    <bitfield name="BIT_4"                   confidential="Y" mask="0x0010" display_name="4: Reserved"></bitfield>
    <bitfield name="BITS_5_6"                confidential="Y" mask="0x0060" display_name="5-6: Reserved"></bitfield>
    <bitfield name="MCU_DEBUG_INDICATOR"     mask="0x0080" display_name="7: MCU Debug Indicator"></bitfield>
    <bitfield name="BITS_8_11"               confidential="Y" mask="0x0F00" rw="RO" display_name="8-11: Reserved"></bitfield>
    <bitfield name="BIT_12"                  confidential="Y" mask="0x1000" display_name="12: Reserved"></bitfield>
    <bitfield name="BIT_13"                  confidential="Y" mask="0x2000" rw="RO" display_name="13: Reserved"></bitfield>
    <bitfield name="BIT_14"                  confidential="Y" mask="0x4000" rw="RO" display_name="14: Reserved"></bitfield>
    <bitfield name="BIT_15"                  confidential="Y" mask="0x8000" rw="RO" display_name="15: Reserved"></bitfield>
  </reg>
  <reg name="MCU_ADDRESS"                    addr="0x00C6" space="SOC1" mask="0xFFFF" display_name="Microcontroller variable/RAM address">
    <bitfield name="DRIVER_VARIABLE"         mask="0x00FF" display_name="0-7: Driver variable"><detail>  driver variable offset for logical access</detail></bitfield>
    <bitfield name="DRIVER_ID"               mask="0x1F00" display_name="8-12: Driver ID"></bitfield>
    <bitfield name="SELECT_LOGICAL_ACCESS"   mask="0x6000" display_name="13-14: Select Logical Access"></bitfield>
    <bitfield name="8_BIT"                   mask="0x8000" display_name="15: 8-bit access"><detail>1=8-bit access; 0=16-bit</detail></bitfield>
  </reg>
  <reg name="MCU_DATA_0"                     addr="0x00C8" space="SOC1" mask="0xFFFF" display_name="MCU variable/RAM data (burst 0)"><detail>an be used for single data or burst mode</detail></reg>
  <reg name="MCU_DATA_1"                     addr="0x00C9" space="SOC1" mask="0xFFFF" display_name="Variable data burst SHIP access 1"><detail>Microcontroller variable data using burst SHIP access</detail></reg>
  <reg name="MCU_DATA_2"                     addr="0x00CA" space="SOC1" mask="0xFFFF" display_name="Variable data burst SHIP access 2"><detail>Microcontroller variable data using burst SHIP access</detail></reg>
  <reg name="MCU_DATA_3"                     addr="0x00CB" space="SOC1" mask="0xFFFF" display_name="Variable data burst SHIP access 3"><detail>Microcontroller variable data using burst SHIP access</detail></reg>
  <reg name="MCU_DATA_4"                     addr="0x00CC" space="SOC1" mask="0xFFFF" display_name="Variable data burst SHIP access 4"><detail>Microcontroller variable data using burst SHIP access</detail></reg>
  <reg name="MCU_DATA_5"                     addr="0x00CD" space="SOC1" mask="0xFFFF" display_name="Variable data burst SHIP access 5"></reg>
  <reg name="MCU_DATA_6"                     addr="0x00CE" space="SOC1" mask="0xFFFF" display_name="Variable data burst SHIP access 6"></reg>
  <reg name="MCU_DATA_7"                     addr="0x00CF" space="SOC1" mask="0xFFFF" display_name="Variable data burst SHIP access 7"></reg>
  <reg name="MCU_DATA_8"                     addr="0x00D0" space="SOC1" mask="0xFFFF" display_name="Variable data burst SHIP access 8"></reg>
  <reg name="MCU_DATA_9"                     addr="0x00D1" space="SOC1" mask="0xFFFF" display_name="Variable data burst SHIP access 9"></reg>
  <reg name="RESERVED_SOC1_E0"               addr="0x00E0" space="SOC1" confidential="Y" mask="0x000F" default="0x0004" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_E1"               addr="0x00E1" space="SOC1" confidential="Y" mask="0x00FF" default="0x0022" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_E2"               addr="0x00E2" space="SOC1" confidential="Y" mask="0x07FF" default="0x04B0" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_E3"               addr="0x00E3" space="SOC1" confidential="Y" mask="0x003F" display_name="Reserved"></reg>
  <reg name="PAGE_REGISTER"                  addr="0x00F0" space="SOC1" mask="0xFFFF" display_name="Page Register"></reg>
  <reg name="BYTEWISE_ADDRESS"               addr="0x00F1" space="SOC1" mask="0xFFFF" display_name="Byte-wise Address"></reg>
  <reg name="RESERVED_SOC1_F4"               addr="0x00F4" space="SOC1" confidential="Y" mask="0xFFFF" default="0x4001" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_F5"               addr="0x00F5" space="SOC1" confidential="Y" mask="0xFFFF" rw="RO" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_F6"               addr="0x00F6" space="SOC1" confidential="Y" mask="0xFFFF" rw="RO" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_F7"               addr="0x00F7" space="SOC1" confidential="Y" mask="0x07FF" rw="RO" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC1_FA"               addr="0x00FA" space="SOC1" confidential="Y" mask="0xFFFF" default="0x0001" display_name="Reserved"></reg>
  <reg name="JPEG_CONTROL"                   addr="0x0000" space="SOC2" mask="0xFFFF" display_name="JPEG Control Register">
    <bitfield name="ENABLE_ENCODER"          mask="0x0001" display_name="0: Start Encoder"></bitfield>
    <bitfield name="TEST_RAM"                mask="0x0002" display_name="1: Test SRAM"></bitfield>
    <bitfield name="RETURN_ZERO"             mask="0x7FFC" display_name="2-14: Return zero when read"></bitfield>
    <bitfield name="SOFT_RESET"              mask="0x8000" display_name="15: Soft Reset"></bitfield>
  </reg>
  <reg name="JPEG_STATUS_0"                  addr="0x0002" space="SOC2" mask="0xFFFF" display_name="JPEG Status Register 0">
    <bitfield name="TRANSFER_DONE"           mask="0x0001" display_name="0: Transfer Done status flag"><detail>Write 1 to clear</detail></bitfield>
    <bitfield name="OUT_BUF_OVERFLOW"        mask="0x0002" display_name="1: Output FIFO o=Overflow status flag"><detail>Write 1 to clear</detail></bitfield>
    <bitfield name="SPOOF_OVERSIZE_ERR"      mask="0x0004" display_name="2: Spoof Oversize Error status flag"><detail>Write 1 to clear</detail></bitfield>
    <bitfield name="REORDER_ERROR"           mask="0x0008" display_name="3: Re-order Buffer Error status flag"></bitfield>
    <bitfield name="WATERMARK"               mask="0x0030" display_name="4-5: Output buffer watermark"><detail>0:25% 1:50% 2:75% 3:100%</detail></bitfield>
    <bitfield name="QTABLE_ID"               mask="0x00C0" display_name="6-7:  QTable_ID"><detail>0: Pair0 1:Pair1 2: Pair2 3:Reserved</detail></bitfield>
    <bitfield name="JPEG_DATA_LENGTH_MSB"    mask="0xFF00" rw="RO" display_name="8-15: JPEG data length bits 16-23"></bitfield>
  </reg>
  <reg name="JPEG_STATUS_1"                  addr="0x0003" space="SOC2" mask="0xFFFF" rw="RO" display_name="JPEG Status Register 1- JPEG Data Length LSBs(Bits15:0)"></reg>
  <reg name="JPEG_STATUS_2"                  addr="0x0004" space="SOC2" mask="0x0007" rw="RO" display_name="JPEG Status Register 2 - Output FIFO Fullness Status"></reg>
  <reg name="JPEG_CONFIG_FE"                 addr="0x0005" space="SOC2" mask="0x003F" display_name="JPEG Front End Configuration Register">
    <bitfield name="ENCODED_DATA_FORMAT"     mask="0x0001" display_name="0: Color Component Composition"></bitfield>
    <bitfield name="MONOCHROME_MODE"         mask="0x0002" display_name="1: JPEG monochrome mode"></bitfield>
    <bitfield name="BITS_2_5"                confidential="Y" mask="0x003C" display_name="2-5: Reserved"></bitfield>
  </reg>
  <reg name="JPEG_CONFIG_CORE"               addr="0x0006" space="SOC2" mask="0x0001" display_name="JPEG Core Configuration Register"><detail>Extended JPEG Quantization Matrix</detail></reg>
  <reg name="RESERVED_SOC2_08"               addr="0x0008" space="SOC2" confidential="Y" mask="0x0003" display_name="Reserved"></reg>
  <reg name="JPEG_CORE_BYPASS"               addr="0x000A" space="SOC2" mask="0x0001" default="0x0001" display_name="JPEG Encoder Bypass"></reg>
  <reg name="JPEG_CONFIG_OUTPUT_0"           addr="0x000D" space="SOC2" mask="0x0FFF" default="0x0027" display_name="JPEG Output Configuration Register">
    <bitfield name="EN_SPOOF_FRAME"          mask="0x0001" display_name="0: Enable spoof frame"></bitfield>
    <bitfield name="EN_CLK_OUT_BETWEEN_FRAMES" mask="0x0002" display_name="1: Enable pixel clock between frames"></bitfield>
    <bitfield name="EN_CLK_OUT_INVALID_DATA" mask="0x0004" display_name="2: Enable pixel clock during invalid data"></bitfield>
    <bitfield name="EN_SOI_EOI"              mask="0x0008" display_name="3: Enable SOI/EOI insertion"></bitfield>
    <bitfield name="SOI_EOI_IN_FV"           mask="0x0010" display_name="4: Insert SOI and EOI when FRAME_VALID is high"></bitfield>
    <bitfield name="IGNORE_SPOOF_HEIGHT"     mask="0x0020" display_name="5: Ignore Spoof Frame Height"></bitfield>
    <bitfield name="EN_VAR_CLK_OUT_RATE"     mask="0x0040" display_name="6: Enable variable pixel clock rate"></bitfield>
    <bitfield name="EN_BYTE_SWAP"            mask="0x0080" display_name="7: Enable byte swap"><detail>Spoof frame must be enabled [bit 0 = 1]</detail></bitfield>
    <bitfield name="DUP_FV_ON_LV"            mask="0x0100" display_name="8: Duplicate FRAME_VALID on LINE_VALID"></bitfield>
    <bitfield name="SIG_ABNORMAL_TERMINATION" mask="0x0200" display_name="9: Enable Status Insertion"></bitfield>
    <bitfield name="EN_SPOOF_CCIR_CODES"     mask="0x0400" display_name="10: Enable spoof CCIR codes"></bitfield>
    <bitfield name="FREEZE_UPDATE_JPEG"      mask="0x0800" display_name="11: Freeze Update JPEG"></bitfield>
  </reg>
  <reg name="JPEG_CONFIG_OUTPUT_1"           addr="0x000E" space="SOC2" mask="0xFFFF" default="0x0002" display_name="JPEG PCLK1 and PCLK2 Configuration Register">
    <bitfield name="MCLK_DIV_N1"             mask="0x000F" display_name="0-3: N1"><detail>Used when output buffer is &amp;lt;50% full</detail></bitfield>
    <bitfield name="BIT_4"                   confidential="Y" mask="0x0010" display_name="4: Reserved"></bitfield>
    <bitfield name="PAD_SLEW_N1"             mask="0x00E0" display_name="5-7: PCLK1 slew rate"><detail>Used when output buffer is &amp;lt;50% full</detail></bitfield>
    <bitfield name="MCLK_DIV_N2"             mask="0x0F00" display_name="8-11: N2"><detail>Used when output buffer is 50%-75% full</detail></bitfield>
    <bitfield name="BIT_12"                  confidential="Y" mask="0x1000" display_name="12: Not used"></bitfield>
    <bitfield name="PAD_SLEW_N2"             mask="0xE000" display_name="13-15: PCLK2 slew rate"><detail>Used when output buffer is 50%-75% full</detail></bitfield>
  </reg>
  <reg name="JPEG_CONFIG_OUTPUT_2"           addr="0x000F" space="SOC2" mask="0x00FF" default="0x0021" display_name="JPEG PCLK3 Configuration Register">
    <bitfield name="MCLK_DIV_N3"             mask="0x000F" display_name="0-3: N3"><detail>Used when output buffer is &amp;gt;75% full</detail></bitfield>
    <bitfield name="BIT_4"                   confidential="Y" mask="0x0010" display_name="4: Not used"></bitfield>
    <bitfield name="PAD_SLEW_N3"             mask="0x00E0" display_name="5-7: PCLK3 slew rate."><detail>Used when output buffer is &amp;gt;75% full</detail></bitfield>
  </reg>
  <reg name="JPEG_SPOOF_WIDTH"               addr="0x0010" space="SOC2" mask="0x0FFF" default="0x0640" display_name="JPEG Spoof Frame Width"></reg>
  <reg name="JPEG_SPOOF_HEIGHT"              addr="0x0011" space="SOC2" mask="0x0FFF" default="0x0258" display_name="JPEG Spoof Frame Height"></reg>
  <reg name="JPEG_SPOOF_LV_TIMING"           addr="0x0012" space="SOC2" mask="0xFFFF" default="0x0606" display_name="JPEG Spoof Frame Line Timing">
    <bitfield name="SPOOF_LV_LEAD"           mask="0x00FF" display_name="0-7: Spoof LIVE_VALID Lead."></bitfield>
    <bitfield name="SPOOF_LV_TRAIL"          mask="0xFF00" display_name="8-15: Spoof LINE_VALID Trail."></bitfield>
  </reg>
  <reg name="RESERVED_SOC2_14"               addr="0x0014" space="SOC2" confidential="Y" mask="0xFFFF" rw="RW" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC2_15"               addr="0x0015" space="SOC2" confidential="Y" mask="0xFFFF" rw="RW" display_name="Reserved"></reg>
  <reg name="RESERVED_SOC2_16"               addr="0x0016" space="SOC2" confidential="Y" mask="0xFFFF" rw="RW" display_name="Reserved"></reg>
  <reg name="JPEG_RAM_TEST_CTRL"             addr="0x001D" space="SOC2" mask="0xFFFF" display_name="JPEG RAM Test Control Register">
    <bitfield name="TEST_RAM_ADDR"           mask="0x03FF" display_name="0-9: Tested RAM address"></bitfield>
    <bitfield name="TEST_RAM_YC_SEL"         mask="0x1C00" display_name="10-12: RAM selection register"></bitfield>
    <bitfield name="TEST_RAM_Y1_OR_C0"       mask="0x2000" display_name="13: Select Y=1 or C=0"></bitfield>
    <bitfield name="TEST_RAM_OUT_BUF"        mask="0x4000" display_name="14: Read output buffer RAM"><detail>This supersedes Y/C RAM selection</detail></bitfield>
    <bitfield name="TEST_RAM_WR_EN"          mask="0x8000" display_name="15: RAM write enable"></bitfield>
  </reg>
  <reg name="JPEG_INDIRECT_REG_CTRL"         addr="0x001E" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Control Register">
    <bitfield name="INDIRECT_REG_ADDR"       mask="0x07FF" display_name="0-10: Indirect access address register"></bitfield>
    <bitfield name="BITS_11_12"              confidential="Y" mask="0x1800" display_name="11-12: Unused"></bitfield>
    <bitfield name="ENABLE_SHIP_BURST"       mask="0x2000" display_name="13: Enable SHIP Burst"></bitfield>
    <bitfield name="INDIRECT_REG_WR_EN"      mask="0x4000" display_name="14: Enable indirect writing"></bitfield>
    <bitfield name="INDIRECT_REG_AI_EN"      mask="0x8000" display_name="15: Address auto-increment"></bitfield>
  </reg>
  <reg name="JPEG_INDIRECT_REG_DATA"         addr="0x001F" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register"></reg>
  <reg name="JPEG_INDIRECT_DATA_1"           addr="0x0020" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 1"></reg>
  <reg name="JPEG_INDIRECT_DATA_2"           addr="0x0021" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 2"></reg>
  <reg name="JPEG_INDIRECT_DATA_3"           addr="0x0022" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 3"></reg>
  <reg name="JPEG_INDIRECT_DATA_4"           addr="0x0023" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 4"></reg>
  <reg name="JPEG_INDIRECT_DATA_5"           addr="0x0024" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 5"></reg>
  <reg name="JPEG_INDIRECT_DATA_6"           addr="0x0025" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 6"></reg>
  <reg name="JPEG_INDIRECT_DATA_7"           addr="0x0026" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 7"></reg>
  <reg name="JPEG_INDIRECT_DATA_8"           addr="0x0027" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 8"></reg>
  <reg name="JPEG_INDIRECT_DATA_9"           addr="0x0028" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 9"></reg>
  <reg name="JPEG_INDIRECT_DATA_10"          addr="0x0029" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 10"></reg>
  <reg name="JPEG_INDIRECT_DATA_11"          addr="0x002A" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 11"></reg>
  <reg name="JPEG_INDIRECT_DATA_12"          addr="0x002B" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 12"></reg>
  <reg name="JPEG_INDIRECT_DATA_13"          addr="0x002C" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 13"></reg>
  <reg name="JPEG_INDIRECT_DATA_14"          addr="0x002D" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 14"></reg>
  <reg name="JPEG_INDIRECT_DATA_15"          addr="0x002E" space="SOC2" mask="0xFFFF" display_name="JPEG Indirect Access Data Register 15"></reg>
  <reg name="BOUNDS_FIRST_AF_WIND_TOP_LEFT"  addr="0x0040" space="SOC2" mask="0xFFFF" default="0x0F14" display_name="Boundaries of First AF Measurement Window [Top/Left]">
    <bitfield name="LEFT"                    mask="0x00FF" display_name="0-7: Left window boundary"></bitfield>
    <bitfield name="TOP"                     mask="0xFF00" display_name="8-15: Top window boundary"></bitfield>
  </reg>
  <reg name="BOUNDS_AF_WIND_HEIGHT_WIDTH"    addr="0x0041" space="SOC2" mask="0xFFFF" default="0x1E28" display_name="Boundaries of First AF Measurement Window [Height/Width]">
    <bitfield name="WIDTH"                   mask="0x00FF" display_name="0-7: Window width"></bitfield>
    <bitfield name="HEIGHT"                  mask="0xFF00" display_name="8-15: Window height"></bitfield>
  </reg>
  <reg name="AF_MEASUREMENT_WINDOW_SIZE"     addr="0x0042" space="SOC2" mask="0xFFFF" default="0x12C0" display_name="AF Measurement Window Size"><detail>Specifies number of pixels in the window used by AF measurement engine.</detail></reg>
  <reg name="AVG_LUMINANCE_W11_W12"          addr="0x0043" space="SOC2" mask="0xFFFF" rw="RO" display_name="Average Luminance in AF Windows W12 and W11">
    <bitfield name="Y_W11"                   mask="0x00FF" display_name="0-7: Average Y in W11"></bitfield>
    <bitfield name="Y_W12"                   mask="0xFF00" display_name="8-15: Average Y in W12"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_W13_W14"          addr="0x0044" space="SOC2" mask="0xFFFF" rw="RO" display_name="Average Luminance in AF Windows W14 and W13">
    <bitfield name="Y_W13"                   mask="0x00FF" display_name="0-7: Average Y in W13"></bitfield>
    <bitfield name="Y_W14"                   mask="0xFF00" display_name="8-15: Average Y in W14"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_W21_W22"          addr="0x0045" space="SOC2" mask="0xFFFF" rw="RO" display_name="Average Luminance in AF Windows W22 and W21">
    <bitfield name="Y_W21"                   mask="0x00FF" display_name="0-7: Average Y in W21"></bitfield>
    <bitfield name="Y_W22"                   mask="0xFF00" display_name="8-15: Average Y in W22"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_W23_W24"          addr="0x0046" space="SOC2" mask="0xFFFF" rw="RO" display_name="Average Luminance in AF Windows W24 and W23">
    <bitfield name="Y_W23"                   mask="0x00FF" display_name="0-7: Average Y in W23"></bitfield>
    <bitfield name="Y_W24"                   mask="0xFF00" display_name="8-15: Average Y in W24"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_W31_W32"          addr="0x0047" space="SOC2" mask="0xFFFF" rw="RO" display_name="Average Luminance in AF Windows W32 and W31">
    <bitfield name="Y_W31"                   mask="0x00FF" display_name="0-7: Average Y in W31"></bitfield>
    <bitfield name="Y_W32"                   mask="0xFF00" display_name="8-15: Average Y in W32"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_W33_W34"          addr="0x0048" space="SOC2" mask="0xFFFF" rw="RO" display_name="Average Luminance in AF Windows W34 and W33">
    <bitfield name="Y_W33"                   mask="0x00FF" display_name="0-7: Average Y in W33"></bitfield>
    <bitfield name="Y_W34"                   mask="0xFF00" display_name="8-15: Average Y in W34"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_W41_W42"          addr="0x0049" space="SOC2" mask="0xFFFF" rw="RO" display_name="Average Luminance in AF Windows W42 and W41">
    <bitfield name="Y_W41"                   mask="0x00FF" display_name="0-7: Average Y in W41"></bitfield>
    <bitfield name="Y_W42"                   mask="0xFF00" display_name="8-15: Average Y in W42"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_W43_W44"          addr="0x004A" space="SOC2" mask="0xFFFF" rw="RO" display_name="Average Luminance in AF Windows W44 and W43">
    <bitfield name="Y_W43"                   mask="0x00FF" display_name="0-7: Average Y in W43"></bitfield>
    <bitfield name="Y_W44"                   mask="0xFF00" display_name="8-15: Average Y in W44"></bitfield>
  </reg>
  <reg name="AF_FILTER_1"                    addr="0x004B" space="SOC2" mask="0xFFFF" default="0x0028" display_name="AF Filter 1">
    <bitfield name="C1"                      mask="0x000F" display_name="0-3: C1"></bitfield>
    <bitfield name="C2"                      mask="0x00F0" display_name="4-7: C2"></bitfield>
    <bitfield name="C3"                      mask="0x0F00" display_name="8-11: C3"></bitfield>
    <bitfield name="C4"                      mask="0xF000" display_name="12-15: C4"></bitfield>
  </reg>
  <reg name="AF_FILTER_1_PARAMETERS"         addr="0x004C" space="SOC2" mask="0xFFFF" default="0xC0B0" display_name="AF Filter 1 Configuration">
    <bitfield name="SCALE_FACTOR"            mask="0x000F" display_name="0-3: Scale factor"></bitfield>
    <bitfield name="ODD_EVEN_FILTER_SIZE"    mask="0x0010" display_name="4: Odd/even [9/8] filter size"><detail>0: even length; 1: odd length</detail></bitfield>
    <bitfield name="SYMMETRIC"               mask="0x0020" display_name="5: Symmetric filter"><detail>  0: anti-symmetric; 1: symmetric</detail></bitfield>
    <bitfield name="C0_SIGN"                 mask="0x0040" display_name="6: Sign for C0"><detail>1=negative 0=positive</detail></bitfield>
    <bitfield name="C1_SIGN"                 mask="0x0080" display_name="7: Sign for C1"><detail>1=negative 0=positive</detail></bitfield>
    <bitfield name="C2_SIGN"                 mask="0x0100" display_name="8: Sign for C2"><detail>1=negative 0=positive</detail></bitfield>
    <bitfield name="C3_SIGN"                 mask="0x0200" display_name="9: Sign for C3"><detail>1=negative 0=positive</detail></bitfield>
    <bitfield name="C4_SIGN"                 mask="0x0400" display_name="10: Sign for C4"><detail>1=negative 0=positive</detail></bitfield>
    <bitfield name="C0_COEFF"                mask="0xF000" display_name="12-15: C0 coefficient"><detail>for the center tap in odd-sized filter</detail></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_1_W11_W12"        addr="0x004D" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 1 Average Sharpness Measure for AF Windows W12 and W11">
    <bitfield name="W11"                     mask="0x00FF" display_name="0-7: Average Sharpness in W11"></bitfield>
    <bitfield name="W12"                     mask="0xFF00" display_name="8-15: Average Sharpness in W12"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_1_W13_W14"        addr="0x004E" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 1 Average Sharpness Measure for AF Windows W14 and W13">
    <bitfield name="W13"                     mask="0x00FF" display_name="0-7: Average Sharpness in W13"></bitfield>
    <bitfield name="W14"                     mask="0xFF00" display_name="8-15: Average Sharpness in W14"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_1_W21_W22"        addr="0x004F" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 1 Average Sharpness Measure for AF Windows W22 and W21">
    <bitfield name="W21"                     mask="0x00FF" display_name="0-7: Average Sharpness in W21"></bitfield>
    <bitfield name="W22"                     mask="0xFF00" display_name="8-15: Average Sharpness in W22"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_1_W23_W24"        addr="0x0050" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Fliter 1 Average Sharpness Measure for AF Windows W24 and W23">
    <bitfield name="W23"                     mask="0x00FF" display_name="0-7: Average Sharpness in W23"></bitfield>
    <bitfield name="W24"                     mask="0xFF00" display_name="8-15: Average Sharpness in W24"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_1_W31_W32"        addr="0x0051" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 1 Average Sharpness Measure for AF Windows W32 and W31">
    <bitfield name="W31"                     mask="0x00FF" display_name="0-7: Average Sharpness in W31"></bitfield>
    <bitfield name="W32"                     mask="0xFF00" display_name="8-15: Average Sharpness in W32"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_1_W33_W34"        addr="0x0052" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 1 Average Sharpness Measure for AF Windows W34 and W33">
    <bitfield name="W33"                     mask="0x00FF" display_name="0-7: Average Sharpness in W33"></bitfield>
    <bitfield name="W34"                     mask="0xFF00" display_name="8-15: Average Sharpness in W34"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_1_W41_W42"        addr="0x0053" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 1 Average Sharpness Measure for AF Windows W42 and W41">
    <bitfield name="W41"                     mask="0x00FF" display_name="0-7: Average Sharpness in W41"></bitfield>
    <bitfield name="W42"                     mask="0xFF00" display_name="8-15: Average Sharpness in W42"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_1_W43_W44"        addr="0x0054" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 1 Average Sharpness Measure for AF Windows W44 and W43">
    <bitfield name="W43"                     mask="0x00FF" display_name="0-7: Average Sharpness in W43"></bitfield>
    <bitfield name="W44"                     mask="0xFF00" display_name="8-15: Average Sharpness in W44"></bitfield>
  </reg>
  <reg name="AF_FILTER_2"                    addr="0x0055" space="SOC2" mask="0xFFFF" default="0x2080" display_name="AF Filter 2">
    <bitfield name="C1"                      mask="0x000F" display_name="0-3: C1"></bitfield>
    <bitfield name="C2"                      mask="0x00F0" display_name="4-7: C2"></bitfield>
    <bitfield name="C3"                      mask="0x0F00" display_name="8-11: C3"></bitfield>
    <bitfield name="C4"                      mask="0xF000" display_name="12-15: C4"></bitfield>
  </reg>
  <reg name="AF_FILTER_2_PARAMETERS"         addr="0x0056" space="SOC2" mask="0xFFFF" default="0xC130" display_name="AF Filter 2 Configuration">
    <bitfield name="SCALE_FACTOR"            mask="0x000F" display_name="0-3: Scale factor"></bitfield>
    <bitfield name="ODD_EVEN_FILTER_SIZE"    mask="0x0010" display_name="4: Odd/even [9/8] filter size"><detail>0: even length; 1: odd length</detail></bitfield>
    <bitfield name="SYMMETRIC"               mask="0x0020" display_name="5: Symmetric filter"><detail>0: anti-symmetric; 1: symmetric</detail></bitfield>
    <bitfield name="C0_SIGN"                 mask="0x0040" display_name="6:    Sign for C0"><detail>1=negative 0=positive</detail></bitfield>
    <bitfield name="C1_SIGN"                 mask="0x0080" display_name="7: Sign for C1"><detail>1=negative 0=positive</detail></bitfield>
    <bitfield name="C2_SIGN"                 mask="0x0100" display_name="8: Sign for C2"><detail>1=negative 0=positive</detail></bitfield>
    <bitfield name="C3_SIGN"                 mask="0x0200" display_name="9: Sign for C3"><detail>1=negative 0=positive</detail></bitfield>
    <bitfield name="C4_SIGN"                 mask="0x0400" display_name="10: Sign for C4"><detail>1=negative 0=positive</detail></bitfield>
    <bitfield name="C0_COEFF"                mask="0xF000" display_name="12-15: C0 coefficient"><detail>for the center tap in odd-sized filter</detail></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_2_W11_W12"        addr="0x0057" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 2 Average Sharpness Measure for AF Window W12 and W11">
    <bitfield name="W11"                     mask="0x00FF" display_name="0-7: Average Sharpness in W11"></bitfield>
    <bitfield name="W12"                     mask="0xFF00" display_name="8-15: Average Sharpness in W12"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_2_W13_W14"        addr="0x0058" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 2 Average Sharpness Measure for AF Windows W14 and W13">
    <bitfield name="W13"                     mask="0x00FF" display_name="0-7: Average Sharpness in W13"></bitfield>
    <bitfield name="W14"                     mask="0xFF00" display_name="8-15: Average Sharpness in W14"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_2_W21_W22"        addr="0x0059" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 2 Average Sharpness Measure for AF Windows W22 and W21">
    <bitfield name="W21"                     mask="0x00FF" display_name="0-7: Average Sharpness in W21"></bitfield>
    <bitfield name="W22"                     mask="0xFF00" display_name="8-15: Average Sharpness in W22"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_2_W23_W24"        addr="0x005A" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 2 Average Sharpness Measure for AF Windows W24 and W23">
    <bitfield name="W23"                     mask="0x00FF" display_name="0-7: Average Sharpness in W23"></bitfield>
    <bitfield name="W24"                     mask="0xFF00" display_name="8-15: Average Sharpness in W24"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_2_W31_W32"        addr="0x005B" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 2 Average Sharpness Measure for AF Windows W32 and W31">
    <bitfield name="W31"                     mask="0x00FF" display_name="0-7: Average Sharpness in W31"></bitfield>
    <bitfield name="W32"                     mask="0xFF00" display_name="8-15: Average Sharpness in W32"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_2_W33_W34"        addr="0x005C" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 2 Average Sharpness Measure for AF Windows W34 and W33">
    <bitfield name="W33"                     mask="0x00FF" display_name="0-7: Average Sharpness in W33"></bitfield>
    <bitfield name="W34"                     mask="0xFF00" display_name="8-15: Average Sharpness in W34"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_2_W41_W42"        addr="0x005D" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 2 Average Sharpness Measure for AF Windows W42 and W41">
    <bitfield name="W41"                     mask="0x00FF" display_name="0-7: Average Sharpness in W41"></bitfield>
    <bitfield name="W42"                     mask="0xFF00" display_name="8-15: Average Sharpness in W42"></bitfield>
  </reg>
  <reg name="AVG_SHARPNESS_2_W43_W44"        addr="0x005E" space="SOC2" mask="0xFFFF" rw="RO" display_name="AF Filter 2 Average Sharpness Measure for AE Windows W44 and W43">
    <bitfield name="W43"                     mask="0x00FF" display_name="0-7: Average Sharpness in W43"></bitfield>
    <bitfield name="W44"                     mask="0xFF00" display_name="8-15: Average Sharpness in W44"></bitfield>
  </reg>
  <reg name="LENS_CORRECTION_CONTROL"        addr="0x0080" space="SOC2" mask="0x07FF" default="0x0160" display_name="Lens Correction Control">
    <bitfield name="SIGN"                    mask="0x0001" display_name="0: Sign for K*F(x)*F(y)"></bitfield>
    <bitfield name="X_DOUBLED"               mask="0x0002" display_name="1: If 1 all the second X derivatives are doubled"></bitfield>
    <bitfield name="Y_DOUBLED"               mask="0x0004" display_name="2: If 1 all the second Y derivatives are doubled"></bitfield>
    <bitfield name="DIVISOR_DERIV_1_X"       mask="0x0038" display_name="3-5: Divisor first derivative X direction"><detail>0:/1 1:/2 2:/4 7-/128.</detail></bitfield>
    <bitfield name="DIVISOR_DERIV_1_Y"       mask="0x01C0" display_name="6-8: Divisor first Derivative Y Direction"><detail>0:/1 1:/2 2:/4 7:/128</detail></bitfield>
    <bitfield name="SHIFT_COL"               mask="0x0200" display_name="9: Shift column LC specific"></bitfield>
    <bitfield name="SHIFT_ROW"               mask="0x0400" display_name="10: Shift row LC specific"></bitfield>
  </reg>
  <reg name="ZONE_BOUNDS_X1_X2"              addr="0x0081" space="SOC2" mask="0xFFFF" default="0x6432" display_name="Zone Boundaries X1 and X2">
    <bitfield name="X2"                      mask="0x00FF" display_name="0-7: Zone 2 boundary [/4]. X direction"></bitfield>
    <bitfield name="X1"                      mask="0xFF00" display_name="8-15: Zone 1 boundary [/4]. X direction"></bitfield>
  </reg>
  <reg name="ZONE_BOUNDS_X0_X3"              addr="0x0082" space="SOC2" mask="0xFFFF" default="0x3296" display_name="Zone Boundaries X0 and X3">
    <bitfield name="X0"                      mask="0x00FF" display_name="0-7: Zone 0 boundary [/4]. X direction"></bitfield>
    <bitfield name="X3"                      mask="0xFF00" display_name="8-15: Zone 3 boundary [/4]. X direction"></bitfield>
  </reg>
  <reg name="ZONE_BOUNDS_X4_X5"              addr="0x0083" space="SOC2" mask="0xFFFF" default="0x9664" display_name="Zone Boundaries X4 and X5">
    <bitfield name="X4"                      mask="0x00FF" display_name="0-7: Zone 4 boundary [/4]. X direction"></bitfield>
    <bitfield name="X5"                      mask="0xFF00" display_name="8-15: Zone 5 boundary [/4]. X direction"></bitfield>
  </reg>
  <reg name="ZONE_BOUNDS_Y1_Y2"              addr="0x0084" space="SOC2" mask="0xFFFF" default="0x5028" display_name="Zone Boundaries Y1 and Y2">
    <bitfield name="Y2"                      mask="0x00FF" display_name="0-7: Zone 2 boundary [/4]. Y direction"></bitfield>
    <bitfield name="Y1"                      mask="0xFF00" display_name="8-15: Zone 1 boundary [/4]. Y direction"></bitfield>
  </reg>
  <reg name="ZONE_BOUNDS_Y0_Y3"              addr="0x0085" space="SOC2" mask="0xFFFF" default="0x2878" display_name="Zone Boundaries Y0 and Y3">
    <bitfield name="Y0"                      mask="0x00FF" display_name="0-7: Zone 0 boundary [/4]. Y direction"></bitfield>
    <bitfield name="Y3"                      mask="0xFF00" display_name="8-15: Zone 3 boundary [/4]. Y direction"></bitfield>
  </reg>
  <reg name="ZONE_BOUNDS_Y4_Y5"              addr="0x0086" space="SOC2" mask="0xFFFF" default="0x7850" display_name="Zone Boundaries Y4 and Y5">
    <bitfield name="Y4"                      mask="0x00FF" display_name="0-7: Zone 4 boundary [/4]. Y direction"></bitfield>
    <bitfield name="Y5"                      mask="0xFF00" display_name="8-15: Zone 5 boundary [/4]. Y direction"></bitfield>
  </reg>
  <reg name="CENTER_OFFSET"                  addr="0x0087" space="SOC2" mask="0xFFFF" display_name="Center Offset">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: Center offset X [/4]"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: Center offset Y [/4]"></bitfield>
  </reg>
  <reg name="FX_RED"                         addr="0x0088" space="SOC2" mask="0x0FFF" default="0x0200" display_name="F[x] for Red Color at the First Pixel of the Array"></reg>
  <reg name="FX_GREEN"                       addr="0x0089" space="SOC2" mask="0x0FFF" default="0x0200" display_name="F[x] for Green Color at the First Pixel of the Array"></reg>
  <reg name="FX_BLUE"                        addr="0x008A" space="SOC2" mask="0x0FFF" default="0x0200" display_name="F[x] for Blue Color at the First Pixel of the Array"></reg>
  <reg name="FY_RED"                         addr="0x008B" space="SOC2" mask="0x0FFF" display_name="F[y] for Red Color at the First Pixel of the Array"></reg>
  <reg name="FY_GREEN"                       addr="0x008C" space="SOC2" mask="0x0FFF" display_name="F[y] for Green Color at the First Pixel of the Array"></reg>
  <reg name="FY_BLUE"                        addr="0x008D" space="SOC2" mask="0x0FFF" display_name="F[y] for Blue Color at the First Pixel of the Array"></reg>
  <reg name="DF_DX_RED"                      addr="0x008E" space="SOC2" mask="0x0FFF" display_name="dF/dx for Red Color at the First Pixel of the Array"></reg>
  <reg name="DF_DX_GREEN"                    addr="0x008F" space="SOC2" mask="0x0FFF" display_name="dF/dx for Green Color at the First Pixel of the Array"></reg>
  <reg name="DF_DX_BLUE"                     addr="0x0090" space="SOC2" mask="0x0FFF" display_name="dF/dx for Blue Color at the First Pixel of the Array"></reg>
  <reg name="DF_DY_RED"                      addr="0x0091" space="SOC2" mask="0x0FFF" display_name="dF/dy for Red Color at the First Pixel of the Array"></reg>
  <reg name="DF_DY_GREEN"                    addr="0x0092" space="SOC2" mask="0x0FFF" display_name="dF/dy for Green Color at the First Pixel of the Array"></reg>
  <reg name="DF_DY_BLUE"                     addr="0x0093" space="SOC2" mask="0x0FFF" display_name="dF/dy for Blue Color at the First Pixel of the Array"></reg>
  <reg name="SECOND_DERIV_ZONE_0_RED"        addr="0x0094" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 0 Red Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 0 red color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 0 red color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_0_GREEN"      addr="0x0095" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 0 Green Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 0 green color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 0 green color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_0_BLUE"       addr="0x0096" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 0 Blue Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 0 blue color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 0 blue color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_1_RED"        addr="0x0097" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 1 Red Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 1 red color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 1 red color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_1_GREEN"      addr="0x0098" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 1 Green Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 1 green color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 1 green color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_1_BLUE"       addr="0x0099" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 1 Blue Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 1 blue color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 1 blue color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_2_RED"        addr="0x009A" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 2 Red color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 2 red color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 2 red color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_2_GREEN"      addr="0x009B" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 2 Green Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 2 green color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 2 green color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_2_BLUE"       addr="0x009C" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 2 Blue Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 2 blue color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 2 blue color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_3_RED"        addr="0x009D" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 3 Red Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 3 red color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 3 red color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_3_GREEN"      addr="0x009E" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 3 Green Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 3 green color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 3 green color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_3_BLUE"       addr="0x009F" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 3 Blue Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 3 blue color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 3 blue color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_4_RED"        addr="0x00A0" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 4 Red Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 4 red color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 4 red color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_4_GREEN"      addr="0x00A1" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 4 Green Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 4 green color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 4 green color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_4_BLUE"       addr="0x00A2" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 4 Blue Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 4 blue color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 4 blue color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_5_RED"        addr="0x00A3" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 5 Red Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 5 red color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 5 red color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_5_GREEN"      addr="0x00A4" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 5 Green Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 5 green color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 5 green color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_5_BLUE"       addr="0x00A5" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 5 Blue Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 5 blue color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 5 blue color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_6_RED"        addr="0x00A6" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 6 Red Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 6 red color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 6 red color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_6_GREEN"      addr="0x00A7" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 6 Green Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 6 green color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 6 green color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_6_BLUE"       addr="0x00A8" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 6 Blue Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 6 blue color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 6 blue color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_7_RED"        addr="0x00A9" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 7 Red Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 7 red color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 7 red color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_7_GREEN"      addr="0x00AA" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 7 Green Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 7 green color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 7 green color"></bitfield>
  </reg>
  <reg name="SECOND_DERIV_ZONE_7_BLUE"       addr="0x00AB" space="SOC2" mask="0xFFFF" display_name="Second deriv. for Zone 7 Blue Color">
    <bitfield name="X"                       mask="0x00FF" display_name="0-7: d2F/dx2 for zone 7 blue color"></bitfield>
    <bitfield name="Y"                       mask="0xFF00" display_name="8-15: d2F/dy2 for zone 7 blue color"></bitfield>
  </reg>
  <reg name="X2_FACTORS"                     addr="0x00AC" space="SOC2" mask="0xFFFF" display_name="X2 Factors">
    <bitfield name="X_ZONES"                 mask="0x00FF" display_name="0-7: X2 factors for X zones"></bitfield>
    <bitfield name="Y_ZONES"                 mask="0xFF00" display_name="8-15: X2 factors for Y zones"></bitfield>
  </reg>
  <reg name="GLOBAL_OFFSET_FXY_FUNCTION"     addr="0x00AD" space="SOC2" mask="0x00FF" default="0x0020" display_name="Global Offset of F[x y] Function"></reg>
  <reg name="K_FACTOR_IN_K_FX_FY"            addr="0x00AE" space="SOC2" mask="0x03FF" display_name="K Factor in K F[x] F[y]"></reg>
  <reg name="AE_WINDOW_TOP_LEFT"             addr="0x00C0" space="SOC2" mask="0xFFFF" display_name="Boundaries of First AE Measurement Window [Top/Left]">
    <bitfield name="LEFT"                    mask="0x00FF" display_name="0-7: Left window boundary"></bitfield>
    <bitfield name="TOP"                     mask="0xFF00" display_name="8-15: Top window boundary"></bitfield>
  </reg>
  <reg name="AE_WINDOW_HEIGHT_WIDTH"         addr="0x00C1" space="SOC2" mask="0xFFFF" default="0x3C50" display_name="Boundaries of First AE Measurement Window [Height/Width]">
    <bitfield name="WIDTH"                   mask="0x00FF" display_name="0-7: Window Width"></bitfield>
    <bitfield name="HEIGHT"                  mask="0xFF00" display_name="8-15: Window Height"></bitfield>
  </reg>
  <reg name="AE_MEAS_WINDOW_SIZE_LSW"        addr="0x00C2" space="SOC2" mask="0xFFFF" default="0x4B00" display_name="AE Measurement Window Size[LSW]"><detail>This register number of pixels in the window used by AE measurement engine.</detail></reg>
  <reg name="AE_AF_MEASUREMENT_ENABLE"       addr="0x00C3" space="SOC2" mask="0x0007" default="0x0006" display_name="AE/AF Measurement Enable">
    <bitfield name="AE_W"                    mask="0x0001" display_name="0: MS bit of the AE Measurement Window Size"></bitfield>
    <bitfield name="AE_ENABLE"               mask="0x0002" display_name="1: AE Statistic Enable"></bitfield>
    <bitfield name="AF_ENABLE"               mask="0x0004" display_name="2: AF Statistic Enable"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_AE_W11_W12"       addr="0x00C4" space="SOC2" mask="0xFFFF" rw="RO" display_name="Measure of the Average Luminance in AE windows W12 and W11">
    <bitfield name="W11"                     mask="0x00FF" display_name="0-7: Average Y in W11"></bitfield>
    <bitfield name="W12"                     mask="0xFF00" display_name="8-15: Average Y in W12"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_AE_W13_W14"       addr="0x00C5" space="SOC2" mask="0xFFFF" rw="RO" display_name="Measure of the Average Luminance in AE windows W14 and W13">
    <bitfield name="W13"                     mask="0x00FF" display_name="0-7: Average Y in W13"></bitfield>
    <bitfield name="W14"                     mask="0xFF00" display_name="8-15: Average Y in W14"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_AE_W21_W22"       addr="0x00C6" space="SOC2" mask="0xFFFF" rw="RO" display_name="Measure of the Average Luminance in AE windows W22 and W21">
    <bitfield name="W21"                     mask="0x00FF" display_name="0-7: Average Y in W21"></bitfield>
    <bitfield name="W22"                     mask="0xFF00" display_name="8-15: Average Y in W21"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_AE_W23_W24"       addr="0x00C7" space="SOC2" mask="0xFFFF" rw="RO" display_name="Measure of the Average Luminance in AE windows W24 and W23">
    <bitfield name="W23"                     mask="0x00FF" display_name="0-7: Average Y in W23"></bitfield>
    <bitfield name="W24"                     mask="0xFF00" display_name="8-15: Average Y in W24"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_AE_W31_W32"       addr="0x00C8" space="SOC2" mask="0xFFFF" rw="RO" display_name="Measure of the Average Luminance in AE windows W32 and W31">
    <bitfield name="W31"                     mask="0x00FF" display_name="0-7: Average Y in W31"></bitfield>
    <bitfield name="W32"                     mask="0xFF00" display_name="8-15: Average Y in W32"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_AE_W33_W34"       addr="0x00C9" space="SOC2" mask="0xFFFF" rw="RO" display_name="Measure of the Average Luminance in AE windows W34 and W33">
    <bitfield name="W33"                     mask="0x00FF" display_name="0-7: Average Y in W33"></bitfield>
    <bitfield name="W34"                     mask="0xFF00" display_name="8-15: Average Y in W34"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_AE_W41_W42"       addr="0x00CA" space="SOC2" mask="0xFFFF" rw="RO" display_name="Measure of the Average Luminance in AE windows W42 and W41">
    <bitfield name="W41"                     mask="0x00FF" display_name="0-7: Average Y in W41"></bitfield>
    <bitfield name="W42"                     mask="0xFF00" display_name="8-15: Average Y in W42"></bitfield>
  </reg>
  <reg name="AVG_LUMINANCE_AE_W43_W44"       addr="0x00CB" space="SOC2" mask="0xFFFF" rw="RO" display_name="Measure of the Average Luminance in AE windows W44 and W43">
    <bitfield name="W43"                     mask="0x00FF" display_name="0-7: Average Y in W43"></bitfield>
    <bitfield name="W44"                     mask="0xFF00" display_name="8-15: Average Y in W44"></bitfield>
  </reg>
  <reg name="COLOR_KILL_CONTROLS"            addr="0x00D2" space="SOC2" mask="0x03FF" default="0x030C" display_name="Color Kill Controls">
    <bitfield name="SATURATION_POINT"        mask="0x0007" display_name="0-2: Color kill saturation point"></bitfield>
    <bitfield name="GAIN"                    mask="0x0038" display_name="3-5: Color kill gain"></bitfield>
    <bitfield name="THRESHOLD"               mask="0x01C0" display_name="6-8: Color kill threshold"></bitfield>
    <bitfield name="BIT_9"                   confidential="Y" mask="0x0200" display_name="9: Reserved"></bitfield>
  </reg>
  <reg name="HISTOGRAM_LOWER_BOUNDS"         addr="0x00D3" space="SOC2" mask="0xFFFF" display_name="Histogram Window Lower Boundaries">
    <bitfield name="X0"                      mask="0x00FF" display_name="0-7: X0/8"></bitfield>
    <bitfield name="Y0"                      mask="0xFF00" display_name="8-15: Y0/8"></bitfield>
  </reg>
  <reg name="HISTOGRAM_UPPER_BOUNDS"         addr="0x00D4" space="SOC2" mask="0xFFFF" display_name="Histogram window Upper Boundaries">
    <bitfield name="X1"                      mask="0x00FF" display_name="0-7: X1/8"></bitfield>
    <bitfield name="Y1"                      mask="0xFF00" display_name="8-15: Y1/8"></bitfield>
  </reg>
  <reg name="BIN_DEFINITIONS_1"              addr="0x00D5" space="SOC2" mask="0x07FF" display_name="First Set of Bin Definitions">
    <bitfield name="OFFSET_BIN_0"            mask="0x00FF" display_name="0-7: Offset for bin 0"><detail>  divided by 4 on 10-bit scale</detail></bitfield>
    <bitfield name="BIN_WIDTH"               mask="0x0700" display_name="8-10: Bin width"><detail>  0-4LSB 1-8LSB 2-16LSB 7-512LSB on a 10-bit scale</detail></bitfield>
  </reg>
  <reg name="BIN_DEFINITIONS_2"              addr="0x00D6" space="SOC2" mask="0x07FF" display_name="Second Set of Bin Definitions">
    <bitfield name="OFFSET_BIN_0"            mask="0x00FF" display_name="0-7: Offset for bin 0"><detail>  divided by 4 on 10-bit scale</detail></bitfield>
    <bitfield name="BIN_WIDTH"               mask="0x0700" display_name="8-10: Bin width"><detail>  0-4LSB 1-8LSB 2-16LSB 7-512LSB on a 10-bit scale</detail></bitfield>
  </reg>
  <reg name="HISTOGRAM_WINDOW_SIZE"          addr="0x00D7" space="SOC2" mask="0x3FFF" default="0x0001" display_name="Histogram Window Size">
    <bitfield name="NUMBER_PIXELS"           mask="0x1FFF" display_name="0-12: Number pixels in hg window"></bitfield>
    <bitfield name="BIN_SET_READ"            mask="0x2000" display_name="13: Select bin set to read"><detail> 0: bin set 1; 1: bin set 2</detail></bitfield>
  </reg>
  <reg name="PIXEL_COUNTS_0_1"               addr="0x00D8" space="SOC2" mask="0xFFFF" rw="RO" display_name="Pixel Counts for Bin 0 and Bin 1">
    <bitfield name="BIN_0"                   mask="0x00FF" display_name="0-7: Bin 0; Pixel count divided by G factor"></bitfield>
    <bitfield name="BIN_1"                   mask="0xFF00" display_name="8-15: Bin 1; Pixel count divided by G factor"></bitfield>
  </reg>
  <reg name="PIXEL_COUNTS_2_3"               addr="0x00D9" space="SOC2" mask="0xFFFF" rw="RO" display_name="Pixel Counts for Bin 2 and Bin 3">
    <bitfield name="BIN_2"                   mask="0x00FF" display_name="0-7: Bin 2; Pixel count divided by G factor"></bitfield>
    <bitfield name="BIN_3"                   mask="0xFF00" display_name="8-15: Bin 3; Pixel count divided by G factor"></bitfield>
  </reg>
  <reg name="MON_VMT"                        addr="0x0000" space="MON" mask="0xFFFF" default="0xE8CD" display_name="vmt"></reg>
  <reg name="MON_CMD"                        addr="0x0002" space="MON" mask="0x00FF" display_name="cmd"></reg>
  <reg name="MON_ARG1"                       addr="0x0003" space="MON" mask="0xFFFF" display_name="arg1"></reg>
  <reg name="MON_ARG2"                       addr="0x0005" space="MON" mask="0xFFFF" display_name="arg2"></reg>
  <reg name="MON_MSGCOUNT"                   addr="0x0007" space="MON" mask="0x00FF" display_name="msgCount"></reg>
  <reg name="MON_MSG_HI"                     addr="0x0008" space="MON" mask="0xFFFF" display_name="msg [HI]"></reg>
  <reg name="MON_MSG_LO"                     addr="0x000A" space="MON" mask="0xFFFF" display_name="msg [LO]"></reg>
  <reg name="MON_VER"                        addr="0x000C" space="MON" mask="0x00FF" default="0x001F" display_name="ver"></reg>
  <reg name="SEQ_VMT"                        addr="0x0000" space="SEQ" mask="0xFFFF" default="0xF035" display_name="vmt"></reg>
  <reg name="SEQ_MODE"                       addr="0x0002" space="SEQ" mask="0x00FF" default="0x000F" display_name="mode"><detail>Setting bit enables corresponding driver</detail>
    <bitfield name="AE"                      mask="0x0001" display_name="0: AutoExposure"><detail>ID=2</detail></bitfield>
    <bitfield name="FD"                      mask="0x0002" display_name="1: Flicker Detection"><detail>ID=4</detail></bitfield>
    <bitfield name="AWB"                     mask="0x0004" display_name="2: Auto White Balance"><detail>ID=3</detail></bitfield>
    <bitfield name="HG"                      mask="0x0008" display_name="3: Histogram"><detail>ID=11</detail></bitfield>
    <bitfield name="AF"                      mask="0x0010" display_name="4: Auto Focus"><detail>ID=5</detail></bitfield>
    <bitfield name="6500K_OUTDOOR_WB"        mask="0x0020" display_name="5: 6500K outdoor WB"></bitfield>
    <bitfield name="BITS_5_7"                confidential="Y" mask="0x00C0" display_name="6-7: TBD"></bitfield>
  </reg>
  <reg name="SEQ_CMD"                        addr="0x0003" space="SEQ" mask="0x00FF" display_name="cmd"><detail>0-Run;1-Preview;2-Capture;3-Standby;4-Lock;5-Refresh;6-Refresh Mode</detail></reg>
  <reg name="SEQ_STATE"                      addr="0x0004" space="SEQ" mask="0x00FF" default="0x0003" display_name="state"><detail>0-Run;1-ToPreview;2-Enter;3-Preview;4-Leave;5-ToCapture;6-Enter;7-Capture;8-Leave;9-Standby</detail></reg>
  <reg name="SEQ_STEPMODE"                   addr="0x0005" space="SEQ" mask="0x00FF" display_name="stepMode">
    <bitfield name="ON_OFF"                  mask="0x0001" display_name="0: step mode On/Off"><detail>1-On</detail></bitfield>
    <bitfield name="FORCE_NEXT_STEP"         mask="0x0002" display_name="1: Force seq next step"></bitfield>
  </reg>
  <reg name="SEQ_FLASHTYPE"                  addr="0x0006" space="SEQ" mask="0x00FF" display_name="sharedParams.flashType">
    <bitfield name="FLASHTYPE"               mask="0x007F" display_name="0-6: FlashType"><detail>0-None;1-LED;2-Xenon;3-XenonBurst</detail></bitfield>
    <bitfield name="FLASH_ON_LOCK"           mask="0x0080" display_name="7: flash On in Lock mode"></bitfield>
  </reg>
  <reg name="SEQ_AE_CONTBUFF"                addr="0x0007" space="SEQ" mask="0x00FF" default="0x0008" display_name="sharedParams.aeContBuff"></reg>
  <reg name="SEQ_AE_CONTSTEP"                addr="0x0008" space="SEQ" mask="0x00FF" default="0x0002" display_name="sharedParams.aeContStep"></reg>
  <reg name="SEQ_AE_FASTBUFF"                addr="0x0009" space="SEQ" mask="0x00FF" default="0x0020" display_name="sharedParams.aeFastBuff"></reg>
  <reg name="SEQ_AE_FASTSTEP"                addr="0x000A" space="SEQ" mask="0x00FF" default="0x0001" display_name="sharedParams.aeFastStep"></reg>
  <reg name="SEQ_AWB_CONTBUFF"               addr="0x000B" space="SEQ" mask="0x00FF" default="0x0008" display_name="sharedParams.awbContBuff"></reg>
  <reg name="SEQ_AWB_CONTSTEP"               addr="0x000C" space="SEQ" mask="0x00FF" default="0x0002" display_name="sharedParams.awbContStep"></reg>
  <reg name="SEQ_AWB_FASTBUFF"               addr="0x000D" space="SEQ" mask="0x00FF" default="0x0020" display_name="sharedParams.awbFastBuff"></reg>
  <reg name="SEQ_AWB_FASTSTEP"               addr="0x000E" space="SEQ" mask="0x00FF" default="0x0001" display_name="sharedParams.awbFastStep"></reg>
  <reg name="SEQ_RESET_LEVEL_TH"             addr="0x000F" space="SEQ" mask="0x00FF" default="0x0075" display_name="sharedParams.resetLevelTH">
    <bitfield name="CLIP_LEVEL_GE_32"        mask="0x000F" display_name="0-3: Clip Reset Level ae.VirtGain&gt;=32"></bitfield>
    <bitfield name="CLIP_LEVEL_LT_32"        mask="0x00F0" display_name="4-7: Clip Reset Level ae.VirtGain&lt;32"></bitfield>
  </reg>
  <reg name="SEQ_RESERVED_2"                 addr="0x0010" space="SEQ" mask="0x00FF" display_name="sharedParams.reserved2"></reg>
  <reg name="SEQ_RESERVED_3"                 addr="0x0011" space="SEQ" mask="0x00FF" display_name="sharedParams.reserved3"></reg>
  <reg name="SEQ_TOT_MAXFRAMES"              addr="0x0012" space="SEQ" mask="0x00FF" default="0x001E" display_name="sharedParams.totMaxFrames"></reg>
  <reg name="SEQ_FLASH_TH"                   addr="0x0013" space="SEQ" mask="0x00FF" display_name="sharedParams.flashTH"></reg>
  <reg name="SEQ_OUTDOOR_TH"                 addr="0x0014" space="SEQ" mask="0x00FF" default="0x000A" display_name="sharedParams_outdoorTH"></reg>
  <reg name="SEQ_LLMODE"                     addr="0x0015" space="SEQ" mask="0x00FF" default="0x0060" display_name="sharedParams.LLmode">
    <bitfield name="CHANGE_INTERP_THRESH"    mask="0x0001" display_name="0: Change Interp threshold"></bitfield>
    <bitfield name="REDUCE_SATURATION"       mask="0x0002" display_name="1: Reduce color saturation"></bitfield>
    <bitfield name="REDUCE_AP_CORR"          mask="0x0004" display_name="2: Reduce ap correction"></bitfield>
    <bitfield name="INCR_AP_THRESH"          mask="0x0008" display_name="3: Reduce ap threshold"></bitfield>
    <bitfield name="Y_FILTER_ON"             mask="0x0010" display_name="4: Y Filter On"></bitfield>
    <bitfield name="TXBOOST_VS_GAINS"        mask="0x0020" display_name="5: Tx_boost vs. Gains On/Off"></bitfield>
    <bitfield name="RESET_CLIP_LEVEL"        mask="0x0040" display_name="6: Reset Clip Level"></bitfield>
  </reg>
  <reg name="SEQ_LLVIRTGAIN1"                addr="0x0016" space="SEQ" mask="0x00FF" default="0x0051" display_name="sharedParams.LLvirtGain1"></reg>
  <reg name="SEQ_LLVIRTGAIN2"                addr="0x0017" space="SEQ" mask="0x00FF" default="0x005A" display_name="sharedParams.LLvirtGain2"></reg>
  <reg name="SEQ_LLSAT1"                     addr="0x0018" space="SEQ" mask="0x00FF" default="0x0080" display_name="sharedParams.LLSat1"></reg>
  <reg name="SEQ_LLSAT2"                     addr="0x0019" space="SEQ" mask="0x00FF" display_name="sharedParams.LLSat2"></reg>
  <reg name="SEQ_LLINTERPTHRESH1"            addr="0x001A" space="SEQ" mask="0x00FF" default="0x0010" display_name="sharedParams.LLInterpThresh1"></reg>
  <reg name="SEQ_LLINTERPTHRESH2"            addr="0x001B" space="SEQ" mask="0x00FF" default="0x0040" display_name="sharedParams.LLInterpThresh2"></reg>
  <reg name="SEQ_LLAPCORR1"                  addr="0x001C" space="SEQ" mask="0x00FF" default="0x0002" display_name="sharedParams.LLApCorr1"></reg>
  <reg name="SEQ_LLAPCORR2"                  addr="0x001D" space="SEQ" mask="0x00FF" display_name="sharedParams.LLApCorr2"></reg>
  <reg name="SEQ_LLAPTHRESH1"                addr="0x001E" space="SEQ" mask="0x00FF" default="0x0008" display_name="sharedParams.LLApThresh1"></reg>
  <reg name="SEQ_LLAPTHRESH2"                addr="0x001F" space="SEQ" mask="0x00FF" default="0x0040" display_name="sharedParams.LLApThresh2"></reg>
  <reg name="SEQ_CAP_MODE"                   addr="0x0020" space="SEQ" mask="0x00FF" display_name="captureParams.mode">
    <bitfield name="XENON_FLASH"             mask="0x0001" display_name="0: Capture w/ Xenon Flash"><detail>Still Only</detail></bitfield>
    <bitfield name="VIDEO"                   mask="0x0002" display_name="1: Capture Video"></bitfield>
    <bitfield name="BIT_2"                   confidential="Y" mask="0x0004" display_name="2: Reserved"></bitfield>
    <bitfield name="VIDEO_AF_ON"             mask="0x0008" display_name="3: AF On"><detail>Video Only</detail></bitfield>
    <bitfield name="VIDEO_AE_ON"             mask="0x0010" display_name="4: AE On"><detail>Video Only</detail></bitfield>
    <bitfield name="VIDEO_AWB_ON"            mask="0x0020" display_name="5: AWB On"><detail>Video Only</detail></bitfield>
    <bitfield name="VIDEO_HG_ON"             mask="0x0040" display_name="6: HG On"><detail>Video Only</detail></bitfield>
  </reg>
  <reg name="SEQ_CAP_NUMFRAMES"              addr="0x0021" space="SEQ" mask="0x00FF" default="0x0003" display_name="captureParams.numFrames"><detail>Number of still frames captured</detail></reg>
  <reg name="SEQ_PREVIEW_0_AE"               addr="0x0022" space="SEQ" mask="0x00FF" default="0x0001" display_name="previewParEnter.ae"><detail>0-Off;1-Fast;2-Manual;3-Continuous;4-Fast+Mettering;5-Fast+AutoContrast</detail></reg>
  <reg name="SEQ_PREVIEW_0_FD"               addr="0x0023" space="SEQ" mask="0x00FF" display_name="previewParEnter.fd"><detail>0-Off;1-Continuous;2-Manual</detail></reg>
  <reg name="SEQ_PREVIEW_0_AWB"              addr="0x0024" space="SEQ" mask="0x00FF" default="0x0001" display_name="previewParEnter.awb"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
  <reg name="SEQ_PREVIEW_0_AF"               addr="0x0025" space="SEQ" mask="0x00FF" display_name="previewParEnter.af"><detail>0-Off;1-Fast;2-Manual;3-Continuous;5-Creep compensation</detail></reg>
  <reg name="SEQ_PREVIEW_0_HG"               addr="0x0026" space="SEQ" mask="0x00FF" default="0x0001" display_name="previewParEnter.hg"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
  <reg name="SEQ_PREVIEW_0_FLASH"            addr="0x0027" space="SEQ" mask="0x00FF" display_name="previewParEnter.flash"><detail>0-Off;1-On;2-Locked;3-AutoEvaluate;7-User defined</detail></reg>
  <reg name="SEQ_PREVIEW_0_SKIPFRAME"        addr="0x0028" space="SEQ" mask="0x00FF" display_name="previewParEnter.skipframe">
    <bitfield name="SKIP_LED_ON"             mask="0x0020" display_name="5: Skip 1st when LED On"></bitfield>
    <bitfield name="SKIP_STATE"              mask="0x0040" display_name="6: Skip State"></bitfield>
    <bitfield name="TURN_OFF_FEN"            mask="0x0080" display_name="7: Turn off fen"></bitfield>
  </reg>
  <reg name="SEQ_PREVIEW_1_AE"               addr="0x0029" space="SEQ" mask="0x00FF" default="0x0003" display_name="previewPar.ae"><detail>0-Off;1-Fast;2-Manual;3-Continuous;4-Fast+Mettering;5-Fast+AutoContrast</detail></reg>
  <reg name="SEQ_PREVIEW_1_FD"               addr="0x002A" space="SEQ" mask="0x00FF" default="0x0002" display_name="previewPar.fd"><detail>0-Off;1-Continuous;2-Manual</detail></reg>
  <reg name="SEQ_PREVIEW_1_AWB"              addr="0x002B" space="SEQ" mask="0x00FF" default="0x0003" display_name="previewPar.awb"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
  <reg name="SEQ_PREVIEW_1_AF"               addr="0x002C" space="SEQ" mask="0x00FF" display_name="previewPar.af"><detail>0-Off;1-Fast;2-Manual;3-Continuous;5-Creep compensation</detail></reg>
  <reg name="SEQ_PREVIEW_1_HG"               addr="0x002D" space="SEQ" mask="0x00FF" default="0x0003" display_name="previewPar.hg"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
  <reg name="SEQ_PREVIEW_1_FLASH"            addr="0x002E" space="SEQ" mask="0x00FF" display_name="previewPar.flash"><detail>0-Off;1-On;2-Locked;3-AutoEvaluate;7-User defined</detail></reg>
  <reg name="SEQ_PREVIEW_1_SKIPFRAME"        addr="0x002F" space="SEQ" mask="0x00FF" display_name="previewPar.skipframe">
    <bitfield name="SKIP_LED_ON"             mask="0x0020" display_name="5: Skip 1st when LED On"></bitfield>
    <bitfield name="SKIP_STATE"              mask="0x0040" display_name="6: Skip State"></bitfield>
    <bitfield name="TURN_OFF_FEN"            mask="0x0080" display_name="7: Turn off fen"></bitfield>
  </reg>
  <reg name="SEQ_PREVIEW_2_AE"               addr="0x0030" space="SEQ" mask="0x00FF" default="0x0004" display_name="previewParLeave.ae"><detail>0-Off;1-Fast;2-Manual;3-Continuous;4-Fast+Mettering;5-Fast+AutoContrast</detail></reg>
  <reg name="SEQ_PREVIEW_2_FD"               addr="0x0031" space="SEQ" mask="0x00FF" display_name="previewParLeave.fd"><detail>0-Off;1-Continuous;2-Manual</detail></reg>
  <reg name="SEQ_PREVIEW_2_AWB"              addr="0x0032" space="SEQ" mask="0x00FF" default="0x0001" display_name="previewParLeave.awb"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
  <reg name="SEQ_PREVIEW_2_AF"               addr="0x0033" space="SEQ" mask="0x00FF" display_name="previewParLeave.af"><detail>0-Off;1-Fast;2-Manual;3-Continuous;5-Creep compensation</detail></reg>
  <reg name="SEQ_PREVIEW_2_HG"               addr="0x0034" space="SEQ" mask="0x00FF" default="0x0001" display_name="previewParLeave.hg"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
  <reg name="SEQ_PREVIEW_2_FLASH"            addr="0x0035" space="SEQ" mask="0x00FF" display_name="previewParLeave.flash"><detail>0-Off;1-On;2-Locked;3-AutoEvaluate;7-User defined</detail></reg>
  <reg name="SEQ_PREVIEW_2_SKIPFRAME"        addr="0x0036" space="SEQ" mask="0x00FF" display_name="previewParLeave.skipframe">
    <bitfield name="SKIP_LED_ON"             mask="0x0020" display_name="5: Skip 1st when LED On"></bitfield>
    <bitfield name="SKIP_STATE"              mask="0x0040" display_name="6: Skip State"></bitfield>
    <bitfield name="TURN_OFF_FEN"            mask="0x0080" display_name="7: Turn off fen"></bitfield>
  </reg>
  <reg name="SEQ_PREVIEW_3_AE"               addr="0x0037" space="SEQ" mask="0x00FF" display_name="capParEnter.ae"><detail>0-Off;1-Fast;2-Manual;3-Continuous;4-Fast+Mettering;5-Fast+AutoContrast</detail></reg>
  <reg name="SEQ_PREVIEW_3_FD"               addr="0x0038" space="SEQ" mask="0x00FF" display_name="capParEnter.fd"><detail>0-Off;1-Continuous;2-Manual</detail></reg>
  <reg name="SEQ_PREVIEW_3_AWB"              addr="0x0039" space="SEQ" mask="0x00FF" display_name="capParEnter.awb"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
  <reg name="SEQ_PREVIEW_3_AF"               addr="0x003A" space="SEQ" mask="0x00FF" display_name="capParEnter.af"><detail>0-Off;1-Fast;2-Manual;3-Continuous;5-Creep compensation</detail></reg>
  <reg name="SEQ_PREVIEW_3_HG"               addr="0x003B" space="SEQ" mask="0x00FF" display_name="capParEnter.hg"><detail>0-Off;1-Fast;2-Manual;3-Continuous</detail></reg>
  <reg name="SEQ_PREVIEW_3_FLASH"            addr="0x003C" space="SEQ" mask="0x00FF" display_name="capParEnter.flash"><detail>0-Off;1-On;2-Locked;3-AutoEvaluate;7-User defined</detail></reg>
  <reg name="SEQ_PREVIEW_3_SKIPFRAME"        addr="0x003D" space="SEQ" mask="0x00FF" display_name="capParEnter.skipframe">
    <bitfield name="SKIP_LED_ON"             mask="0x0020" display_name="5: Skip 1st when LED On"></bitfield>
    <bitfield name="SKIP_STATE"              mask="0x0040" display_name="6: Skip State"></bitfield>
    <bitfield name="TURN_OFF_FEN"            mask="0x0080" display_name="7: Turn off fen"></bitfield>
  </reg>
  <reg name="AE_VMT"                         addr="0x0000" space="AE" mask="0xFFFF" default="0xE848" display_name="Vmt"></reg>
  <reg name="AE_WINDOW_POS"                  addr="0x0002" space="AE" mask="0x00FF" display_name="windowPos"><detail>Y0 and X0 (1/16 frame size)</detail></reg>
  <reg name="AE_WINDOW_SIZE"                 addr="0x0003" space="AE" mask="0x00FF" default="0x00EF" display_name="windowSize"><detail>Height and Width</detail></reg>
  <reg name="AE_WAKEUPLINE"                  addr="0x0004" space="AE" mask="0xFFFF" default="0x023A" display_name="wakeUpLine"><detail>Line number when MCU wakes up</detail></reg>
  <reg name="AE_TARGET"                      addr="0x0006" space="AE" mask="0x00FF" default="0x003C" display_name="Target"><detail>Target brightness</detail></reg>
  <reg name="AE_GATE"                        addr="0x0007" space="AE" mask="0x00FF" default="0x000A" display_name="Gate"><detail>AE sensitivity</detail></reg>
  <reg name="AE_SKIP_FRAMES"                 addr="0x0008" space="AE" mask="0x00FF" display_name="SkipFrames"><detail>Frequency of AE update</detail></reg>
  <reg name="AE_JUMP_DIVISOR"                addr="0x0009" space="AE" mask="0x00FF" default="0x0002" display_name="JumpDivisor"><detail>Shortens jump (1=fastest)</detail></reg>
  <reg name="AE_LUMA_BUFFER_SPEED"           addr="0x000A" space="AE" mask="0x00FF" default="0x0008" display_name="lumaBufferSpeed"><detail>32=fastest; 1=slowest</detail></reg>
  <reg name="AE_MAX_R12"                     addr="0x000B" space="AE" mask="0xFFFF" default="0x04B0" display_name="maxR12"><detail>Maximum of R12:0</detail></reg>
  <reg name="AE_MIN_INDEX"                   addr="0x000D" space="AE" mask="0x00FF" display_name="minIndex"><detail>Min allowed zone number</detail></reg>
  <reg name="AE_MAX_INDEX"                   addr="0x000E" space="AE" mask="0x00FF" default="0x0018" display_name="maxIndex"><detail>Max allowed zone number</detail></reg>
  <reg name="AE_MIN_VIRTGAIN"                addr="0x000F" space="AE" mask="0x00FF" default="0x0010" display_name="minVirtGain"><detail>Min allowed virtual gain</detail></reg>
  <reg name="AE_MAX_VIRTGAIN"                addr="0x0010" space="AE" mask="0x00FF" default="0x0080" display_name="maxVirtGain"><detail>Max allowed virtual gain</detail></reg>
  <reg name="AE_MAX_ADC_HI"                  addr="0x0011" space="AE" mask="0x00FF" default="0x000D" display_name="maxADChi"><detail>Max ADC Vref_hi</detail></reg>
  <reg name="AE_MIN_ADC_HI"                  addr="0x0012" space="AE" mask="0x00FF" default="0x000B" display_name="minADChi"><detail>Min ADC Vref_hi</detail></reg>
  <reg name="AE_MIN_ADC_LO"                  addr="0x0013" space="AE" mask="0x00FF" default="0x0007" display_name="minADClo"><detail>Min ADC Vref_lo</detail></reg>
  <reg name="AE_MAX_DGAIN_AE1"               addr="0x0014" space="AE" mask="0xFFFF" default="0x0080" display_name="maxDGainAE1"><detail>Max digital gain pre-LC</detail></reg>
  <reg name="AE_MAX_DGAIN_AE2"               addr="0x0016" space="AE" mask="0x00FF" default="0x0020" display_name="maxDGainAE2"><detail>Max digital gain post-LC</detail></reg>
  <reg name="AE_INDEX_TH23"                  addr="0x0017" space="AE" mask="0x00FF" default="0x0008" display_name="IndexTH23"><detail>Sets FPS at normal illumination</detail></reg>
  <reg name="AE_MAXGAIN23"                   addr="0x0018" space="AE" mask="0x00FF" default="0x0078" display_name="maxGain23"><detail>Sets FPS at low-light</detail></reg>
  <reg name="AE_WEIGHTS"                     addr="0x0019" space="AE" mask="0x00FF" default="0x00FF" display_name="weights">
    <bitfield name="CENTER_ZONE_WEIGHT"      mask="0x000F" display_name="0-3: center zone weight"></bitfield>
    <bitfield name="BACKGROUND_WEIGHT"       mask="0x00F0" display_name="4-7: background weight"></bitfield>
  </reg>
  <reg name="AE_STATUS"                      addr="0x001A" space="AE" mask="0x00FF" default="0x00C4" display_name="status">
    <bitfield name="AE_AT_LIMIT"             mask="0x0001" display_name="0: AE at limit"><detail>1- AE reached limit</detail></bitfield>
    <bitfield name="R9_CHANGED"              mask="0x0002" display_name="1: R9 changed"><detail>1- Need to skip frame</detail></bitfield>
    <bitfield name="READY"                   mask="0x0004" display_name="2: Ready"></bitfield>
    <bitfield name="METERING_MODE"           mask="0x0008" display_name="3: Metering Mode"></bitfield>
    <bitfield name="METERING_DONE"           mask="0x0010" display_name="4: Metering Mode is Done"></bitfield>
    <bitfield name="OVEREXPOSE_FIX"          mask="0x0040" display_name="6: On/Off OverExpose fix"></bitfield>
    <bitfield name="OVEREXPOSE_COMP"         mask="0x0080" display_name="7: On/Off OverExpose compensation"></bitfield>
  </reg>
  <reg name="AE_CURRENT_Y"                   addr="0x001B" space="AE" mask="0x00FF" display_name="CurrentY"><detail>Last measured luminance</detail></reg>
  <reg name="AE_R12"                         addr="0x001C" space="AE" mask="0xFFFF" display_name="R12"><detail>Current shutter delay value</detail></reg>
  <reg name="AE_INDEX"                       addr="0x001E" space="AE" mask="0x00FF" display_name="Index"><detail>Current zone - integration time</detail></reg>
  <reg name="AE_VIRTGAIN"                    addr="0x001F" space="AE" mask="0x00FF" display_name="VirtGain"></reg>
  <reg name="AE_ADC_HI"                      addr="0x0020" space="AE" mask="0x00FF" default="0x000D" display_name="ADC_hi"></reg>
  <reg name="AE_ADC_LO"                      addr="0x0021" space="AE" mask="0x00FF" default="0x0007" display_name="ADC_lo"></reg>
  <reg name="AE_DGAIN_AE1"                   addr="0x0022" space="AE" mask="0xFFFF" display_name="DGainAE1"><detail>Current digital gain pre-LC</detail></reg>
  <reg name="AE_DGAIN_AE2"                   addr="0x0024" space="AE" mask="0x00FF" display_name="DGainAE2"><detail>Current digital gain post-LC</detail></reg>
  <reg name="AE_R9"                          addr="0x0025" space="AE" mask="0xFFFF" display_name="R9"><detail>Current R9:0 value</detail></reg>
  <reg name="AE_R65"                         addr="0x0027" space="AE" mask="0x00FF" display_name="R65"><detail>Current ADC Vref value</detail></reg>
  <reg name="AE_ROWTIME"                     addr="0x0028" space="AE" mask="0xFFFF" display_name="rowTime"></reg>
  <reg name="AE_GAINR12"                     addr="0x002A" space="AE" mask="0x00FF" display_name="gainR12"></reg>
  <reg name="AE_SKIP_FRAMES_CNT"             addr="0x002B" space="AE" mask="0x00FF" display_name="SkipFrames_cnt"><detail>Counter of skipped frames</detail></reg>
  <reg name="AE_BUFFERED_LUMA"               addr="0x002C" space="AE" mask="0xFFFF" display_name="BufferedLuma"></reg>
  <reg name="AE_DIR_AE_PREV"                 addr="0x002E" space="AE" mask="0x00FF" display_name="dirAE_prev"><detail>Previous state of AE</detail></reg>
  <reg name="AE_R9_STEP"                     addr="0x002F" space="AE" mask="0xFFFF" default="0x009D" display_name="R9_step"><detail>Integration time of one zone</detail></reg>
  <reg name="AE_RESERVED_30"                 addr="0x0031" space="AE" mask="0x00FF" default="0x0002" display_name="Reserved"></reg>
  <reg name="AE_MAX_ADC_LO"                  addr="0x0032" space="AE" mask="0x00FF" default="0x0006" display_name="maxADClo"><detail>Max ADC Vref_lo</detail></reg>
  <reg name="AE_PHYS_GAIN_R"                 addr="0x0033" space="AE" mask="0xFFFF" display_name="physGainR"><detail>Physical R analog gain</detail></reg>
  <reg name="AE_PHYS_GAIN_G"                 addr="0x0035" space="AE" mask="0xFFFF" display_name="physGainG"><detail>Physical G analog gain</detail></reg>
  <reg name="AE_PHYS_GAIN_B"                 addr="0x0037" space="AE" mask="0xFFFF" display_name="physGainB"><detail>Physical B analog gain</detail></reg>
  <reg name="AE_RESERVED_38"                 addr="0x0039" space="AE" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_3A"                 addr="0x003B" space="AE" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_3C"                 addr="0x003D" space="AE" mask="0xFFFF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_3E"                 addr="0x003F" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_3F"                 addr="0x0040" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_40"                 addr="0x0041" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_41"                 addr="0x0042" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_42"                 addr="0x0043" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_43"                 addr="0x0044" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_44"                 addr="0x0045" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_45"                 addr="0x0046" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_46"                 addr="0x0047" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_47"                 addr="0x0048" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_48"                 addr="0x0049" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_49"                 addr="0x004A" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_4A"                 addr="0x004B" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_4B"                 addr="0x004C" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_4C"                 addr="0x004D" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_4D"                 addr="0x004E" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_4E"                 addr="0x004F" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_4F"                 addr="0x0050" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_50"                 addr="0x0051" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_51"                 addr="0x0052" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_52"                 addr="0x0053" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_53"                 addr="0x0054" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_54"                 addr="0x0055" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_RESERVED_55"                 addr="0x0056" space="AE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="AE_NUM_OE"                      addr="0x0057" space="AE" mask="0x00FF" display_name="numOE"></reg>
  <reg name="AWB_VMT"                        addr="0x0000" space="AWB" mask="0xFFFF" default="0xE91D" display_name="vmt"></reg>
  <reg name="AWB_WINDOW_POS"                 addr="0x0002" space="AWB" mask="0x00FF" display_name="windowPos"><detail>Y0 and X0</detail>
    <bitfield name="X0"                      mask="0x000F" display_name="0-3: X0"></bitfield>
    <bitfield name="Y0"                      mask="0x00F0" display_name="4-7: Y0"></bitfield>
  </reg>
  <reg name="AWB_WINDOW_SIZE"                addr="0x0003" space="AWB" mask="0x00FF" default="0x00EF" display_name="windowSize"><detail>Height and width</detail>
    <bitfield name="WIDTH"                   mask="0x000F" display_name="0-3: Width"></bitfield>
    <bitfield name="HEIGHT"                  mask="0x00F0" display_name="4-7: Height"></bitfield>
  </reg>
  <reg name="AWB_WAKEUPLINE"                 addr="0x0004" space="AWB" mask="0xFFFF" default="0x023C" display_name="wakeUpLine"></reg>
  <reg name="AWB_CCM_L_0"                    addr="0x0006" space="AWB" mask="0xFFFF" default="0x0219" display_name="ccmL[0]"><detail>Left CCM K11</detail></reg>
  <reg name="AWB_CCM_L_1"                    addr="0x0008" space="AWB" mask="0xFFFF" default="0xFEEC" display_name="ccmL[1]"><detail>Left CCM K12</detail></reg>
  <reg name="AWB_CCM_L_2"                    addr="0x000A" space="AWB" mask="0xFFFF" default="0xFFFF" display_name="ccmL[2]"><detail>Left CCM K13</detail></reg>
  <reg name="AWB_CCM_L_3"                    addr="0x000C" space="AWB" mask="0xFFFF" default="0xFF6A" display_name="ccmL[3]"><detail>Left CCM K21</detail></reg>
  <reg name="AWB_CCM_L_4"                    addr="0x000E" space="AWB" mask="0xFFFF" default="0x01D4" display_name="ccmL[4]"><detail>Left CCM K22</detail></reg>
  <reg name="AWB_CCM_L_5"                    addr="0x0010" space="AWB" mask="0xFFFF" default="0xFFC9" display_name="ccmL[5]"><detail>Left CCM K23</detail></reg>
  <reg name="AWB_CCM_L_6"                    addr="0x0012" space="AWB" mask="0xFFFF" default="0xFF71" display_name="ccmL[6]"><detail>Left CCM K31</detail></reg>
  <reg name="AWB_CCM_L_7"                    addr="0x0014" space="AWB" mask="0xFFFF" default="0xFDD3" display_name="ccmL[7]"><detail>Left CCM K32</detail></reg>
  <reg name="AWB_CCM_L_8"                    addr="0x0016" space="AWB" mask="0xFFFF" default="0x03ED" display_name="ccmL[8]"><detail>Left CCM K33</detail></reg>
  <reg name="AWB_CCM_L_9"                    addr="0x0018" space="AWB" mask="0xFFFF" default="0x0020" display_name="ccmL[9]"><detail>Left CCM Red/Green gain </detail></reg>
  <reg name="AWB_CCM_L_10"                   addr="0x001A" space="AWB" mask="0xFFFF" default="0x0035" display_name="ccmL[10]"><detail>Left CCM Blue/Green gain</detail></reg>
  <reg name="AWB_CCM_RL_0"                   addr="0x001C" space="AWB" mask="0xFFFF" default="0xFF92" display_name="ccmRL[0]"><detail>Delta CCM D11</detail></reg>
  <reg name="AWB_CCM_RL_1"                   addr="0x001E" space="AWB" mask="0xFFFF" default="0x0098" display_name="ccmRL[1]"><detail>Delta CCM D12</detail></reg>
  <reg name="AWB_CCM_RL_2"                   addr="0x0020" space="AWB" mask="0xFFFF" default="0xFFE1" display_name="ccmRL[2]"><detail>Delta CCM D13</detail></reg>
  <reg name="AWB_CCM_RL_3"                   addr="0x0022" space="AWB" mask="0xFFFF" default="0x0014" display_name="ccmRL[3]"><detail>Delta CCM D21</detail></reg>
  <reg name="AWB_CCM_RL_4"                   addr="0x0024" space="AWB" mask="0xFFFF" default="0xFFFC" display_name="ccmRL[4]"><detail>Delta CCM D22</detail></reg>
  <reg name="AWB_CCM_RL_5"                   addr="0x0026" space="AWB" mask="0xFFFF" default="0xFFF2" display_name="ccmRL[5]"><detail>Delta CCM D23</detail></reg>
  <reg name="AWB_CCM_RL_6"                   addr="0x0028" space="AWB" mask="0xFFFF" default="0x004E" display_name="ccmRL[6]"><detail>Delta CCM D31</detail></reg>
  <reg name="AWB_CCM_RL_7"                   addr="0x002A" space="AWB" mask="0xFFFF" default="0x0148" display_name="ccmRL[7]"><detail>Delta CCM D32</detail></reg>
  <reg name="AWB_CCM_RL_8"                   addr="0x002C" space="AWB" mask="0xFFFF" default="0xFE3F" display_name="ccmRL[8]"><detail>Delta CCM D33</detail></reg>
  <reg name="AWB_CCM_RL_9"                   addr="0x002E" space="AWB" mask="0xFFFF" default="0x000A" display_name="ccmRL[9]"><detail>Delta CCM Red/Green gain</detail></reg>
  <reg name="AWB_CCM_RL_10"                  addr="0x0030" space="AWB" mask="0xFFFF" default="0xFFF1" display_name="ccmRL[10]"><detail>Delta CCM Blue/Green gain</detail></reg>
  <reg name="AWB_CCM_0"                      addr="0x0032" space="AWB" mask="0xFFFF" display_name="ccm[0]"><detail>Current CCM C11</detail></reg>
  <reg name="AWB_CCM_1"                      addr="0x0034" space="AWB" mask="0xFFFF" display_name="ccm[1]"><detail>Current CCM C12</detail></reg>
  <reg name="AWB_CCM_2"                      addr="0x0036" space="AWB" mask="0xFFFF" display_name="ccm[2]"><detail>Current CCM C13</detail></reg>
  <reg name="AWB_CCM_3"                      addr="0x0038" space="AWB" mask="0xFFFF" display_name="ccm[3]"><detail>Current CCM C21</detail></reg>
  <reg name="AWB_CCM_4"                      addr="0x003A" space="AWB" mask="0xFFFF" display_name="ccm[4]"><detail>Current CCM C22</detail></reg>
  <reg name="AWB_CCM_5"                      addr="0x003C" space="AWB" mask="0xFFFF" display_name="ccm[5]"><detail>Current CCM C23</detail></reg>
  <reg name="AWB_CCM_6"                      addr="0x003E" space="AWB" mask="0xFFFF" display_name="ccm[6]"><detail>Current CCM C31</detail></reg>
  <reg name="AWB_CCM_7"                      addr="0x0040" space="AWB" mask="0xFFFF" display_name="ccm[7]"><detail>Current CCM C32</detail></reg>
  <reg name="AWB_CCM_8"                      addr="0x0042" space="AWB" mask="0xFFFF" display_name="ccm[8]"><detail>Current CCM C33</detail></reg>
  <reg name="AWB_CCM_9"                      addr="0x0044" space="AWB" mask="0xFFFF" display_name="ccm[9]"><detail>Current CCM Red/Green gain</detail></reg>
  <reg name="AWB_CCM_10"                     addr="0x0046" space="AWB" mask="0xFFFF" display_name="ccm[10]"><detail>Current CCM Blue/Green gain</detail></reg>
  <reg name="AWB_GAIN_BUFFER_SPEED"          addr="0x0048" space="AWB" mask="0x00FF" default="0x0008" display_name="GainBufferSpeed"><detail>32=fastest; 1=slowest</detail></reg>
  <reg name="AWB_JUMP_DIVISOR"               addr="0x0049" space="AWB" mask="0x00FF" default="0x0002" display_name="JumpDivisor"><detail>1=fastest</detail></reg>
  <reg name="AWB_GAIN_MIN"                   addr="0x004A" space="AWB" mask="0x00FF" default="0x0053" display_name="GainMin"><detail>Min AWB digital gain</detail></reg>
  <reg name="AWB_GAIN_MAX"                   addr="0x004B" space="AWB" mask="0x00FF" default="0x00C0" display_name="GainMax"><detail>Max allowed digital gain</detail></reg>
  <reg name="AWB_GAIN_R"                     addr="0x004C" space="AWB" mask="0x00FF" default="0x006E" display_name="GainR"><detail>Current R digital gain</detail></reg>
  <reg name="AWB_GAIN_G"                     addr="0x004D" space="AWB" mask="0x00FF" default="0x0080" display_name="GainG"><detail>Current G digital gain</detail></reg>
  <reg name="AWB_GAIN_B"                     addr="0x004E" space="AWB" mask="0x00FF" default="0x0081" display_name="GainB"><detail>Current B digital gain</detail></reg>
  <reg name="AWB_CCM_POSITION_MIN"           addr="0x004F" space="AWB" mask="0x00FF" display_name="CCMpositionMin"><detail>leftmost - incandescent</detail></reg>
  <reg name="AWB_CCM_POSITION_MAX"           addr="0x0050" space="AWB" mask="0x00FF" default="0x007F" display_name="CCMpositionMax"><detail>rightmost - daylight</detail></reg>
  <reg name="AWB_CCM_POSITION"               addr="0x0051" space="AWB" mask="0x00FF" default="0x0071" display_name="CCMposition"><detail>0=incandescent 127=daylight</detail></reg>
  <reg name="AWB_SATURATION"                 addr="0x0052" space="AWB" mask="0x00FF" default="0x0080" display_name="saturation"><detail>128=100%</detail></reg>
  <reg name="AWB_RESERVED_52"                addr="0x0053" space="AWB" mask="0x00FF" default="0x0001" display_name="Reserved"></reg>
  <reg name="AWB_GAINR_BUF"                  addr="0x0054" space="AWB" mask="0xFFFF" default="0x0DC2" display_name="GainR_buf"><detail>Time-buffered R gain</detail></reg>
  <reg name="AWB_GAINB_BUF"                  addr="0x0056" space="AWB" mask="0xFFFF" default="0x1022" display_name="GainB_buf"><detail>Time-buffered B gain</detail></reg>
  <reg name="AWB_SUMR"                       addr="0x0058" space="AWB" mask="0x00FF" display_name="sumR"></reg>
  <reg name="AWB_SUMY"                       addr="0x0059" space="AWB" mask="0x00FF" display_name="sumY"></reg>
  <reg name="AWB_SUMB"                       addr="0x005A" space="AWB" mask="0x00FF" display_name="sumB"></reg>
  <reg name="AWB_STEADY_BGAIN_OUT_MIN"       addr="0x005B" space="AWB" mask="0x00FF" default="0x0073" display_name="steadyBGainOutMin"></reg>
  <reg name="AWB_STEADY_BGAIN_OUT_MAX"       addr="0x005C" space="AWB" mask="0x00FF" default="0x008C" display_name="steadyBGainOutMax"></reg>
  <reg name="AWB_STEADY_BGAIN_IN_MIN"        addr="0x005D" space="AWB" mask="0x00FF" default="0x007C" display_name="steadyBGainInMin"></reg>
  <reg name="AWB_STEADY_BGAIN_IN_MAX"        addr="0x005E" space="AWB" mask="0x00FF" default="0x0083" display_name="steadyBGainInMax"></reg>
  <reg name="AWB_CNT_PXL_TH"                 addr="0x005F" space="AWB" mask="0xFFFF" default="0x0064" display_name="cntPxlTH"><detail>Num pixels on edges to enable WB</detail></reg>
  <reg name="AWB_TG_MIN0"                    addr="0x0061" space="AWB" mask="0x00FF" default="0x00D6" display_name="TG_min0"><detail>True Gray minimum</detail></reg>
  <reg name="AWB_TG_MAX0"                    addr="0x0062" space="AWB" mask="0x00FF" default="0x00FB" display_name="TG_max0"><detail>True Gray maximum</detail></reg>
  <reg name="FD_VMT"                         addr="0x0000" space="FD" mask="0xFFFF" default="0xE992" display_name="vmt"></reg>
  <reg name="FD_WINDOW_POSH"                 addr="0x0002" space="FD" mask="0x00FF" default="0x001D" display_name="windowPosH"></reg>
  <reg name="FD_WINDOW_HEIGHT"               addr="0x0003" space="FD" mask="0x00FF" default="0x0004" display_name="windowHeight"></reg>
  <reg name="FD_MODE"                        addr="0x0004" space="FD" mask="0x00FF" display_name="mode">
    <bitfield name="BITS_0_3"                confidential="Y" mask="0x000F" rw="RO" display_name="0-3: Reserved"></bitfield>
    <bitfield name="DEBUG_MODE"              mask="0x0010" display_name="4: Debug Mode"></bitfield>
    <bitfield name="CURR_FLICKER_STATE"      mask="0x0020" rw="RO" display_name="5: Current Flicker State"><detail>0=60Hz 1=50Hz</detail></bitfield>
    <bitfield name="CURR_SETTINGS"           mask="0x0040" display_name="6: Manual Flicker Mode Setting"><detail>0=60Hz 1=50Hz</detail></bitfield>
    <bitfield name="MANUAL_MODE"             mask="0x0080" display_name="7: Manual Mode"><detail>0=disable 1=enable</detail></bitfield>
  </reg>
  <reg name="FD_WAKEUPLINE"                  addr="0x0005" space="FD" mask="0xFFFF" default="0x0040" display_name="wakeUpLine"></reg>
  <reg name="FD_SMOOTH_CNT"                  addr="0x0007" space="FD" mask="0x00FF" default="0x0005" display_name="smooth_cnt"></reg>
  <reg name="FD_SEARCH_F1_50"                addr="0x0008" space="FD" mask="0x00FF" default="0x001E" display_name="search_f1_50"></reg>
  <reg name="FD_SEARCH_F2_50"                addr="0x0009" space="FD" mask="0x00FF" default="0x0020" display_name="search_f2_50"></reg>
  <reg name="FD_SEARCH_F1_60"                addr="0x000A" space="FD" mask="0x00FF" default="0x0025" display_name="search_f1_60"></reg>
  <reg name="FD_SEARCH_F2_60"                addr="0x000B" space="FD" mask="0x00FF" default="0x0027" display_name="search_f2_60"></reg>
  <reg name="FD_SKIP_FRAME"                  addr="0x000C" space="FD" mask="0x00FF" display_name="skipFrame"></reg>
  <reg name="FD_STAT_MIN"                    addr="0x000D" space="FD" mask="0x00FF" default="0x0003" display_name="stat_min"></reg>
  <reg name="FD_STAT_MAX"                    addr="0x000E" space="FD" mask="0x00FF" default="0x0005" display_name="stat_max"></reg>
  <reg name="FD_STAT"                        addr="0x000F" space="FD" mask="0x00FF" display_name="stat"></reg>
  <reg name="FD_MIN_AMPLITUDE"               addr="0x0010" space="FD" mask="0x00FF" default="0x0005" display_name="minAmplitude"></reg>
  <reg name="FD_R9_STEP60"                   addr="0x0011" space="FD" mask="0xFFFF" default="0x009D" display_name="R9_step60"></reg>
  <reg name="FD_R9_STEP50"                   addr="0x0013" space="FD" mask="0xFFFF" default="0x00BC" display_name="R9_step50"></reg>
  <reg name="AF_VMT"                         addr="0x0000" space="AF" mask="0xFFFF" default="0xE99C" display_name="vmt"><detail>Pointer to AF driver VMT</detail></reg>
  <reg name="AF_WINDOW_POS"                  addr="0x0002" space="AF" mask="0x00FF" default="0x0044" display_name="windowPos"><detail>Encoded position of upper left corner of 1st AF zone</detail></reg>
  <reg name="AF_WINDOW_SIZE"                 addr="0x0003" space="AF" mask="0x00FF" default="0x0077" display_name="windowSize"><detail>Encoded width and heigh of AF zones</detail></reg>
  <reg name="AF_MODE"                        addr="0x0004" space="AF" mask="0x00FF" display_name="mode">
    <bitfield name="AF_TRIGGER"              mask="0x0001" display_name="0: Auto focus trigger"><detail>1: start auto focusing</detail></bitfield>
    <bitfield name="CREEP_COMP"              mask="0x0040" display_name="6: Creep compensation mode"><detail>0: disabled; 1: enabled</detail></bitfield>
    <bitfield name="MANUAL"                  mask="0x0080" display_name="7: Manual mode"><detail>0: disabled; 1: enabled</detail></bitfield>
  </reg>
  <reg name="AF_MODE_EX"                     addr="0x0005" space="AF" mask="0x00FF" default="0x0080" display_name="modeEx">
    <bitfield name="AF_SCORES_ARE_READY"     mask="0x0001" display_name="0: Sharpness scores are ready"><detail>1: sharpness scores are ready</detail></bitfield>
    <bitfield name="AF_FINE_SCAN_IS_ON"      mask="0x0002" display_name="1: Fine scan is in progress"><detail>1: fine scan is in progress</detail></bitfield>
    <bitfield name="AF_EXTRA_WAIT_IS_ON"     mask="0x0004" display_name="2: Extra wait is in progress"><detail>1: extra wait is in progress</detail></bitfield>
    <bitfield name="AF_EXTRA_WAIT"           mask="0x0008" display_name="3: Extra wait after AFM stops moving"><detail>0: disabled; 1: enabled</detail></bitfield>
    <bitfield name="AF_ERROR"                mask="0x0010" display_name="4: Unused"></bitfield>
    <bitfield name="AF_FINE_SCAN"            mask="0x0020" display_name="5: Fine scan"><detail>0: disabled; 1: enabled</detail></bitfield>
    <bitfield name="AF_STEPPING_TO_BEST_POS" mask="0x0040" display_name="6: Stepping to best position"><detail>0: disabled; 1: enabled</detail></bitfield>
    <bitfield name="AF_SECOND_FLYBACK"       mask="0x0080" display_name="7: Second flyback"><detail>0: disabled; 1: enabled</detail></bitfield>
  </reg>
  <reg name="AF_NUM_STEPS"                   addr="0x0006" space="AF" mask="0x00FF" default="0x000A" display_name="numSteps"><detail>Number of steps in 1st coarse scan</detail></reg>
  <reg name="AF_INIT_POS"                    addr="0x0007" space="AF" mask="0x00FF" display_name="initPos"><detail>Number of starting position for 1st coarse scan</detail></reg>
  <reg name="AF_NUM_STEPS_2"                 addr="0x0008" space="AF" mask="0x00FF" default="0x0006" display_name="numSteps2"><detail>Number of steps in 2nd fine scan</detail>
    <bitfield name="NUM_FOCUS_POS"           mask="0x000F" display_name="0-3: Num focus pos for 2nd scan"><detail>max 14</detail></bitfield>
    <bitfield name="REAL_NUM_FOCUS_POS"      mask="0x00F0" display_name="4-7: Real num of focus positions"><detail>for 2nd scan</detail></bitfield>
  </reg>
  <reg name="AF_STEP_SIZE"                   addr="0x0009" space="AF" mask="0x00FF" default="0x0006" display_name="stepSize"><detail>Step size used in 2nd fine scan</detail></reg>
  <reg name="AF_WAKEUP_LINE"                 addr="0x000A" space="AF" mask="0xFFFF" default="0x01C0" display_name="wakeUpLine"><detail>AF driver wake-up line</detail></reg>
  <reg name="AF_ZONE_WEIGHTS_HI"             addr="0x000C" space="AF" mask="0xFFFF" default="0xFFFF" display_name="zoneWeights [HI]"><detail>Weights for lower 8 AF zones</detail></reg>
  <reg name="AF_ZONE_WEIGHTS_LO"             addr="0x000E" space="AF" mask="0xFFFF" default="0xFFFF" display_name="zoneWeights [LO]"><detail>Weights for upper 8 AF zones</detail></reg>
  <reg name="AF_DISTANCE_WEIGHT"             addr="0x0010" space="AF" mask="0x00FF" default="0x00FF" display_name="distanceWeight"><detail>Reserved, unused</detail></reg>
  <reg name="AF_BEST_POSITION"               addr="0x0011" space="AF" mask="0x00FF" display_name="bestPosition"><detail>In manual mode: user-selected position; otherwise: number of best position</detail></reg>
  <reg name="AF_SHA_TH"                      addr="0x0012" space="AF" mask="0x00FF" default="0x000A" display_name="shaTH"><detail>Min. acceptable difference between max. and min. sharpness score</detail></reg>
  <reg name="AF_POSITION_0"                  addr="0x0013" space="AF" mask="0x00FF" display_name="Position 0"></reg>
  <reg name="AF_POSITION_1"                  addr="0x0014" space="AF" mask="0x00FF" default="0x001C" display_name="Position 1"></reg>
  <reg name="AF_POSITION_2"                  addr="0x0015" space="AF" mask="0x00FF" default="0x0038" display_name="Position 2"></reg>
  <reg name="AF_POSITION_3"                  addr="0x0016" space="AF" mask="0x00FF" default="0x0055" display_name="Position 3"></reg>
  <reg name="AF_POSITION_4"                  addr="0x0017" space="AF" mask="0x00FF" default="0x0071" display_name="Position 4"></reg>
  <reg name="AF_POSITION_5"                  addr="0x0018" space="AF" mask="0x00FF" default="0x008D" display_name="Position 5"></reg>
  <reg name="AF_POSITION_6"                  addr="0x0019" space="AF" mask="0x00FF" default="0x00AA" display_name="Position 6"></reg>
  <reg name="AF_POSITION_7"                  addr="0x001A" space="AF" mask="0x00FF" default="0x00C6" display_name="Position 7"></reg>
  <reg name="AF_POSITION_8"                  addr="0x001B" space="AF" mask="0x00FF" default="0x00E2" display_name="Position 8"></reg>
  <reg name="AF_POSITION_9"                  addr="0x001C" space="AF" mask="0x00FF" default="0x00FF" display_name="Position 9"></reg>
  <reg name="AF_POSITION_10"                 addr="0x001D" space="AF" mask="0x00FF" default="0x001B" display_name="Position 10"></reg>
  <reg name="AF_POSITION_11"                 addr="0x001E" space="AF" mask="0x00FF" default="0x0037" display_name="Position 11"></reg>
  <reg name="AF_POSITION_12"                 addr="0x001F" space="AF" mask="0x00FF" default="0x0054" display_name="Position 12"></reg>
  <reg name="AF_POSITION_13"                 addr="0x0020" space="AF" mask="0x00FF" default="0x0070" display_name="Position 13"></reg>
  <reg name="AF_POSITION_14"                 addr="0x0021" space="AF" mask="0x00FF" default="0x008C" display_name="Position 14"></reg>
  <reg name="AF_POSITION_15"                 addr="0x0022" space="AF" mask="0x00FF" default="0x00A9" display_name="Position 15"></reg>
  <reg name="AF_POSITION_16"                 addr="0x0023" space="AF" mask="0x00FF" default="0x00C5" display_name="Position 16"></reg>
  <reg name="AF_POSITION_17"                 addr="0x0024" space="AF" mask="0x00FF" default="0x00E1" display_name="Position 17"></reg>
  <reg name="AF_POSITION_18"                 addr="0x0025" space="AF" mask="0x00FF" default="0x00FE" display_name="Position 18"></reg>
  <reg name="AF_POSITION_19"                 addr="0x0026" space="AF" mask="0x00FF" default="0x001A" display_name="Position 19"></reg>
  <reg name="AFM_VMT"                        addr="0x0000" space="AFM" mask="0xFFFF" default="0xE8D3" display_name="vmt"><detail>Pointer to AFM driver VMT</detail></reg>
  <reg name="AFM_TYPE"                       addr="0x0002" space="AFM" mask="0x00FF" display_name="type"><detail>Type of AF lens actuator used (0: none; 1: helimorph; 2: stepper motor)</detail></reg>
  <reg name="AFM_CURPOS"                     addr="0x0003" space="AFM" mask="0x00FF" display_name="curPos"><detail>Current logical position of AF lens actuator</detail></reg>
  <reg name="AFM_PREPOS"                     addr="0x0004" space="AFM" mask="0x00FF" display_name="prePos"><detail>Previous logical position of AF lens actuator</detail></reg>
  <reg name="AFM_STATUS"                     addr="0x0005" space="AFM" mask="0x00FF" display_name="status"><detail>Status of AF lens actuator</detail>
    <bitfield name="AFM_ERROR_INDICATOR"     mask="0x0001" display_name="0: Error indicator"><detail>0: no error; 1: some error message has been received from lens actuator</detail></bitfield>
    <bitfield name="AFM_MOTION_INDICATOR"    mask="0x0002" display_name="1: Motion indicator"><detail>0: AF lens actuator is stationary; 1: AF lens actuator is moving</detail></bitfield>
    <bitfield name="AFM_LAST_MOVE_DIR"       mask="0x0004" display_name="2: Direction of last physical move"><detail>0: forward (+); 1: backward (-)</detail></bitfield>
    <bitfield name="AFM_SM_POS_MOD_4"        mask="0x0018" display_name="3-4: Physical position modulo 4"><detail>Used only when type = 2</detail></bitfield>
  </reg>
  <reg name="AFM_POSMIN"                     addr="0x0006" space="AFM" mask="0x00FF" display_name="posMin"><detail>Lower limit of physical motion range of AF lens actuator</detail></reg>
  <reg name="AFM_POSMAX"                     addr="0x0007" space="AFM" mask="0x00FF" display_name="posMax"><detail>Upper limit of physical motion range of AF lens actuator</detail></reg>
  <reg name="AFM_POSMACRO"                   addr="0x0008" space="AFM" mask="0x00FF" display_name="posMacro"><detail>Logical macro position of AF lens</detail></reg>
  <reg name="AFM_BACKLASH"                   addr="0x0009" space="AFM" mask="0x00FF" display_name="backlash"><detail>Logical size of backlash-compensating step</detail></reg>
  <reg name="AFM_CUSTCTRL"                   addr="0x000A" space="AFM" mask="0x00FF" display_name="custCtrl"><detail>Custom controls; their function depends on type of lens actuator used</detail></reg>
  <reg name="AFM_TIMER_VMT"                  addr="0x000B" space="AFM" mask="0xFFFF" default="0xE8EB" display_name="timer_vmt"><detail>Pointer to timer VMT</detail></reg>
  <reg name="AFM_TIMER_STARTTIME"            addr="0x000D" space="AFM" mask="0xFFFF" display_name="timer_startTime"><detail>Timer start time</detail></reg>
  <reg name="AFM_TIMER_STOPTIME"             addr="0x000F" space="AFM" mask="0xFFFF" display_name="timer_stopTime"><detail>Timer stop time</detail></reg>
  <reg name="AFM_TIMER_HIWORDMCLKFREQ"       addr="0x0011" space="AFM" mask="0xFFFF" display_name="timer_hiWordMclkFreq"><detail>Master clock frequency in Hz divided by 65535</detail></reg>
  <reg name="AFM_TIMER_MAXSHORTDELAY"        addr="0x0013" space="AFM" mask="0xFFFF" display_name="timer_maxShortDelay"><detail>Max. expected duration of short lens move</detail></reg>
  <reg name="AFM_TIMER_MAXLONGDELAY"         addr="0x0015" space="AFM" mask="0xFFFF" display_name="timer_maxLongDelay"><detail>Max. expected duration of long lens move</detail></reg>
  <reg name="AFM_TIMER_MAXQUICKMOVE"         addr="0x0017" space="AFM" mask="0x00FF" display_name="timer_maxQuickMove"><detail>Max. length of short lens move</detail></reg>
  <reg name="AFM_TIMER_CONFIG"               addr="0x0018" space="AFM" mask="0x00FF" display_name="timer_config"><detail>Determines how AFM driver estimates time needed to move AF lens</detail>
    <bitfield name="AFM_TIMER_CONFIG_TMOVE"  mask="0x0001" display_name="0: Motion time estimation method"><detail>0: linear; 1: time = (move&amp;gt;maxQuickMove) ? maxLongDelay:maxShortDelay</detail></bitfield>
    <bitfield name="AFM_TIMER_CONFIG_T0"     mask="0x0002" display_name="1: Delay used when curPos = prePos"><detail>0: 0; 1: timer_maxShortDelay</detail></bitfield>
  </reg>
  <reg name="AFM_SI_VMT"                     addr="0x0019" space="AFM" mask="0xFFFF" default="0xE8F3" display_name="si_vmt"><detail>Pointer to serial interface VMT</detail></reg>
  <reg name="AFM_SI_CLKMASK"                 addr="0x001B" space="AFM" mask="0xFFFF" display_name="si_clkMask"><detail>Mask selecting serial interface clock pad</detail></reg>
  <reg name="AFM_SI_DATAMASK"                addr="0x001D" space="AFM" mask="0xFFFF" display_name="si_dataMask"><detail>Mask selecting serial interface data pad</detail></reg>
  <reg name="AFM_SI_CLKQTRPRD"               addr="0x001F" space="AFM" mask="0xFFFF" display_name="si_clkQtrPrd"><detail>Delay for slowing down serial interface clock</detail></reg>
  <reg name="AFM_SI_NEEDSACK"                addr="0x0021" space="AFM" mask="0x00FF" display_name="si_needsAck"><detail>Switch enabling detection of slave ACK (0: disabled; 1:enabled)</detail></reg>
  <reg name="AFM_SI_SLAVEADDR"               addr="0x0022" space="AFM" mask="0x00FF" display_name="si_slaveAddr"><detail>Slave address used in serial interface transmissions</detail></reg>
  <reg name="AFM_SM_ENABMASK"                addr="0x0023" space="AFM" mask="0xFFFF" display_name="sm_enabMask"><detail>Mask selecting stepper-motor-enabling output</detail></reg>
  <reg name="AFM_SM_DRV0MASK"                addr="0x0025" space="AFM" mask="0x00FF" display_name="sm_drv0Mask"><detail>Mask selecting 1st stepper-motor-driving output</detail></reg>
  <reg name="AFM_SM_DRV1MASK"                addr="0x0026" space="AFM" mask="0x00FF" display_name="sm_drv1Mask"><detail>Mask selecting 2nd stepper-motor-driving output</detail></reg>
  <reg name="AFM_SM_DRV2MASK"                addr="0x0027" space="AFM" mask="0x00FF" display_name="sm_drv2Mask"><detail>Mask selecting 3rd stepper-motor-driving output</detail></reg>
  <reg name="AFM_SM_DRV3MASK"                addr="0x0028" space="AFM" mask="0x00FF" display_name="sm_drv3Mask"><detail>Mask selecting 4th stepper-motor-driving output</detail></reg>
  <reg name="AFM_SM_DRVSQTRPRD"              addr="0x0029" space="AFM" mask="0xFFFF" display_name="sm_drvsQtrPrd"><detail>Delay for slowing stepper-motor-driving waveforms</detail></reg>
  <reg name="AFM_SM_DRVSGENMODE"             addr="0x002B" space="AFM" mask="0x00FF" display_name="sm_drvsGenMode"><detail>Controls generation of stepper-motor-driving waveforms by GPIO</detail>
    <bitfield name="AFM_SM_FINEST_POS"       mask="0x0001" display_name="0: Finest stepper motor positioning"><detail>0: disabled; 1: enabled</detail></bitfield>
    <bitfield name="AFM_SM_FINE_POS"         mask="0x0002" display_name="1: Fine stepper motor positioning"><detail>0: disabled; 1: enabled</detail></bitfield>
    <bitfield name="AFM_SM_WG_CNT_MODE"      mask="0x0004" display_name="2: GPIO counter mode"><detail>0: 8-bit mode; 1: 16-bit mode</detail></bitfield>
    <bitfield name="AFM_SM_WG_CLK_DIV_NUM"   mask="0x0008" display_name="3: GPIO clock divider"><detail>0: divider 1; 1: divider 2</detail></bitfield>
    <bitfield name="AFM_SM_WG_CLK_DIV_MIN"   mask="0x0008" display_name="4-7: Minimum GPIO clock divider setting"><detail>Can be used to force divider setting up, to slow stepper-driving waveforms</detail></bitfield>
  </reg>
  <reg name="AFM_SM_PIENABMASK"              addr="0x002C" space="AFM" mask="0xFFFF" display_name="sm_piEnabMask"><detail>Mask selecting photointerrupter-enabling output</detail></reg>
  <reg name="AFM_SM_PIOUTMASK"               addr="0x002E" space="AFM" mask="0xFFFF" display_name="sm_piOutMask"><detail>Mask selecting photointerrupter-sensing input</detail></reg>
  <reg name="AFM_SM_PIEDGEOFFSET"            addr="0x0030" space="AFM" mask="0x00FF" display_name="sm_piEdgeOffset"><detail>Distance between PI signal edge and desired initial position of stepper motor</detail></reg>
  <reg name="AFM_SM_PICONFIG"                addr="0x0031" space="AFM" mask="0x00FF" display_name="sm_piConfig"><detail>Controls photointerrupter use in initial stepper motor positioning</detail>
    <bitfield name="AFM_SM_PI_USE"           mask="0x0001" display_name="0: PI use in stepper motor positioning"><detail>1: use PI; 0: do not use PI, move motor to logical position indicated by bit 1</detail></bitfield>
    <bitfield name="AFM_SM_PI_EDGE_LOC"      mask="0x0002" display_name="1: Location of PI signal edge"><detail>0: near logical position 0; 1: near logical position 255</detail></bitfield>
    <bitfield name="AFM_SM_PI_ACTV_STATE"    mask="0x0004" display_name="2: PI active state"><detail>0: logical low; 1: logical high</detail></bitfield>
    <bitfield name="AFM_SM_PI_END_STATE"     mask="0x0008" display_name="3: PI state at initial stepper position"><detail>0: PI inactive state; 1: PI active state</detail></bitfield>
    <bitfield name="AFM_SM_PI_INIT_LOG_POS"  mask="0x0010" display_name="4: Logical value assigned to initial pos."><detail>0: 0; 1: 255</detail></bitfield>
    <bitfield name="AFM_SM_PI_SETTLING_TIME" mask="0x00E0" display_name="5-7: Expected PI settling time"><detail>Time in master clock cycles = 32+25*[32&amp;lt;&amp;lt;[sm_piConfig&amp;gt;&amp;gt;5]]</detail></bitfield>
  </reg>
  <reg name="MODE_VMT"                       addr="0x0000" space="MODE" mask="0xFFFF" default="0xEF4C" display_name="vmt"></reg>
  <reg name="MODE_CONTEXT"                   addr="0x0002" space="MODE" mask="0x00FF" display_name="context"></reg>
  <reg name="MODE_OUTPUT_WIDTH_A"            addr="0x0003" space="MODE" mask="0xFFFF" default="0x0320" display_name="Output Width A"></reg>
  <reg name="MODE_OUTPUT_HEIGHT_A"           addr="0x0005" space="MODE" mask="0xFFFF" default="0x0258" display_name="Output Height A"></reg>
  <reg name="MODE_OUTPUT_WIDTH_B"            addr="0x0007" space="MODE" mask="0xFFFF" default="0x0640" display_name="Output Width B"></reg>
  <reg name="MODE_OUTPUT_HEIGHT_B"           addr="0x0009" space="MODE" mask="0xFFFF" default="0x04B0" display_name="Output Height B"></reg>
  <reg name="MODE_CONFIG"                    addr="0x000B" space="MODE" mask="0xFFFF" default="0x0010" display_name="mode_config">
    <bitfield name="BYPASS_JPEG_A"           mask="0x0010" display_name="4: Bypass JPEG(A)"><detail>uploads to Reg10:2</detail></bitfield>
    <bitfield name="BYPASS_JPEG_B"           mask="0x0020" display_name="5: Bypass JPEG(B)"><detail>uploads to Reg10:2</detail></bitfield>
    <bitfield name="BIT_12"                  confidential="Y" mask="0x1000" display_name="12: Reserved"></bitfield>
    <bitfield name="BIT_13"                  confidential="Y" mask="0x2000" display_name="13: Reserved"></bitfield>
  </reg>
  <reg name="MODE_PLL_LOCK_DELAY"            addr="0x000D" space="MODE" mask="0xFFFF" default="0x00C8" display_name="PLL_Lock_Delay"></reg>
  <reg name="MODE_SENSOR_ROW_START_A"        addr="0x000F" space="MODE" mask="0xFFFF" default="0x001C" display_name="sensor_row_start_A"></reg>
  <reg name="MODE_SENSOR_COL_START_A"        addr="0x0011" space="MODE" mask="0xFFFF" default="0x003C" display_name="sensor_col_start_A"></reg>
  <reg name="MODE_SENSOR_ROW_HEIGHT_A"       addr="0x0013" space="MODE" mask="0xFFFF" default="0x04B0" display_name="sensor_row_height_A"></reg>
  <reg name="MODE_SENSOR_COL_WIDTH_A"        addr="0x0015" space="MODE" mask="0xFFFF" default="0x0640" display_name="sensor_col_width_A"></reg>
  <reg name="MODE_SENSOR_X_DELAY_A"          addr="0x0017" space="MODE" mask="0xFFFF" display_name="sensor_x_delay_A"></reg>
  <reg name="MODE_SENSOR_ROW_SPEED_A"        addr="0x0019" space="MODE" mask="0xFFFF" default="0x0001" display_name="sensor_row_speed_A">
    <bitfield name="PIXCLK_SPEED"            mask="0x0007" display_name="0-2: Pixel clock speed in mclk periods"><detail>1ADC: Pclk = 2 mclks* bits[0:2]; 2ADC: bits[0:2]</detail></bitfield>
    <bitfield name="BIT_3"                   confidential="Y" mask="0x0008" display_name="3: Reserved"></bitfield>
    <bitfield name="PIXCLK_DELAY"            mask="0x00F0" display_name="4-7: Pixel clock delay"><detail>In half mclk compared to internal pixclk</detail></bitfield>
    <bitfield name="PIXCLK_INVERT"           mask="0x0100" display_name="8: Invert pixel clock"></bitfield>
    <bitfield name="BIT_13"                  confidential="Y" mask="0x2000" display_name="13: Reserved"></bitfield>
    <bitfield name="BITS_14_15"              confidential="Y" mask="0xC000" display_name="14-15: Reserved"></bitfield>
  </reg>
  <reg name="MODE_SENSOR_ROW_START_B"        addr="0x001B" space="MODE" mask="0xFFFF" default="0x001C" display_name="sensor_row_start_B"></reg>
  <reg name="MODE_SENSOR_COL_START_B"        addr="0x001D" space="MODE" mask="0xFFFF" default="0x003C" display_name="sensor_col_start_B"></reg>
  <reg name="MODE_SENSOR_ROW_HEIGHT_B"       addr="0x001F" space="MODE" mask="0xFFFF" default="0x04B0" display_name="sensor_row_height_B"></reg>
  <reg name="MODE_SENSOR_COL_WIDTH_B"        addr="0x0021" space="MODE" mask="0xFFFF" default="0x0640" display_name="sensor_col_width_B"></reg>
  <reg name="MODE_SENSOR_X_DELAY_B"          addr="0x0023" space="MODE" mask="0xFFFF" default="0x041A" display_name="sensor_x_delay_B"></reg>
  <reg name="MODE_SENSOR_ROW_SPEED_B"        addr="0x0025" space="MODE" mask="0xFFFF" default="0x0001" display_name="sensor_row_speed_B">
    <bitfield name="PIXCLK_SPEED"            mask="0x0007" display_name="0-2: Pixel clock speed in mclk periods"><detail>1ADC: Pclk = 2 mclks* bits[0:2]; 2ADC: bits[0:2]</detail></bitfield>
    <bitfield name="BIT_3"                   confidential="Y" mask="0x0008" display_name="3: Reserved"></bitfield>
    <bitfield name="PIXCLK_DELAY"            mask="0x00F0" display_name="4-7: Pixel clock delay"><detail>In half mclk compared to internal pixclk</detail></bitfield>
    <bitfield name="PIXCLK_INVERT"           mask="0x0100" display_name="8: Invert pixel clock"></bitfield>
    <bitfield name="BIT_13"                  confidential="Y" mask="0x2000" display_name="13: Reserved"></bitfield>
    <bitfield name="BITS_14_15"              confidential="Y" mask="0xC000" display_name="14-15: Reserved"></bitfield>
  </reg>
  <reg name="MODE_CROP_X0_A"                 addr="0x0027" space="MODE" mask="0xFFFF" display_name="crop_X0_A"></reg>
  <reg name="MODE_CROP_X1_A"                 addr="0x0029" space="MODE" mask="0xFFFF" default="0x0320" display_name="crop_X1_A"></reg>
  <reg name="MODE_CROP_Y0_A"                 addr="0x002B" space="MODE" mask="0xFFFF" display_name="crop_Y0_A"></reg>
  <reg name="MODE_CROP_Y1_A"                 addr="0x002D" space="MODE" mask="0xFFFF" default="0x0258" display_name="crop_Y1_A"></reg>
  <reg name="MODE_DEC_CTRL_A"                addr="0x002F" space="MODE" mask="0xFFFF" display_name="dec_ctrl_A">
    <bitfield name="DECIMATOR_CONTROL_0"     mask="0x0001" display_name="0: Not used"></bitfield>
    <bitfield name="U_FIRST"                 mask="0x0002" display_name="1: U_first"></bitfield>
    <bitfield name="HIGH_PRECISION"          mask="0x0004" display_name="2: High precision mode"></bitfield>
    <bitfield name="EN_4_2_0"                mask="0x0800" display_name="11: Enable 4:2:0 mode"></bitfield>
    <bitfield name="COMPLETE_COL"            mask="0x1000" display_name="12: Completion for column"></bitfield>
    <bitfield name="COMPLETE_ROW"            mask="0x2000" display_name="13: Completion for row"></bitfield>
  </reg>
  <reg name="MODE_WIDTH_RATIO_A"             addr="0x0031" space="MODE" mask="0xFFFF" default="0x0800" display_name="width_ratio_A"></reg>
  <reg name="MODE_HEIGHT_RATIO_A"            addr="0x0033" space="MODE" mask="0xFFFF" default="0x0800" display_name="height_ratio_A"></reg>
  <reg name="MODE_CROP_X0_B"                 addr="0x0035" space="MODE" mask="0xFFFF" display_name="crop_X0_B"></reg>
  <reg name="MODE_CROP_X1_B"                 addr="0x0037" space="MODE" mask="0xFFFF" default="0x0640" display_name="crop_X1_B"></reg>
  <reg name="MODE_CROP_Y0_B"                 addr="0x0039" space="MODE" mask="0xFFFF" display_name="crop_Y0_B"></reg>
  <reg name="MODE_CROP_Y1_B"                 addr="0x003B" space="MODE" mask="0xFFFF" default="0x04B0" display_name="crop_Y1_B"></reg>
  <reg name="MODE_DEC_CTRL_B"                addr="0x003D" space="MODE" mask="0xFFFF" display_name="dec_ctrl_B">
    <bitfield name="DECIMATOR_CONTROL_0"     mask="0x0001" display_name="0: Not used"></bitfield>
    <bitfield name="U_FIRST"                 mask="0x0002" display_name="1: U_first"></bitfield>
    <bitfield name="HIGH_PRECISION"          mask="0x0004" display_name="2: High precision mode"></bitfield>
    <bitfield name="EN_4_2_0"                mask="0x0800" display_name="11: Enable 4:2:0 mode"></bitfield>
    <bitfield name="COMPLETE_COL"            mask="0x1000" display_name="12: Completion for column"></bitfield>
    <bitfield name="COMPLETE_ROW"            mask="0x2000" display_name="13: Completion for row"></bitfield>
  </reg>
  <reg name="MODE_WIDTH_RATIO_B"             addr="0x003F" space="MODE" mask="0xFFFF" default="0x0800" display_name="width_ratio_B"></reg>
  <reg name="MODE_HEIGHT_RATIO_B"            addr="0x0041" space="MODE" mask="0xFFFF" default="0x0800" display_name="height_ratio_B"></reg>
  <reg name="MODE_GAM_CONT_A"                addr="0x0043" space="MODE" mask="0x00FF" default="0x0042" display_name="gam_cont_A">
    <bitfield name="GAMMA"                   mask="0x0007" display_name="0-2: Gamma Setting"><detail>0:1.0 1:.56 2:.45 3:User def</detail></bitfield>
    <bitfield name="CONTRAST"                mask="0x0070" display_name="4-6: Contrast Setting"><detail>0:None 1:some 2:more 3:most 4:noise-reduction</detail></bitfield>
  </reg>
  <reg name="MODE_GAM_CONT_B"                addr="0x0044" space="MODE" mask="0x00FF" default="0x0042" display_name="gam_cont_B">
    <bitfield name="GAMMA"                   mask="0x0007" display_name="0-2: Gamma Setting"><detail>0:1.0 1:.56 2:.45 3:User def</detail></bitfield>
    <bitfield name="CONTRAST"                mask="0x0070" display_name="4-6: Contrast Setting"><detail>0:None incr 1:some 2:more 3:most 4:noise-reduction</detail></bitfield>
  </reg>
  <reg name="MODE_GAM_TABLE_A_0"             addr="0x0045" space="MODE" mask="0x00FF" display_name="gam_table_A_0"></reg>
  <reg name="MODE_GAM_TABLE_A_1"             addr="0x0046" space="MODE" mask="0x00FF" default="0x0027" display_name="gam_table_A_1"></reg>
  <reg name="MODE_GAM_TABLE_A_2"             addr="0x0047" space="MODE" mask="0x00FF" default="0x0035" display_name="gam_table_A_2"></reg>
  <reg name="MODE_GAM_TABLE_A_3"             addr="0x0048" space="MODE" mask="0x00FF" default="0x0048" display_name="gam_table_A_3"></reg>
  <reg name="MODE_GAM_TABLE_A_4"             addr="0x0049" space="MODE" mask="0x00FF" default="0x0063" display_name="gam_table_A_4"></reg>
  <reg name="MODE_GAM_TABLE_A_5"             addr="0x004A" space="MODE" mask="0x00FF" default="0x0077" display_name="gam_table_A_5"></reg>
  <reg name="MODE_GAM_TABLE_A_6"             addr="0x004B" space="MODE" mask="0x00FF" default="0x0088" display_name="gam_table_A_6"></reg>
  <reg name="MODE_GAM_TABLE_A_7"             addr="0x004C" space="MODE" mask="0x00FF" default="0x0096" display_name="gam_table_A_7"></reg>
  <reg name="MODE_GAM_TABLE_A_8"             addr="0x004D" space="MODE" mask="0x00FF" default="0x00A3" display_name="gam_table_A_8"></reg>
  <reg name="MODE_GAM_TABLE_A_9"             addr="0x004E" space="MODE" mask="0x00FF" default="0x00AF" display_name="gam_table_A_9"></reg>
  <reg name="MODE_GAM_TABLE_A_10"            addr="0x004F" space="MODE" mask="0x00FF" default="0x00BA" display_name="gam_table_A_10"></reg>
  <reg name="MODE_GAM_TABLE_A_11"            addr="0x0050" space="MODE" mask="0x00FF" default="0x00C4" display_name="gam_table_A_11"></reg>
  <reg name="MODE_GAM_TABLE_A_12"            addr="0x0051" space="MODE" mask="0x00FF" default="0x00CE" display_name="gam_table_A_12"></reg>
  <reg name="MODE_GAM_TABLE_A_13"            addr="0x0052" space="MODE" mask="0x00FF" default="0x00D7" display_name="gam_table_A_13"></reg>
  <reg name="MODE_GAM_TABLE_A_14"            addr="0x0053" space="MODE" mask="0x00FF" default="0x00E0" display_name="gam_table_A_14"></reg>
  <reg name="MODE_GAM_TABLE_A_15"            addr="0x0054" space="MODE" mask="0x00FF" default="0x00E8" display_name="gam_table_A_15"></reg>
  <reg name="MODE_GAM_TABLE_A_16"            addr="0x0055" space="MODE" mask="0x00FF" default="0x00F0" display_name="gam_table_A_16"></reg>
  <reg name="MODE_GAM_TABLE_A_17"            addr="0x0056" space="MODE" mask="0x00FF" default="0x00F8" display_name="gam_table_A_17"></reg>
  <reg name="MODE_GAM_TABLE_A_18"            addr="0x0057" space="MODE" mask="0x00FF" default="0x00FF" display_name="gam_table_A_18"></reg>
  <reg name="MODE_GAM_TABLE_B_0"             addr="0x0058" space="MODE" mask="0x00FF" display_name="gam_table_B_0"></reg>
  <reg name="MODE_GAM_TABLE_B_1"             addr="0x0059" space="MODE" mask="0x00FF" default="0x0027" display_name="gam_table_B_1"></reg>
  <reg name="MODE_GAM_TABLE_B_2"             addr="0x005A" space="MODE" mask="0x00FF" default="0x0035" display_name="gam_table_B_2"></reg>
  <reg name="MODE_GAM_TABLE_B_3"             addr="0x005B" space="MODE" mask="0x00FF" default="0x0048" display_name="gam_table_B_3"></reg>
  <reg name="MODE_GAM_TABLE_B_4"             addr="0x005C" space="MODE" mask="0x00FF" default="0x0063" display_name="gam_table_B_4"></reg>
  <reg name="MODE_GAM_TABLE_B_5"             addr="0x005D" space="MODE" mask="0x00FF" default="0x0077" display_name="gam_table_B_5"></reg>
  <reg name="MODE_GAM_TABLE_B_6"             addr="0x005E" space="MODE" mask="0x00FF" default="0x0088" display_name="gam_table_B_6"></reg>
  <reg name="MODE_GAM_TABLE_B_7"             addr="0x005F" space="MODE" mask="0x00FF" default="0x0096" display_name="gam_table_B_7"></reg>
  <reg name="MODE_GAM_TABLE_B_8"             addr="0x0060" space="MODE" mask="0x00FF" default="0x00A3" display_name="gam_table_B_8"></reg>
  <reg name="MODE_GAM_TABLE_B_9"             addr="0x0061" space="MODE" mask="0x00FF" default="0x00AF" display_name="gam_table_B_9"></reg>
  <reg name="MODE_GAM_TABLE_B_10"            addr="0x0062" space="MODE" mask="0x00FF" default="0x00BA" display_name="gam_table_B_10"></reg>
  <reg name="MODE_GAM_TABLE_B_11"            addr="0x0063" space="MODE" mask="0x00FF" default="0x00C4" display_name="gam_table_B_11"></reg>
  <reg name="MODE_GAM_TABLE_B_12"            addr="0x0064" space="MODE" mask="0x00FF" default="0x00CE" display_name="gam_table_B_12"></reg>
  <reg name="MODE_GAM_TABLE_B_13"            addr="0x0065" space="MODE" mask="0x00FF" default="0x00D7" display_name="gam_table_B_13"></reg>
  <reg name="MODE_GAM_TABLE_B_14"            addr="0x0066" space="MODE" mask="0x00FF" default="0x00E0" display_name="gam_table_B_14"></reg>
  <reg name="MODE_GAM_TABLE_B_15"            addr="0x0067" space="MODE" mask="0x00FF" default="0x00E8" display_name="gam_table_B_15"></reg>
  <reg name="MODE_GAM_TABLE_B_16"            addr="0x0068" space="MODE" mask="0x00FF" default="0x00F0" display_name="gam_table_B_16"></reg>
  <reg name="MODE_GAM_TABLE_B_17"            addr="0x0069" space="MODE" mask="0x00FF" default="0x00F8" display_name="gam_table_B_17"></reg>
  <reg name="MODE_GAM_TABLE_B_18"            addr="0x006A" space="MODE" mask="0x00FF" default="0x00FF" display_name="gam_table_B_18"></reg>
  <reg name="MODE_FIFO_CONF0_A"              addr="0x006B" space="MODE" mask="0xFFFF" default="0x0027" display_name="fifo_conf0_A">
    <bitfield name="EN_SPOOF_FRAME"          mask="0x0001" display_name="0: Enable spoof frame"></bitfield>
    <bitfield name="EN_CLK_OUT_BETWEEN_FRAMES" mask="0x0002" display_name="1: Enable pixel clock between frames"></bitfield>
    <bitfield name="EN_CLK_OUT_INVALID_DATA" mask="0x0004" display_name="2: Enable pixel clock during invalid data"></bitfield>
    <bitfield name="EN_SOI_EOI"              mask="0x0008" display_name="3: Enable SOI/EOI insertion"></bitfield>
    <bitfield name="SOI_EOI_IN_FV"           mask="0x0010" display_name="4: Insert SOI and EOI when FRAME_VALID is high"></bitfield>
    <bitfield name="IGNORE_SPOOF_HEIGHT"     mask="0x0020" display_name="5: Ignore Spoof Frame Height"></bitfield>
    <bitfield name="EN_VAR_CLK_OUT_RATE"     mask="0x0040" display_name="6: Enable variable pixel clock rate"></bitfield>
    <bitfield name="EN_BYTE_SWAP"            mask="0x0080" display_name="7: Enable byte swap"><detail>Spoof frame must be enabled [bit 0 = 1]</detail></bitfield>
    <bitfield name="DUP_FV_ON_LV"            mask="0x0100" display_name="8: Duplicate FRAME_VALID on LINE_VALID"></bitfield>
    <bitfield name="SIG_ABNORMAL_TERMINATION" mask="0x0200" display_name="9: Enable Status Insertion"></bitfield>
    <bitfield name="EN_SPOOF_CCIR_CODES"     mask="0x0400" display_name="10: Enable spoof CCIR codes"></bitfield>
    <bitfield name="FREEZE_UPDATE_JPEG"      mask="0x0800" display_name="11: Freeze Update JPEG"></bitfield>
  </reg>
  <reg name="MODE_FIFO_CONF1_A"              addr="0x006D" space="MODE" mask="0xFFFF" default="0x0002" display_name="fifo_conf1_A">
    <bitfield name="MCLK_DIV_N1"             mask="0x000F" display_name="0-3: N1"><detail>Used when output buffer is &amp;lt;50% full</detail></bitfield>
    <bitfield name="BIT_4"                   confidential="Y" mask="0x0010" display_name="4: Not used"></bitfield>
    <bitfield name="PAD_SLEW_N1"             mask="0x00E0" display_name="5-7: PCLK1 slew rate"><detail>Used when output buffer is &amp;lt;50% full</detail></bitfield>
    <bitfield name="MCLK_DIV_N2"             mask="0x0F00" display_name="8-11: N2"><detail>Used when output buffer is 50%-75% full</detail></bitfield>
    <bitfield name="BIT_12"                  confidential="Y" mask="0x1000" display_name="12: Not used"></bitfield>
    <bitfield name="PAD_SLEW_N2"             mask="0xE000" display_name="13-15: PCLK2 slew rate"><detail>Used when output buffer is 50%-75% full</detail></bitfield>
  </reg>
  <reg name="MODE_FIFO_CONF2_A"              addr="0x006F" space="MODE" mask="0x00FF" default="0x0021" display_name="fifo_conf2_A">
    <bitfield name="MCLK_DIV_N3"             mask="0x000F" display_name="0-3: N3"><detail>Used when output buffer is &amp;gt;75% full</detail></bitfield>
    <bitfield name="BIT_4"                   confidential="Y" mask="0x0010" display_name="4: Not used"></bitfield>
    <bitfield name="PAD_SLEW_N3"             mask="0x00E0" display_name="5-7: PCLK3 slew rate."><detail>Used when output buffer is &amp;gt;75% full</detail></bitfield>
  </reg>
  <reg name="MODE_FIFO_LEN_TIMING_A"         addr="0x0070" space="MODE" mask="0xFFFF" default="0x0606" display_name="fifo_len_timing_A">
    <bitfield name="SPOOF_LV_LEAD"           mask="0x00FF" display_name="0-7: Spoof LIVE_VALID Lead."></bitfield>
    <bitfield name="SPOOF_LV_TRAIL"          mask="0xFF00" display_name="8-15: Spoof LINE_VALID Trail."></bitfield>
  </reg>
  <reg name="MODE_FIFO_CONF0_B"              addr="0x0072" space="MODE" mask="0xFFFF" default="0x0067" display_name="fifo_conf0_B">
    <bitfield name="EN_SPOOF_FRAME"          mask="0x0001" display_name="0: Enable spoof frame"></bitfield>
    <bitfield name="EN_CLK_OUT_BETWEEN_FRAMES" mask="0x0002" display_name="1: Enable pixel clock between frames"></bitfield>
    <bitfield name="EN_CLK_OUT_INVALID_DATA" mask="0x0004" display_name="2: Enable pixel clock during invalid data"></bitfield>
    <bitfield name="EN_SOI_EOI"              mask="0x0008" display_name="3: Enable SOI/EOI insertion"></bitfield>
    <bitfield name="SOI_EOI_IN_FV"           mask="0x0010" display_name="4: Insert SOI and EOI when FRAME_VALID is high"></bitfield>
    <bitfield name="IGNORE_SPOOF_HEIGHT"     mask="0x0020" display_name="5: Ignore Spoof Frame Height"></bitfield>
    <bitfield name="EN_VAR_CLK_OUT_RATE"     mask="0x0040" display_name="6: Enable variable pixel clock rate"></bitfield>
    <bitfield name="EN_BYTE_SWAP"            mask="0x0080" display_name="7: Enable byte swap"><detail>Spoof frame must be enabled [bit 0 = 1]</detail></bitfield>
    <bitfield name="DUP_FV_ON_LV"            mask="0x0100" display_name="8: Duplicate FRAME_VALID on LINE_VALID"></bitfield>
    <bitfield name="SIG_ABNORMAL_TERMINATION" mask="0x0200" display_name="9: Enable Status Insertion"></bitfield>
    <bitfield name="EN_SPOOF_CCIR_CODES"     mask="0x0400" display_name="10: Enable spoof CCIR codes"></bitfield>
    <bitfield name="FREEZE_UPDATE_JPEG"      mask="0x0800" display_name="11: Freeze Update JPEG"></bitfield>
  </reg>
  <reg name="MODE_FIFO_CONF1_B"              addr="0x0074" space="MODE" mask="0xFFFF" default="0x050A" display_name="fifo_conf1_B">
    <bitfield name="MCLK_DIV_N1"             mask="0x000F" display_name="0-3: N1"><detail>Used when output buffer is &amp;lt;50% full</detail></bitfield>
    <bitfield name="BIT_4"                   confidential="Y" mask="0x0010" display_name="4: Not used"></bitfield>
    <bitfield name="PAD_SLEW_N1"             mask="0x00E0" display_name="5-7: PCLK1 slew rate"><detail>Used when output buffer is &amp;lt;50% full</detail></bitfield>
    <bitfield name="MCLK_DIV_N2"             mask="0x0F00" display_name="8-11: N2"><detail>Used when output buffer is 50%-75% full</detail></bitfield>
    <bitfield name="BIT_12"                  confidential="Y" mask="0x1000" display_name="12: Not used"></bitfield>
    <bitfield name="PAD_SLEW_N2"             mask="0xE000" display_name="13-15: PCLK2 slew rate"><detail>Used when output buffer is 50%-75% full</detail></bitfield>
  </reg>
  <reg name="MODE_FIFO_CONF2_B"              addr="0x0076" space="MODE" mask="0x00FF" default="0x0003" display_name="fifo_conf2_B">
    <bitfield name="MCLK_DIV_N3"             mask="0x000F" display_name="0-3: N3"><detail>Used when output buffer is &amp;gt;75% full</detail></bitfield>
    <bitfield name="BIT_4"                   confidential="Y" mask="0x0010" display_name="4: Not used"></bitfield>
    <bitfield name="PAD_SLEW_N3"             mask="0x00E0" display_name="5-7: PCLK3 slew rate."><detail>Used when output buffer is &amp;gt;75% full</detail></bitfield>
  </reg>
  <reg name="MODE_FIFO_LEN_TIMING_B"         addr="0x0077" space="MODE" mask="0xFFFF" default="0x0606" display_name="fifo_len_timing_B">
    <bitfield name="SPOOF_LV_LEAD"           mask="0x00FF" display_name="0-7: Spoof LIVE_VALID Lead."></bitfield>
    <bitfield name="SPOOF_LV_TRAIL"          mask="0xFF00" display_name="8-15: Spoof LINE_VALID Trail."></bitfield>
  </reg>
  <reg name="MODE_SPOOF_WIDTH_B"             addr="0x0079" space="MODE" mask="0xFFFF" default="0x0640" display_name="spoof_width_B"></reg>
  <reg name="MODE_SPOOF_HEIGHT_B"            addr="0x007B" space="MODE" mask="0xFFFF" default="0x0258" display_name="spoof_height_B"></reg>
  <reg name="MODE_OUTPUT_FORMAT_A"           addr="0x007D" space="MODE" mask="0x00FF" display_name="output_format_A">
    <bitfield name="SWAP_CHANNELS"           mask="0x0001" display_name="0: Swap Channels"><detail>swaps Cb Cr in YUV and R B in RGB</detail></bitfield>
    <bitfield name="SWAP_CHROMINANCE_LUMA"   mask="0x0002" display_name="1: Swaps chrominance byte with luminance byte in YUV output."></bitfield>
    <bitfield name="BIT_2"                   confidential="Y" mask="0x0004" display_name="2: Reserved"></bitfield>
    <bitfield name="MONOCHROME"              mask="0x0008" display_name="3: Monochrome output"></bitfield>
    <bitfield name="CCIR656"                 mask="0x0010" display_name="4: Use CCIR656 codes when bypassing FIFO"></bitfield>
    <bitfield name="OUTPUT_MODE"             mask="0x0020" display_name="5: RGB/YUV output"><detail>0: YUV; 1: RGB</detail></bitfield>
    <bitfield name="RGB_FORMAT"              mask="0x00C0" display_name="6-7: RGB output format"><detail>0: 565; 1: 555; 2: 444x; 3: x444</detail></bitfield>
  </reg>
  <reg name="MODE_OUTPUT_FORMAT_B"           addr="0x007E" space="MODE" mask="0x00FF" display_name="output_format_B">
    <bitfield name="SWAP_CHANNELS"           mask="0x0001" display_name="0: Swap Channels"><detail>swaps Cb Cr in YUV and R B in RGB</detail></bitfield>
    <bitfield name="SWAP_CHROMINANCE_LUMA"   mask="0x0002" display_name="1: Swaps chrominance byte with luminance byte in YUV output."></bitfield>
    <bitfield name="BIT_2"                   confidential="Y" mask="0x0004" display_name="2: Reserved"></bitfield>
    <bitfield name="MONOCHROME"              mask="0x0008" display_name="3: Monochrome output"></bitfield>
    <bitfield name="CCIR656"                 mask="0x0010" display_name="4: Use CCIR656 codes when bypassing FIFO"></bitfield>
    <bitfield name="OUTPUT_MODE"             mask="0x0020" display_name="5: RGB/YUV output"><detail>0: YUV; 1: RGB</detail></bitfield>
    <bitfield name="RGB_FORMAT"              mask="0x00C0" display_name="6-7: RGB output format"><detail>0: 565; 1: 555; 2: 444x; 3: x444</detail></bitfield>
  </reg>
  <reg name="MODE_SPEC_EFFECTS_A"            addr="0x007F" space="MODE" mask="0xFFFF" default="0x6440" display_name="spec_effects_A">
    <bitfield name="SELECTION"               mask="0x0007" display_name="0-2: Special effect selection bits"><detail>1: mono; 2: sepia; 3: negative; 4: solarization 5: solarization w/ UV</detail></bitfield>
    <bitfield name="SOLARIZATION_THRESH"     mask="0x07F8" display_name="3-10: Solarization threshhold"></bitfield>
  </reg>
  <reg name="MODE_SPEC_EFFECTS_B"            addr="0x0081" space="MODE" mask="0xFFFF" default="0x6440" display_name="spec_effects_B">
    <bitfield name="SELECTION"               mask="0x0007" display_name="0-2: Special effect selection bits"><detail>1: mono; 2: sepia; 3: negative; 4: solarization 5: solarization w/ UV</detail></bitfield>
    <bitfield name="SOLARIZATION_THRESH"     mask="0x07F8" display_name="3-10: Solarization threshhold"></bitfield>
  </reg>
  <reg name="MODE_Y_RGB_OFFSET_A"            addr="0x0083" space="MODE" mask="0x00FF" display_name="y_rgb_offset_A"></reg>
  <reg name="MODE_Y_RGB_OFFSET_B"            addr="0x0084" space="MODE" mask="0x00FF" display_name="y_rgb_offset_B"></reg>
  <reg name="MODE_RESERVED_85"               addr="0x0085" space="MODE" mask="0x00FF" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_86"               addr="0x0086" space="MODE" mask="0x00FF" default="0x0014" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_87"               addr="0x0087" space="MODE" mask="0x00FF" default="0x0022" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_88"               addr="0x0088" space="MODE" mask="0x00FF" default="0x003A" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_89"               addr="0x0089" space="MODE" mask="0x00FF" default="0x005D" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_8A"               addr="0x008A" space="MODE" mask="0x00FF" default="0x0076" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_8B"               addr="0x008B" space="MODE" mask="0x00FF" default="0x0088" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_8C"               addr="0x008C" space="MODE" mask="0x00FF" default="0x0096" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_8D"               addr="0x008D" space="MODE" mask="0x00FF" default="0x00A3" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_8E"               addr="0x008E" space="MODE" mask="0x00FF" default="0x00AF" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_8F"               addr="0x008F" space="MODE" mask="0x00FF" default="0x00BA" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_90"               addr="0x0090" space="MODE" mask="0x00FF" default="0x00C4" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_91"               addr="0x0091" space="MODE" mask="0x00FF" default="0x00CE" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_92"               addr="0x0092" space="MODE" mask="0x00FF" default="0x00D7" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_93"               addr="0x0093" space="MODE" mask="0x00FF" default="0x00E0" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_94"               addr="0x0094" space="MODE" mask="0x00FF" default="0x00E8" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_95"               addr="0x0095" space="MODE" mask="0x00FF" default="0x00F0" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_96"               addr="0x0096" space="MODE" mask="0x00FF" default="0x00F8" display_name="Reserved"></reg>
  <reg name="MODE_RESERVED_97"               addr="0x0097" space="MODE" mask="0x00FF" default="0x00FF" display_name="Reserved"></reg>
  <reg name="JPEG_VMT"                       addr="0x0000" space="JPEG" mask="0xFFFF" default="0xE9BE" display_name="vmt"></reg>
  <reg name="JPEG_WIDTH"                     addr="0x0002" space="JPEG" mask="0xFFFF" default="0x0640" display_name="width"></reg>
  <reg name="JPEG_HEIGHT"                    addr="0x0004" space="JPEG" mask="0xFFFF" default="0x04B0" display_name="height"></reg>
  <reg name="JPEG_FORMAT"                    addr="0x0006" space="JPEG" mask="0x00FF" display_name="format"></reg>
  <reg name="JPEG_CONFIG"                    addr="0x0007" space="JPEG" mask="0x00FF" default="0x0034" display_name="config">
    <bitfield name="VIDEO"                   mask="0x0001" display_name="0: Video/still"><detail>0: Still; 1: Video</detail></bitfield>
    <bitfield name="ERRCHECK"                mask="0x0002" display_name="1: Enable handshaking"><detail>Enable handshaking with host at every erroneous frame</detail></bitfield>
    <bitfield name="RETRY"                   mask="0x0004" display_name="2: Enable retry after error"><detail>Retry capture after unsuccessful encode or transfer</detail></bitfield>
    <bitfield name="HOST_READY"              mask="0x0008" display_name="3: Host is ready for next frame"><detail>Host indicates it is ready for next frame</detail></bitfield>
    <bitfield name="QTABLE_GEN"              mask="0x0010" display_name="4: Enable Q table scaling"><detail>Make Q tables automatically by scaling an internal base table</detail></bitfield>
    <bitfield name="QTABLE_AUTOSEL"          mask="0x0020" display_name="5: Auto-select next Q table"><detail>Automatically select next Q table after encode error</detail></bitfield>
    <bitfield name="QTABLE"                  mask="0x00C0" display_name="6-7: Q table to use next frame"></bitfield>
  </reg>
  <reg name="JPEG_RESTART_INT"               addr="0x0008" space="JPEG" mask="0xFFFF" display_name="restartInt"></reg>
  <reg name="JPEG_QSCALE_1"                  addr="0x000A" space="JPEG" mask="0x00FF" default="0x0006" display_name="qscale1"></reg>
  <reg name="JPEG_QSCALE_2"                  addr="0x000B" space="JPEG" mask="0x00FF" default="0x0009" display_name="qscale2"></reg>
  <reg name="JPEG_QSCALE_3"                  addr="0x000C" space="JPEG" mask="0x00FF" default="0x000C" display_name="qscale3"></reg>
  <reg name="JPEG_TIMEOUTFRAMES"             addr="0x000D" space="JPEG" mask="0x00FF" default="0x000A" display_name="timeoutFrames"></reg>
  <reg name="JPEG_STATUS"                    addr="0x000E" space="JPEG" mask="0x00FF" display_name="status"></reg>
  <reg name="JPEG_DATALEN_MSB"               addr="0x000F" space="JPEG" mask="0x00FF" display_name="dataLengthMSB"></reg>
  <reg name="JPEG_DATALEN_LSBS"              addr="0x0010" space="JPEG" mask="0xFFFF" display_name="dataLengthLSBs"></reg>
  <reg name="HG_VMT"                         addr="0x0000" space="HG" mask="0xFFFF" default="0xE9B2" display_name="vmt"></reg>
  <reg name="HG_DLEVEL_BUFFERSPEED"          addr="0x0002" space="HG" mask="0x00FF" default="0x0008" display_name="DLevelBufferSpeed"></reg>
  <reg name="HG_SCALE_GFACTOR"               addr="0x0003" space="HG" mask="0x00FF" default="0x0001" display_name="scaleGFactor"></reg>
  <reg name="HG_MAX_DLEVEL"                  addr="0x0004" space="HG" mask="0x00FF" default="0x0040" display_name="maxDLevel"></reg>
  <reg name="HG_PERCENT"                     addr="0x0005" space="HG" mask="0x00FF" display_name="percent"></reg>
  <reg name="HG_LOWER_LIMIT_1"               addr="0x0006" space="HG" mask="0x00FF" display_name="lowerLimit1"></reg>
  <reg name="HG_BINSIZE_1"                   addr="0x0007" space="HG" mask="0x00FF" default="0x0002" display_name="binSize1"></reg>
  <reg name="HG_LOWER_LIMIT_2"               addr="0x0008" space="HG" mask="0x00FF" default="0x00C0" display_name="lowerLimit2"></reg>
  <reg name="HG_BINSIZE_2"                   addr="0x0009" space="HG" mask="0x00FF" default="0x0004" display_name="binSize2"></reg>
  <reg name="HG_DLEVEL"                      addr="0x000A" space="HG" mask="0x00FF" display_name="DLevel"></reg>
  <reg name="HG_DLEVEL_BUF"                  addr="0x000B" space="HG" mask="0xFFFF" display_name="DLevel_buf"></reg>
  <reg name="HG_FACTOR_HI"                   addr="0x000D" space="HG" mask="0x00FF" default="0x000A" display_name="factorHI"><detail>Factor of overexposure compensation for metering mode</detail></reg>
  <reg name="HG_PERCENT_HI"                  addr="0x000E" space="HG" mask="0x00FF" display_name="percentHI"><detail>Highlight clipping 255 is 100%</detail></reg>
  <reg name="HG_POSITION_HI"                 addr="0x000F" space="HG" mask="0xFFFF" rw="RO" display_name="positionHI"></reg>
  <reg name="GPIO_DATA"                      addr="0x1070" space="SFR" mask="0x0FFF" display_name="GPIO Data"></reg>
  <reg name="GPIO_OUTPUT_TOGGLE"             addr="0x1072" space="SFR" mask="0x0FFF" display_name="GPIO Output Toggle"><detail>(write only)</detail></reg>
  <reg name="GPIO_OUTPUT_SET"                addr="0x1074" space="SFR" mask="0x0FFF" display_name="GPIO Output Set"><detail>(write only)</detail></reg>
  <reg name="GPIO_OUTPUT_CLEAR"              addr="0x1076" space="SFR" mask="0x0FFF" display_name="GPIO Output Clear"><detail>(write only)</detail></reg>
  <reg name="GPIO_DIR"                       addr="0x1078" space="SFR" mask="0x0FFF" default="0x0FFF" display_name="GPIO Direction"><detail>Clear the bit for an output; Set the bit for an input</detail></reg>
  <reg name="GPIO_DIR_REVERSE"               addr="0x107A" space="SFR" mask="0x0FFF" display_name="GPIO Dir. Reverse"><detail>(write only)</detail></reg>
  <reg name="GPIO_DIR_IN"                    addr="0x107C" space="SFR" mask="0x0FFF" display_name="GPIO Dir. In"><detail>(write only)</detail></reg>
  <reg name="GPIO_DIR_OUT"                   addr="0x107E" space="SFR" mask="0x0FFF" display_name="GPIO Dir. Out"><detail>(write only)</detail></reg>
  <reg name="GPIO_WG_T01"                    addr="0x1080" space="SFR" mask="0x00FF" display_name="1st Subperiod at GPIO-1"><detail>...or high byte of GPIO-0 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T00"                    addr="0x1081" space="SFR" mask="0x00FF" display_name="1st Subperiod at GPIO-0"></reg>
  <reg name="GPIO_WG_T11"                    addr="0x1082" space="SFR" mask="0x00FF" display_name="2nd Subperiod at GPIO-1"><detail>...or high byte of GPIO-0 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T10"                    addr="0x1083" space="SFR" mask="0x00FF" display_name="2nd Subperiod at GPIO-0"></reg>
  <reg name="GPIO_WG_T21"                    addr="0x1084" space="SFR" mask="0x00FF" display_name="3rd Subperiod at GPIO-1"><detail>...or high byte of GPIO-0 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T20"                    addr="0x1085" space="SFR" mask="0x00FF" display_name="3rd Subperiod at GPIO-0"></reg>
  <reg name="GPIO_WG_T31"                    addr="0x1086" space="SFR" mask="0x00FF" display_name="4th Subperiod at GPIO-1"><detail>...or high byte of GPIO-0 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T30"                    addr="0x1087" space="SFR" mask="0x00FF" display_name="4th Subperiod at GPIO-0"></reg>
  <reg name="GPIO_WG_T41"                    addr="0x1088" space="SFR" mask="0x00FF" display_name="5th Subperiod at GPIO-1"><detail>...or high byte of GPIO-0 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T40"                    addr="0x1089" space="SFR" mask="0x00FF" display_name="5th Subperiod at GPIO-0"></reg>
  <reg name="GPIO_WG_N1"                     addr="0x108A" space="SFR" mask="0x00FF" display_name="Duration at GPIO-1"><detail>...or high byte at GPIO-0. Write: sets duration; Read: remaining duration</detail></reg>
  <reg name="GPIO_WG_N0"                     addr="0x108B" space="SFR" mask="0x00FF" display_name="Duration at GPIO-0"><detail>Write: sets duration; Read: remaining duration</detail></reg>
  <reg name="GPIO_WG_T03"                    addr="0x108C" space="SFR" mask="0x00FF" display_name="1st Subperiod at GPIO-3"><detail>...or high byte of GPIO-2 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T02"                    addr="0x108D" space="SFR" mask="0x00FF" display_name="1st Subperiod at GPIO-2"></reg>
  <reg name="GPIO_WG_T13"                    addr="0x108E" space="SFR" mask="0x00FF" display_name="2nd Subperiod at GPIO-3"><detail>...or high byte of GPIO-2 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T12"                    addr="0x108F" space="SFR" mask="0x00FF" display_name="2nd Subperiod at GPIO-2"></reg>
  <reg name="GPIO_WG_T23"                    addr="0x1090" space="SFR" mask="0x00FF" display_name="3rd Subperiod at GPIO-3"><detail>...or high byte of GPIO-2 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T22"                    addr="0x1091" space="SFR" mask="0x00FF" display_name="3rd Subperiod at GPIO-2"></reg>
  <reg name="GPIO_WG_T33"                    addr="0x1092" space="SFR" mask="0x00FF" display_name="4th Subperiod at GPIO-3"><detail>...or high byte of GPIO-2 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T32"                    addr="0x1093" space="SFR" mask="0x00FF" display_name="4th Subperiod at GPIO-2"></reg>
  <reg name="GPIO_WG_T43"                    addr="0x1094" space="SFR" mask="0x00FF" display_name="5th Subperiod at GPIO-3"><detail>...or high byte of GPIO-2 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T42"                    addr="0x1095" space="SFR" mask="0x00FF" display_name="5th Subperiod at GPIO-2"></reg>
  <reg name="GPIO_WG_N3"                     addr="0x1096" space="SFR" mask="0x00FF" display_name="Duration at GPIO-3"><detail>...or high byte at GPIO-2. Write: sets duration; Read: remaining duration</detail></reg>
  <reg name="GPIO_WG_N2"                     addr="0x1097" space="SFR" mask="0x00FF" display_name="Duration at GPIO-2"><detail>Write: sets duration; Read: remaining duration</detail></reg>
  <reg name="GPIO_WG_T05"                    addr="0x1098" space="SFR" mask="0x00FF" display_name="1st Subperiod at GPIO-5"><detail>...or high byte of GPIO-4 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T04"                    addr="0x1099" space="SFR" mask="0x00FF" display_name="1st Subperiod at GPIO-4"></reg>
  <reg name="GPIO_WG_T15"                    addr="0x109A" space="SFR" mask="0x00FF" display_name="2nd Subperiod at GPIO-5"><detail>...or high byte of GPIO-4 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T14"                    addr="0x109B" space="SFR" mask="0x00FF" display_name="2nd Subperiod at GPIO-4"></reg>
  <reg name="GPIO_WG_T25"                    addr="0x109C" space="SFR" mask="0x00FF" display_name="3rd Subperiod at GPIO-5"><detail>...or high byte of GPIO-4 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T24"                    addr="0x109D" space="SFR" mask="0x00FF" display_name="3rd Subperiod at GPIO-4"></reg>
  <reg name="GPIO_WG_T35"                    addr="0x109E" space="SFR" mask="0x00FF" display_name="4th Subperiod at GPIO-5"><detail>...or high byte of GPIO-4 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T34"                    addr="0x109F" space="SFR" mask="0x00FF" display_name="4th Subperiod at GPIO-4"></reg>
  <reg name="GPIO_WG_T45"                    addr="0x10A0" space="SFR" mask="0x00FF" display_name="5th Subperiod at GPIO-5"><detail>...or high byte of GPIO-4 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T44"                    addr="0x10A1" space="SFR" mask="0x00FF" display_name="5th Subperiod at GPIO-4"></reg>
  <reg name="GPIO_WG_N5"                     addr="0x10A2" space="SFR" mask="0x00FF" display_name="Duration at GPIO-5"><detail>...or high byte at GPIO-4. Write: sets duration; Read: remaining duration</detail></reg>
  <reg name="GPIO_WG_N4"                     addr="0x10A3" space="SFR" mask="0x00FF" display_name="Duration at GPIO-4"><detail>Write: sets duration; Read: remaining duration</detail></reg>
  <reg name="GPIO_WG_T07"                    addr="0x10A4" space="SFR" mask="0x00FF" display_name="1st Subperiod at GPIO-7"><detail>...or high byte of GPIO-6 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T06"                    addr="0x10A5" space="SFR" mask="0x00FF" display_name="1st Subperiod at GPIO-6"></reg>
  <reg name="GPIO_WG_T17"                    addr="0x10A6" space="SFR" mask="0x00FF" display_name="2nd Subperiod at GPIO-7"><detail>...or high byte of GPIO-6 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T16"                    addr="0x10A7" space="SFR" mask="0x00FF" display_name="2nd Subperiod at GPIO-6"></reg>
  <reg name="GPIO_WG_T27"                    addr="0x10A8" space="SFR" mask="0x00FF" display_name="3rd Subperiod at GPIO-7"><detail>...or high byte of GPIO-6 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T26"                    addr="0x10A9" space="SFR" mask="0x00FF" display_name="3rd Subperiod at GPIO-6"></reg>
  <reg name="GPIO_WG_T37"                    addr="0x10AA" space="SFR" mask="0x00FF" display_name="4th Subperiod at GPIO-7"><detail>...or high byte of GPIO-6 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T36"                    addr="0x10AB" space="SFR" mask="0x00FF" display_name="4th Subperiod at GPIO-6"></reg>
  <reg name="GPIO_WG_T47"                    addr="0x10AC" space="SFR" mask="0x00FF" display_name="5th Subperiod at GPIO-7"><detail>...or high byte of GPIO-6 subperiod in 16-bit mode</detail></reg>
  <reg name="GPIO_WG_T46"                    addr="0x10AD" space="SFR" mask="0x00FF" display_name="5th Subperiod at GPIO-6"></reg>
  <reg name="GPIO_WG_N7"                     addr="0x10AE" space="SFR" mask="0x00FF" display_name="Duration at GPIO-7"><detail>...or high byte at GPIO-6. Write: sets duration; Read: remaining duration</detail></reg>
  <reg name="GPIO_WG_N6"                     addr="0x10AF" space="SFR" mask="0x00FF" display_name="Duration at GPIO-6"><detail>Write: sets duration; Read: remaining duration</detail></reg>
  <reg name="GPIO_WG_CONFIG"                 addr="0x10B0" space="SFR" mask="0x00FF" display_name="Waveform Generator Config.">
    <bitfield name="EN_8BIT_COUNTER"         mask="0x000F" display_name="Enable in 8-bit Counter Mode"><detail>Bit 0 = GPIO-0/1; Bit 1 = GPIO-2/3; etc.</detail></bitfield>
    <bitfield name="EN_16BIT_COUNTER"        mask="0x00F0" display_name="Enable in 16-bit Counter Mode"><detail>Bit 0 = GPIO-0/1; Bit 1 = GPIO-2/3; etc.</detail></bitfield>
  </reg>
  <reg name="GPIO_WG_CHAIN"                  addr="0x10B1" space="SFR" mask="0x007F" display_name="Chain Waveforms"></reg>
  <reg name="GPIO_WG_CLKDIV"                 addr="0x10B2" space="SFR" mask="0x00FF" display_name="Waveform Clock Dividers">
    <bitfield name="WG_CLKDIV_1"             mask="0x000F" display_name="Divider 1"><detail>Divide by 2^(n+1)</detail></bitfield>
    <bitfield name="WG_CLKDIV_2"             mask="0x00F0" display_name="Divider 2"><detail>Divide by 2^(n+1)</detail></bitfield>
  </reg>
  <reg name="GPIO_WG_CLKDIV_SEL"             addr="0x10B3" space="SFR" mask="0x00FF" display_name="Clock Divider Selects"><detail>0 = divider 1; 1 = divider 2</detail></reg>
  <reg name="GPIO_WG_FRAME_SYNC"             addr="0x10B4" space="SFR" mask="0x00FF" display_name="Sync Waveform to Frame"></reg>
  <reg name="GPIO_WG_RESET"                  addr="0x10B5" space="SFR" mask="0x00FF" display_name="Waveform Resets"><detail>Set bits to 1 to stop; 0 to start.</detail></reg>
  <reg name="GPIO_WG_SUSPEND"                addr="0x10B6" space="SFR" mask="0x00FF" display_name="Waveform Suspends"><detail>Set bits to 1 to suspend; 0 to resume.</detail></reg>
  <reg name="GPIO_NS_TYPE"                   addr="0x10B8" space="SFR" mask="0x00FF" display_name="Enable Notification Signals"><detail>Set bits to 1 to enable Notification Signal.</detail></reg>
  <reg name="GPIO_NS_EDGE"                   addr="0x10B9" space="SFR" mask="0x0FFF" display_name="Trigger Edge Selects"><detail>Write 1&apos;s for rising edge; 0&apos;s for falling edge.</detail></reg>
  <reg name="GPIO_NS_MASK"                   addr="0x10BB" space="SFR" mask="0x0FFF" default="0x0FFF" display_name="Trigger Mask"></reg>
  <reg name="GPIO_WG_STROBE_SYNC"            addr="0x10BD" space="SFR" mask="0x00FF" display_name="Sync Waveform to STROBE"></reg>
  <reg name="GPIO_WG_STATUS"                 addr="0x10BE" space="SFR" mask="0x0FFF" display_name="Signals Pending"><detail>Write 1&apos;s to clear</detail></reg>
</registers>
<copyright>
  Copyright (c) 2012 Aptina Imaging Corporation.   All rights reserved.


  No permission to use, copy, modify, or distribute this software and/or
  its documentation for any purpose has been granted by Aptina Imaging Corporation.
  If any such permission has been granted ( by separate agreement ), it
  is required that the above copyright notice appear in all copies and
  that both that copyright notice and this permission notice appear in
  supporting documentation, and that the name of Aptina Imaging Corporation or any
  of its trademarks may not be used in advertising or publicity pertaining
  to distribution of the software without specific, written prior permission.


  This software and any associated documentation are provided AS IS and
  without warranty of any kind.   APTINA IMAGING CORPORATION EXPRESSLY DISCLAIMS
  ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, NONINFRINGEMENT
  OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS
  FOR A PARTICULAR PURPOSE.  APTINA DOES NOT WARRANT THAT THE FUNCTIONS CONTAINED
  IN THIS SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE OPERATION OF THIS SOFTWARE
  WILL BE UNINTERRUPTED OR ERROR-FREE.  FURTHERMORE, APTINA DOES NOT WARRANT OR
  MAKE ANY REPRESENTATIONS REGARDING THE USE OR THE RESULTS OF THE USE OF ANY
  ACCOMPANYING DOCUMENTATION IN TERMS OF ITS CORRECTNESS, ACCURACY, RELIABILITY,
  OR OTHERWISE.
</copyright>
<revision>
// $Revision: 30202 $
// $Date: 2012-01-02 09:36:36 -0800 (Mon, 02 Jan 2012) $
</revision>
</sensor>
