jenia90
===============================================================================
Yevgeni Dysin, ID 320884216, yevgeni.dysin@mail.huji.ac.il
===============================================================================

                           Project 1 - Boolean Logic
                           -------------------------
  
Submitted Files
---------------
README - This file.
Not.hdl - The Not chip.
And.hdl - The And chip.
Or.hdl - The Or chip.
Xor.hdl - The Xor chip.
Mux.hdl - The Mux chip.
DMux.hdl - The DMux chip.
Not16.hdl - The Not16 chip.
And16.hdl - The And16 chip.
Or16.hdl - The Or16 chip.
Mux16.hdl - The Mux16 chip.
Or8Way.hdl - The Or8Way chip.
Mux4Way16.hdl - The Mux4Way16 chip.
Mux8Way16.hdl - The Mux8Way16 chip.
DMux4Way.hdl - DMux4Way chip.
DMux8Way.hdl - The DMux8Way chip.


Remarks
-------
* The chips was implemented by starting from Nand
And getting all the way to DMux8Way.
