// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "07/07/2024 16:45:39"

// 
// Device: Altera EP4CE6E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SEG7_Controller_testbench (
	FPGA_clk,
	incr_btn,
	decr_btn,
	rst,
	LED_segments,
	LED_dot,
	LED_en);
input 	FPGA_clk;
input 	incr_btn;
input 	decr_btn;
input 	rst;
output 	[6:0] LED_segments;
output 	LED_dot;
output 	[3:0] LED_en;

// Design Ports Information
// LED_segments[0]	=>  Location: PIN_128,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_segments[1]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_segments[2]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_segments[3]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_segments[4]	=>  Location: PIN_132,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_segments[5]	=>  Location: PIN_126,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_segments[6]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_dot	=>  Location: PIN_127,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_en[0]	=>  Location: PIN_133,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_en[1]	=>  Location: PIN_135,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_en[2]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED_en[3]	=>  Location: PIN_137,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decr_btn	=>  Location: PIN_88,	 I/O Standard: 2.5 V,	 Current Strength: Default
// incr_btn	=>  Location: PIN_91,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \LED_segments[0]~output_o ;
wire \LED_segments[1]~output_o ;
wire \LED_segments[2]~output_o ;
wire \LED_segments[3]~output_o ;
wire \LED_segments[4]~output_o ;
wire \LED_segments[5]~output_o ;
wire \LED_segments[6]~output_o ;
wire \LED_dot~output_o ;
wire \LED_en[0]~output_o ;
wire \LED_en[1]~output_o ;
wire \LED_en[2]~output_o ;
wire \LED_en[3]~output_o ;
wire \FPGA_clk~input_o ;
wire \FPGA_clk~inputclkctrl_outclk ;
wire \debouncer_incr|counter[0]~17_combout ;
wire \incr_btn~input_o ;
wire \debouncer_incr|Equal0~0_combout ;
wire \debouncer_incr|Equal0~1_combout ;
wire \debouncer_incr|Equal0~3_combout ;
wire \debouncer_incr|Equal0~2_combout ;
wire \debouncer_incr|Equal0~4_combout ;
wire \debouncer_incr|counter[0]~21_combout ;
wire \debouncer_incr|counter[0]~18 ;
wire \debouncer_incr|counter[1]~19_combout ;
wire \debouncer_incr|counter[1]~20 ;
wire \debouncer_incr|counter[2]~22_combout ;
wire \debouncer_incr|counter[2]~23 ;
wire \debouncer_incr|counter[3]~24_combout ;
wire \debouncer_incr|counter[3]~25 ;
wire \debouncer_incr|counter[4]~26_combout ;
wire \debouncer_incr|counter[4]~27 ;
wire \debouncer_incr|counter[5]~28_combout ;
wire \debouncer_incr|counter[5]~29 ;
wire \debouncer_incr|counter[6]~30_combout ;
wire \debouncer_incr|counter[6]~31 ;
wire \debouncer_incr|counter[7]~32_combout ;
wire \debouncer_incr|counter[7]~33 ;
wire \debouncer_incr|counter[8]~34_combout ;
wire \debouncer_incr|counter[8]~35 ;
wire \debouncer_incr|counter[9]~36_combout ;
wire \debouncer_incr|counter[9]~37 ;
wire \debouncer_incr|counter[10]~38_combout ;
wire \debouncer_incr|counter[10]~39 ;
wire \debouncer_incr|counter[11]~40_combout ;
wire \debouncer_incr|counter[11]~41 ;
wire \debouncer_incr|counter[12]~42_combout ;
wire \debouncer_incr|counter[12]~43 ;
wire \debouncer_incr|counter[13]~44_combout ;
wire \debouncer_incr|counter[13]~45 ;
wire \debouncer_incr|counter[14]~46_combout ;
wire \debouncer_incr|counter[14]~47 ;
wire \debouncer_incr|counter[15]~48_combout ;
wire \debouncer_incr|counter[15]~49 ;
wire \debouncer_incr|counter[16]~50_combout ;
wire \debouncer_incr|Equal0~5_combout ;
wire \debouncer_decr|counter[0]~21_combout ;
wire \decr_btn~input_o ;
wire \debouncer_decr|counter[0]~22 ;
wire \debouncer_decr|counter[1]~23_combout ;
wire \debouncer_decr|counter[1]~24 ;
wire \debouncer_decr|counter[2]~27_combout ;
wire \debouncer_decr|counter[2]~28 ;
wire \debouncer_decr|counter[3]~29_combout ;
wire \debouncer_decr|counter[3]~30 ;
wire \debouncer_decr|counter[4]~31_combout ;
wire \debouncer_decr|counter[4]~32 ;
wire \debouncer_decr|counter[5]~33_combout ;
wire \debouncer_decr|counter[5]~34 ;
wire \debouncer_decr|counter[6]~35_combout ;
wire \debouncer_decr|counter[6]~36 ;
wire \debouncer_decr|counter[7]~37_combout ;
wire \debouncer_decr|counter[7]~38 ;
wire \debouncer_decr|counter[8]~39_combout ;
wire \debouncer_decr|counter[8]~40 ;
wire \debouncer_decr|counter[9]~41_combout ;
wire \debouncer_decr|counter[9]~42 ;
wire \debouncer_decr|counter[10]~43_combout ;
wire \debouncer_decr|counter[10]~44 ;
wire \debouncer_decr|counter[11]~45_combout ;
wire \debouncer_decr|counter[11]~46 ;
wire \debouncer_decr|counter[12]~47_combout ;
wire \debouncer_decr|counter[0]~18_combout ;
wire \debouncer_decr|counter[0]~17_combout ;
wire \debouncer_decr|counter[0]~20_combout ;
wire \debouncer_decr|counter[12]~48 ;
wire \debouncer_decr|counter[13]~49_combout ;
wire \debouncer_decr|counter[13]~50 ;
wire \debouncer_decr|counter[14]~51_combout ;
wire \debouncer_decr|counter[14]~52 ;
wire \debouncer_decr|counter[15]~53_combout ;
wire \debouncer_decr|counter[0]~19_combout ;
wire \debouncer_decr|counter[0]~25_combout ;
wire \debouncer_decr|counter[15]~54 ;
wire \debouncer_decr|counter[16]~55_combout ;
wire \debouncer_decr|counter[0]~26_combout ;
wire \debouncer_decr|Equal0~0_combout ;
wire \debouncer_decr|Equal0~1_combout ;
wire \digit~19_combout ;
wire \digit~20_combout ;
wire \rst~input_o ;
wire \rst~inputclkctrl_outclk ;
wire \digit[0][2]~31_combout ;
wire \digit[0][2]~q ;
wire \digit~27_combout ;
wire \digit~28_combout ;
wire \digit[0][3]~q ;
wire \digit~6_combout ;
wire \digit[0][0]~2_combout ;
wire \digit~7_combout ;
wire \digit[0][0]~q ;
wire \Equal3~0_combout ;
wire \digit~12_combout ;
wire \digit[0][1]~q ;
wire \Equal7~0_combout ;
wire \Selector15~0_combout ;
wire \digit[1][0]~1_combout ;
wire \Selector3~0_combout ;
wire \digit[1][0]~q ;
wire \digit~15_combout ;
wire \digit~16_combout ;
wire \digit[1][1]~11_combout ;
wire \digit[1][2]~q ;
wire \Equal2~0_combout ;
wire \digit~10_combout ;
wire \digit[1][1]~q ;
wire \digit~25_combout ;
wire \digit~26_combout ;
wire \digit[1][3]~q ;
wire \Equal6~0_combout ;
wire \Selector19~0_combout ;
wire \digit[2][0]~0_combout ;
wire \digit~8_combout ;
wire \Selector23~0_combout ;
wire \Selector11~2_combout ;
wire \digit[2][1]~9_combout ;
wire \digit[2][1]~q ;
wire \Equal1~0_combout ;
wire \Selector7~0_combout ;
wire \digit[2][0]~q ;
wire \digit~17_combout ;
wire \digit~18_combout ;
wire \digit[2][2]~q ;
wire \digit~23_combout ;
wire \digit~24_combout ;
wire \digit[2][3]~q ;
wire \Equal5~0_combout ;
wire \Selector23~1_combout ;
wire \digit[3][0]~3_combout ;
wire \digit~13_combout ;
wire \Selector11~0_combout ;
wire \Selector23~2_combout ;
wire \digit[3][1]~14_combout ;
wire \digit[3][1]~q ;
wire \digit~21_combout ;
wire \digit~22_combout ;
wire \digit[3][2]~q ;
wire \Equal0~0_combout ;
wire \Selector11~1_combout ;
wire \digit[3][0]~q ;
wire \Equal4~0_combout ;
wire \digit~29_combout ;
wire \digit~30_combout ;
wire \digit[3][3]~q ;
wire \addr[0]~2_combout ;
wire \addr[1]~0_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \bcd_to_7seg|WideOr6~0_combout ;
wire \U_controller|Decoder0~1_combout ;
wire \U_controller|LED_regs[1][0]~q ;
wire \U_controller|clk_div|counter[0]~32_combout ;
wire \U_controller|clk_div|counter[3]~39 ;
wire \U_controller|clk_div|counter[4]~40_combout ;
wire \U_controller|clk_div|counter[4]~41 ;
wire \U_controller|clk_div|counter[5]~42_combout ;
wire \U_controller|clk_div|counter[5]~43 ;
wire \U_controller|clk_div|counter[6]~44_combout ;
wire \U_controller|clk_div|counter[6]~45 ;
wire \U_controller|clk_div|counter[7]~46_combout ;
wire \U_controller|clk_div|counter[7]~47 ;
wire \U_controller|clk_div|counter[8]~48_combout ;
wire \U_controller|clk_div|counter[8]~49 ;
wire \U_controller|clk_div|counter[9]~50_combout ;
wire \U_controller|clk_div|counter[9]~51 ;
wire \U_controller|clk_div|counter[10]~52_combout ;
wire \U_controller|clk_div|counter[10]~53 ;
wire \U_controller|clk_div|counter[11]~54_combout ;
wire \U_controller|clk_div|counter[11]~55 ;
wire \U_controller|clk_div|counter[12]~56_combout ;
wire \U_controller|clk_div|counter[12]~57 ;
wire \U_controller|clk_div|counter[13]~58_combout ;
wire \U_controller|clk_div|counter[13]~59 ;
wire \U_controller|clk_div|counter[14]~60_combout ;
wire \U_controller|clk_div|counter[14]~61 ;
wire \U_controller|clk_div|counter[15]~62_combout ;
wire \U_controller|clk_div|counter[15]~63 ;
wire \U_controller|clk_div|counter[16]~64_combout ;
wire \U_controller|clk_div|counter[16]~65 ;
wire \U_controller|clk_div|counter[17]~66_combout ;
wire \U_controller|clk_div|counter[17]~67 ;
wire \U_controller|clk_div|counter[18]~68_combout ;
wire \U_controller|clk_div|counter[18]~69 ;
wire \U_controller|clk_div|counter[19]~70_combout ;
wire \U_controller|clk_div|counter[19]~71 ;
wire \U_controller|clk_div|counter[20]~72_combout ;
wire \U_controller|clk_div|counter[20]~73 ;
wire \U_controller|clk_div|counter[21]~74_combout ;
wire \U_controller|clk_div|counter[21]~75 ;
wire \U_controller|clk_div|counter[22]~76_combout ;
wire \U_controller|clk_div|counter[22]~77 ;
wire \U_controller|clk_div|counter[23]~78_combout ;
wire \U_controller|clk_div|counter[23]~79 ;
wire \U_controller|clk_div|counter[24]~80_combout ;
wire \U_controller|clk_div|counter[24]~81 ;
wire \U_controller|clk_div|counter[25]~82_combout ;
wire \U_controller|clk_div|LessThan0~8_combout ;
wire \U_controller|clk_div|counter[25]~83 ;
wire \U_controller|clk_div|counter[26]~84_combout ;
wire \U_controller|clk_div|counter[26]~85 ;
wire \U_controller|clk_div|counter[27]~86_combout ;
wire \U_controller|clk_div|counter[27]~87 ;
wire \U_controller|clk_div|counter[28]~88_combout ;
wire \U_controller|clk_div|counter[28]~89 ;
wire \U_controller|clk_div|counter[29]~90_combout ;
wire \U_controller|clk_div|LessThan0~9_combout ;
wire \U_controller|clk_div|LessThan0~7_combout ;
wire \U_controller|clk_div|counter[29]~91 ;
wire \U_controller|clk_div|counter[30]~92_combout ;
wire \U_controller|clk_div|counter[30]~93 ;
wire \U_controller|clk_div|counter[31]~94_combout ;
wire \U_controller|clk_div|LessThan0~10_combout ;
wire \U_controller|clk_div|LessThan0~11_combout ;
wire \U_controller|clk_div|LessThan0~0_combout ;
wire \U_controller|clk_div|LessThan0~5_combout ;
wire \U_controller|clk_div|LessThan0~4_combout ;
wire \U_controller|clk_div|LessThan0~6_combout ;
wire \U_controller|clk_div|LessThan0~12_combout ;
wire \U_controller|clk_div|counter[0]~33 ;
wire \U_controller|clk_div|counter[1]~34_combout ;
wire \U_controller|clk_div|counter[1]~35 ;
wire \U_controller|clk_div|counter[2]~36_combout ;
wire \U_controller|clk_div|counter[2]~37 ;
wire \U_controller|clk_div|counter[3]~38_combout ;
wire \U_controller|clk_div|LessThan0~1_combout ;
wire \U_controller|clk_div|LessThan0~2_combout ;
wire \U_controller|clk_div|LessThan0~3_combout ;
wire \U_controller|clk_div|clk_div~0_combout ;
wire \U_controller|clk_div|clk_div~feeder_combout ;
wire \U_controller|clk_div|clk_div~q ;
wire \U_controller|clk_div|clk_div~clkctrl_outclk ;
wire \U_controller|raddr[0]~1_combout ;
wire \U_controller|Decoder0~2_combout ;
wire \U_controller|LED_regs[0][0]~q ;
wire \U_controller|raddr[1]~0_combout ;
wire \U_controller|LED_7SEG[0]~0_combout ;
wire \U_controller|Decoder0~0_combout ;
wire \U_controller|LED_regs[2][0]~q ;
wire \U_controller|Decoder0~3_combout ;
wire \U_controller|LED_regs[3][0]~q ;
wire \U_controller|LED_7SEG[0]~1_combout ;
wire \U_controller|LED_7SEG[0]~2_combout ;
wire \bcd_to_7seg|WideOr5~0_combout ;
wire \U_controller|LED_regs[3][1]~q ;
wire \U_controller|LED_regs[0][1]~q ;
wire \U_controller|LED_regs[1][1]~feeder_combout ;
wire \U_controller|LED_regs[1][1]~q ;
wire \U_controller|LED_7SEG[1]~3_combout ;
wire \U_controller|LED_regs[2][1]~q ;
wire \U_controller|LED_7SEG[1]~4_combout ;
wire \U_controller|LED_7SEG[1]~5_combout ;
wire \bcd_to_7seg|WideOr4~0_combout ;
wire \U_controller|LED_regs[2][2]~q ;
wire \U_controller|LED_regs[0][2]~q ;
wire \U_controller|LED_7SEG[2]~6_combout ;
wire \U_controller|LED_regs[3][2]~q ;
wire \U_controller|LED_regs[1][2]~q ;
wire \U_controller|LED_7SEG[2]~7_combout ;
wire \U_controller|LED_7SEG[2]~8_combout ;
wire \bcd_to_7seg|WideOr3~0_combout ;
wire \U_controller|LED_regs[3][3]~q ;
wire \U_controller|LED_regs[1][3]~feeder_combout ;
wire \U_controller|LED_regs[1][3]~q ;
wire \U_controller|LED_regs[0][3]~q ;
wire \U_controller|LED_7SEG[3]~9_combout ;
wire \U_controller|LED_regs[2][3]~q ;
wire \U_controller|LED_7SEG[3]~10_combout ;
wire \U_controller|LED_7SEG[3]~11_combout ;
wire \bcd_to_7seg|WideOr2~0_combout ;
wire \U_controller|LED_regs[0][4]~q ;
wire \U_controller|LED_regs[2][4]~q ;
wire \U_controller|LED_7SEG[4]~12_combout ;
wire \U_controller|LED_regs[1][4]~q ;
wire \U_controller|LED_regs[3][4]~q ;
wire \U_controller|LED_7SEG[4]~13_combout ;
wire \U_controller|LED_7SEG[4]~14_combout ;
wire \bcd_to_7seg|WideOr1~0_combout ;
wire \U_controller|LED_regs[3][5]~q ;
wire \U_controller|LED_regs[2][5]~q ;
wire \U_controller|LED_regs[0][5]~q ;
wire \U_controller|LED_regs[1][5]~feeder_combout ;
wire \U_controller|LED_regs[1][5]~q ;
wire \U_controller|LED_7SEG[5]~15_combout ;
wire \U_controller|LED_7SEG[5]~16_combout ;
wire \U_controller|LED_7SEG[5]~17_combout ;
wire \bcd_to_7seg|WideOr0~0_combout ;
wire \U_controller|LED_regs[1][6]~q ;
wire \U_controller|LED_regs[2][6]~q ;
wire \U_controller|LED_regs[0][6]~q ;
wire \U_controller|LED_7SEG[6]~18_combout ;
wire \U_controller|LED_regs[3][6]~q ;
wire \U_controller|LED_7SEG[6]~19_combout ;
wire \U_controller|LED_7SEG[6]~20_combout ;
wire \U_controller|WideAnd0~1_combout ;
wire \U_controller|WideAnd0~0_combout ;
wire \U_controller|WideAnd1~0_combout ;
wire \U_controller|WideAnd1~1_combout ;
wire \U_controller|WideAnd2~0_combout ;
wire \U_controller|WideAnd2~1_combout ;
wire \U_controller|WideAnd3~1_combout ;
wire \U_controller|WideAnd3~0_combout ;
wire [16:0] \debouncer_decr|counter ;
wire [31:0] \U_controller|clk_div|counter ;
wire [16:0] \debouncer_incr|counter ;
wire [1:0] \U_controller|raddr ;
wire [3:0] \U_controller|LED_enables ;
wire [1:0] addr;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X16_Y24_N16
cycloneive_io_obuf \LED_segments[0]~output (
	.i(\U_controller|LED_7SEG[0]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_segments[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_segments[0]~output .bus_hold = "false";
defparam \LED_segments[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \LED_segments[1]~output (
	.i(\U_controller|LED_7SEG[1]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_segments[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_segments[1]~output .bus_hold = "false";
defparam \LED_segments[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \LED_segments[2]~output (
	.i(\U_controller|LED_7SEG[2]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_segments[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_segments[2]~output .bus_hold = "false";
defparam \LED_segments[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \LED_segments[3]~output (
	.i(\U_controller|LED_7SEG[3]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_segments[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_segments[3]~output .bus_hold = "false";
defparam \LED_segments[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N16
cycloneive_io_obuf \LED_segments[4]~output (
	.i(\U_controller|LED_7SEG[4]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_segments[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_segments[4]~output .bus_hold = "false";
defparam \LED_segments[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N2
cycloneive_io_obuf \LED_segments[5]~output (
	.i(\U_controller|LED_7SEG[5]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_segments[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_segments[5]~output .bus_hold = "false";
defparam \LED_segments[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \LED_segments[6]~output (
	.i(\U_controller|LED_7SEG[6]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_segments[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_segments[6]~output .bus_hold = "false";
defparam \LED_segments[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N9
cycloneive_io_obuf \LED_dot~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_dot~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_dot~output .bus_hold = "false";
defparam \LED_dot~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y24_N23
cycloneive_io_obuf \LED_en[0]~output (
	.i(\U_controller|LED_enables [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_en[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_en[0]~output .bus_hold = "false";
defparam \LED_en[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y24_N16
cycloneive_io_obuf \LED_en[1]~output (
	.i(\U_controller|LED_enables [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_en[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_en[1]~output .bus_hold = "false";
defparam \LED_en[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \LED_en[2]~output (
	.i(\U_controller|LED_enables [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_en[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_en[2]~output .bus_hold = "false";
defparam \LED_en[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y24_N2
cycloneive_io_obuf \LED_en[3]~output (
	.i(\U_controller|LED_enables [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED_en[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED_en[3]~output .bus_hold = "false";
defparam \LED_en[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \FPGA_clk~input (
	.i(FPGA_clk),
	.ibar(gnd),
	.o(\FPGA_clk~input_o ));
// synopsys translate_off
defparam \FPGA_clk~input .bus_hold = "false";
defparam \FPGA_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \FPGA_clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\FPGA_clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\FPGA_clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \FPGA_clk~inputclkctrl .clock_type = "global clock";
defparam \FPGA_clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N16
cycloneive_lcell_comb \debouncer_incr|counter[0]~17 (
// Equation(s):
// \debouncer_incr|counter[0]~17_combout  = \debouncer_incr|counter [0] $ (VCC)
// \debouncer_incr|counter[0]~18  = CARRY(\debouncer_incr|counter [0])

	.dataa(\debouncer_incr|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\debouncer_incr|counter[0]~17_combout ),
	.cout(\debouncer_incr|counter[0]~18 ));
// synopsys translate_off
defparam \debouncer_incr|counter[0]~17 .lut_mask = 16'h55AA;
defparam \debouncer_incr|counter[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N1
cycloneive_io_ibuf \incr_btn~input (
	.i(incr_btn),
	.ibar(gnd),
	.o(\incr_btn~input_o ));
// synopsys translate_off
defparam \incr_btn~input .bus_hold = "false";
defparam \incr_btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneive_lcell_comb \debouncer_incr|Equal0~0 (
// Equation(s):
// \debouncer_incr|Equal0~0_combout  = (\debouncer_incr|counter [2] & (\debouncer_incr|counter [1] & (\debouncer_incr|counter [3] & \debouncer_incr|counter [4])))

	.dataa(\debouncer_incr|counter [2]),
	.datab(\debouncer_incr|counter [1]),
	.datac(\debouncer_incr|counter [3]),
	.datad(\debouncer_incr|counter [4]),
	.cin(gnd),
	.combout(\debouncer_incr|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_incr|Equal0~0 .lut_mask = 16'h8000;
defparam \debouncer_incr|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneive_lcell_comb \debouncer_incr|Equal0~1 (
// Equation(s):
// \debouncer_incr|Equal0~1_combout  = (\debouncer_incr|counter [5] & (\debouncer_incr|counter [6] & (\debouncer_incr|counter [7] & \debouncer_incr|counter [8])))

	.dataa(\debouncer_incr|counter [5]),
	.datab(\debouncer_incr|counter [6]),
	.datac(\debouncer_incr|counter [7]),
	.datad(\debouncer_incr|counter [8]),
	.cin(gnd),
	.combout(\debouncer_incr|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_incr|Equal0~1 .lut_mask = 16'h8000;
defparam \debouncer_incr|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N24
cycloneive_lcell_comb \debouncer_incr|Equal0~3 (
// Equation(s):
// \debouncer_incr|Equal0~3_combout  = (\debouncer_incr|counter [14] & (\debouncer_incr|counter [15] & \debouncer_incr|counter [13]))

	.dataa(\debouncer_incr|counter [14]),
	.datab(gnd),
	.datac(\debouncer_incr|counter [15]),
	.datad(\debouncer_incr|counter [13]),
	.cin(gnd),
	.combout(\debouncer_incr|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_incr|Equal0~3 .lut_mask = 16'hA000;
defparam \debouncer_incr|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N18
cycloneive_lcell_comb \debouncer_incr|Equal0~2 (
// Equation(s):
// \debouncer_incr|Equal0~2_combout  = (\debouncer_incr|counter [11] & (\debouncer_incr|counter [10] & (\debouncer_incr|counter [12] & \debouncer_incr|counter [9])))

	.dataa(\debouncer_incr|counter [11]),
	.datab(\debouncer_incr|counter [10]),
	.datac(\debouncer_incr|counter [12]),
	.datad(\debouncer_incr|counter [9]),
	.cin(gnd),
	.combout(\debouncer_incr|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_incr|Equal0~2 .lut_mask = 16'h8000;
defparam \debouncer_incr|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneive_lcell_comb \debouncer_incr|Equal0~4 (
// Equation(s):
// \debouncer_incr|Equal0~4_combout  = (\debouncer_incr|Equal0~0_combout  & (\debouncer_incr|Equal0~1_combout  & (\debouncer_incr|Equal0~3_combout  & \debouncer_incr|Equal0~2_combout )))

	.dataa(\debouncer_incr|Equal0~0_combout ),
	.datab(\debouncer_incr|Equal0~1_combout ),
	.datac(\debouncer_incr|Equal0~3_combout ),
	.datad(\debouncer_incr|Equal0~2_combout ),
	.cin(gnd),
	.combout(\debouncer_incr|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_incr|Equal0~4 .lut_mask = 16'h8000;
defparam \debouncer_incr|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N14
cycloneive_lcell_comb \debouncer_incr|counter[0]~21 (
// Equation(s):
// \debouncer_incr|counter[0]~21_combout  = (\incr_btn~input_o ) # ((!\debouncer_incr|counter [16] & ((!\debouncer_incr|Equal0~4_combout ) # (!\debouncer_incr|counter [0]))))

	.dataa(\incr_btn~input_o ),
	.datab(\debouncer_incr|counter [0]),
	.datac(\debouncer_incr|Equal0~4_combout ),
	.datad(\debouncer_incr|counter [16]),
	.cin(gnd),
	.combout(\debouncer_incr|counter[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_incr|counter[0]~21 .lut_mask = 16'hAABF;
defparam \debouncer_incr|counter[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \debouncer_incr|counter[0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[0] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N18
cycloneive_lcell_comb \debouncer_incr|counter[1]~19 (
// Equation(s):
// \debouncer_incr|counter[1]~19_combout  = (\debouncer_incr|counter [1] & (!\debouncer_incr|counter[0]~18 )) # (!\debouncer_incr|counter [1] & ((\debouncer_incr|counter[0]~18 ) # (GND)))
// \debouncer_incr|counter[1]~20  = CARRY((!\debouncer_incr|counter[0]~18 ) # (!\debouncer_incr|counter [1]))

	.dataa(gnd),
	.datab(\debouncer_incr|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[0]~18 ),
	.combout(\debouncer_incr|counter[1]~19_combout ),
	.cout(\debouncer_incr|counter[1]~20 ));
// synopsys translate_off
defparam \debouncer_incr|counter[1]~19 .lut_mask = 16'h3C3F;
defparam \debouncer_incr|counter[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N19
dffeas \debouncer_incr|counter[1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[1] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneive_lcell_comb \debouncer_incr|counter[2]~22 (
// Equation(s):
// \debouncer_incr|counter[2]~22_combout  = (\debouncer_incr|counter [2] & (\debouncer_incr|counter[1]~20  $ (GND))) # (!\debouncer_incr|counter [2] & (!\debouncer_incr|counter[1]~20  & VCC))
// \debouncer_incr|counter[2]~23  = CARRY((\debouncer_incr|counter [2] & !\debouncer_incr|counter[1]~20 ))

	.dataa(gnd),
	.datab(\debouncer_incr|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[1]~20 ),
	.combout(\debouncer_incr|counter[2]~22_combout ),
	.cout(\debouncer_incr|counter[2]~23 ));
// synopsys translate_off
defparam \debouncer_incr|counter[2]~22 .lut_mask = 16'hC30C;
defparam \debouncer_incr|counter[2]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N21
dffeas \debouncer_incr|counter[2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[2]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[2] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneive_lcell_comb \debouncer_incr|counter[3]~24 (
// Equation(s):
// \debouncer_incr|counter[3]~24_combout  = (\debouncer_incr|counter [3] & (!\debouncer_incr|counter[2]~23 )) # (!\debouncer_incr|counter [3] & ((\debouncer_incr|counter[2]~23 ) # (GND)))
// \debouncer_incr|counter[3]~25  = CARRY((!\debouncer_incr|counter[2]~23 ) # (!\debouncer_incr|counter [3]))

	.dataa(\debouncer_incr|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[2]~23 ),
	.combout(\debouncer_incr|counter[3]~24_combout ),
	.cout(\debouncer_incr|counter[3]~25 ));
// synopsys translate_off
defparam \debouncer_incr|counter[3]~24 .lut_mask = 16'h5A5F;
defparam \debouncer_incr|counter[3]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N23
dffeas \debouncer_incr|counter[3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[3]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[3] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneive_lcell_comb \debouncer_incr|counter[4]~26 (
// Equation(s):
// \debouncer_incr|counter[4]~26_combout  = (\debouncer_incr|counter [4] & (\debouncer_incr|counter[3]~25  $ (GND))) # (!\debouncer_incr|counter [4] & (!\debouncer_incr|counter[3]~25  & VCC))
// \debouncer_incr|counter[4]~27  = CARRY((\debouncer_incr|counter [4] & !\debouncer_incr|counter[3]~25 ))

	.dataa(gnd),
	.datab(\debouncer_incr|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[3]~25 ),
	.combout(\debouncer_incr|counter[4]~26_combout ),
	.cout(\debouncer_incr|counter[4]~27 ));
// synopsys translate_off
defparam \debouncer_incr|counter[4]~26 .lut_mask = 16'hC30C;
defparam \debouncer_incr|counter[4]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N25
dffeas \debouncer_incr|counter[4] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[4]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[4] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N26
cycloneive_lcell_comb \debouncer_incr|counter[5]~28 (
// Equation(s):
// \debouncer_incr|counter[5]~28_combout  = (\debouncer_incr|counter [5] & (!\debouncer_incr|counter[4]~27 )) # (!\debouncer_incr|counter [5] & ((\debouncer_incr|counter[4]~27 ) # (GND)))
// \debouncer_incr|counter[5]~29  = CARRY((!\debouncer_incr|counter[4]~27 ) # (!\debouncer_incr|counter [5]))

	.dataa(\debouncer_incr|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[4]~27 ),
	.combout(\debouncer_incr|counter[5]~28_combout ),
	.cout(\debouncer_incr|counter[5]~29 ));
// synopsys translate_off
defparam \debouncer_incr|counter[5]~28 .lut_mask = 16'h5A5F;
defparam \debouncer_incr|counter[5]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N27
dffeas \debouncer_incr|counter[5] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[5]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[5] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneive_lcell_comb \debouncer_incr|counter[6]~30 (
// Equation(s):
// \debouncer_incr|counter[6]~30_combout  = (\debouncer_incr|counter [6] & (\debouncer_incr|counter[5]~29  $ (GND))) # (!\debouncer_incr|counter [6] & (!\debouncer_incr|counter[5]~29  & VCC))
// \debouncer_incr|counter[6]~31  = CARRY((\debouncer_incr|counter [6] & !\debouncer_incr|counter[5]~29 ))

	.dataa(gnd),
	.datab(\debouncer_incr|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[5]~29 ),
	.combout(\debouncer_incr|counter[6]~30_combout ),
	.cout(\debouncer_incr|counter[6]~31 ));
// synopsys translate_off
defparam \debouncer_incr|counter[6]~30 .lut_mask = 16'hC30C;
defparam \debouncer_incr|counter[6]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N29
dffeas \debouncer_incr|counter[6] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[6]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[6] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N30
cycloneive_lcell_comb \debouncer_incr|counter[7]~32 (
// Equation(s):
// \debouncer_incr|counter[7]~32_combout  = (\debouncer_incr|counter [7] & (!\debouncer_incr|counter[6]~31 )) # (!\debouncer_incr|counter [7] & ((\debouncer_incr|counter[6]~31 ) # (GND)))
// \debouncer_incr|counter[7]~33  = CARRY((!\debouncer_incr|counter[6]~31 ) # (!\debouncer_incr|counter [7]))

	.dataa(\debouncer_incr|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[6]~31 ),
	.combout(\debouncer_incr|counter[7]~32_combout ),
	.cout(\debouncer_incr|counter[7]~33 ));
// synopsys translate_off
defparam \debouncer_incr|counter[7]~32 .lut_mask = 16'h5A5F;
defparam \debouncer_incr|counter[7]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y17_N31
dffeas \debouncer_incr|counter[7] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[7]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[7] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N0
cycloneive_lcell_comb \debouncer_incr|counter[8]~34 (
// Equation(s):
// \debouncer_incr|counter[8]~34_combout  = (\debouncer_incr|counter [8] & (\debouncer_incr|counter[7]~33  $ (GND))) # (!\debouncer_incr|counter [8] & (!\debouncer_incr|counter[7]~33  & VCC))
// \debouncer_incr|counter[8]~35  = CARRY((\debouncer_incr|counter [8] & !\debouncer_incr|counter[7]~33 ))

	.dataa(gnd),
	.datab(\debouncer_incr|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[7]~33 ),
	.combout(\debouncer_incr|counter[8]~34_combout ),
	.cout(\debouncer_incr|counter[8]~35 ));
// synopsys translate_off
defparam \debouncer_incr|counter[8]~34 .lut_mask = 16'hC30C;
defparam \debouncer_incr|counter[8]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N1
dffeas \debouncer_incr|counter[8] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[8]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[8] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N2
cycloneive_lcell_comb \debouncer_incr|counter[9]~36 (
// Equation(s):
// \debouncer_incr|counter[9]~36_combout  = (\debouncer_incr|counter [9] & (!\debouncer_incr|counter[8]~35 )) # (!\debouncer_incr|counter [9] & ((\debouncer_incr|counter[8]~35 ) # (GND)))
// \debouncer_incr|counter[9]~37  = CARRY((!\debouncer_incr|counter[8]~35 ) # (!\debouncer_incr|counter [9]))

	.dataa(gnd),
	.datab(\debouncer_incr|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[8]~35 ),
	.combout(\debouncer_incr|counter[9]~36_combout ),
	.cout(\debouncer_incr|counter[9]~37 ));
// synopsys translate_off
defparam \debouncer_incr|counter[9]~36 .lut_mask = 16'h3C3F;
defparam \debouncer_incr|counter[9]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N3
dffeas \debouncer_incr|counter[9] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[9]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[9] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N4
cycloneive_lcell_comb \debouncer_incr|counter[10]~38 (
// Equation(s):
// \debouncer_incr|counter[10]~38_combout  = (\debouncer_incr|counter [10] & (\debouncer_incr|counter[9]~37  $ (GND))) # (!\debouncer_incr|counter [10] & (!\debouncer_incr|counter[9]~37  & VCC))
// \debouncer_incr|counter[10]~39  = CARRY((\debouncer_incr|counter [10] & !\debouncer_incr|counter[9]~37 ))

	.dataa(gnd),
	.datab(\debouncer_incr|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[9]~37 ),
	.combout(\debouncer_incr|counter[10]~38_combout ),
	.cout(\debouncer_incr|counter[10]~39 ));
// synopsys translate_off
defparam \debouncer_incr|counter[10]~38 .lut_mask = 16'hC30C;
defparam \debouncer_incr|counter[10]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N5
dffeas \debouncer_incr|counter[10] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[10]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[10] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N6
cycloneive_lcell_comb \debouncer_incr|counter[11]~40 (
// Equation(s):
// \debouncer_incr|counter[11]~40_combout  = (\debouncer_incr|counter [11] & (!\debouncer_incr|counter[10]~39 )) # (!\debouncer_incr|counter [11] & ((\debouncer_incr|counter[10]~39 ) # (GND)))
// \debouncer_incr|counter[11]~41  = CARRY((!\debouncer_incr|counter[10]~39 ) # (!\debouncer_incr|counter [11]))

	.dataa(\debouncer_incr|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[10]~39 ),
	.combout(\debouncer_incr|counter[11]~40_combout ),
	.cout(\debouncer_incr|counter[11]~41 ));
// synopsys translate_off
defparam \debouncer_incr|counter[11]~40 .lut_mask = 16'h5A5F;
defparam \debouncer_incr|counter[11]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N7
dffeas \debouncer_incr|counter[11] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[11]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[11] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N8
cycloneive_lcell_comb \debouncer_incr|counter[12]~42 (
// Equation(s):
// \debouncer_incr|counter[12]~42_combout  = (\debouncer_incr|counter [12] & (\debouncer_incr|counter[11]~41  $ (GND))) # (!\debouncer_incr|counter [12] & (!\debouncer_incr|counter[11]~41  & VCC))
// \debouncer_incr|counter[12]~43  = CARRY((\debouncer_incr|counter [12] & !\debouncer_incr|counter[11]~41 ))

	.dataa(\debouncer_incr|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[11]~41 ),
	.combout(\debouncer_incr|counter[12]~42_combout ),
	.cout(\debouncer_incr|counter[12]~43 ));
// synopsys translate_off
defparam \debouncer_incr|counter[12]~42 .lut_mask = 16'hA50A;
defparam \debouncer_incr|counter[12]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N9
dffeas \debouncer_incr|counter[12] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[12]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[12] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N10
cycloneive_lcell_comb \debouncer_incr|counter[13]~44 (
// Equation(s):
// \debouncer_incr|counter[13]~44_combout  = (\debouncer_incr|counter [13] & (!\debouncer_incr|counter[12]~43 )) # (!\debouncer_incr|counter [13] & ((\debouncer_incr|counter[12]~43 ) # (GND)))
// \debouncer_incr|counter[13]~45  = CARRY((!\debouncer_incr|counter[12]~43 ) # (!\debouncer_incr|counter [13]))

	.dataa(\debouncer_incr|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[12]~43 ),
	.combout(\debouncer_incr|counter[13]~44_combout ),
	.cout(\debouncer_incr|counter[13]~45 ));
// synopsys translate_off
defparam \debouncer_incr|counter[13]~44 .lut_mask = 16'h5A5F;
defparam \debouncer_incr|counter[13]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N11
dffeas \debouncer_incr|counter[13] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[13]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[13] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N12
cycloneive_lcell_comb \debouncer_incr|counter[14]~46 (
// Equation(s):
// \debouncer_incr|counter[14]~46_combout  = (\debouncer_incr|counter [14] & (\debouncer_incr|counter[13]~45  $ (GND))) # (!\debouncer_incr|counter [14] & (!\debouncer_incr|counter[13]~45  & VCC))
// \debouncer_incr|counter[14]~47  = CARRY((\debouncer_incr|counter [14] & !\debouncer_incr|counter[13]~45 ))

	.dataa(\debouncer_incr|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[13]~45 ),
	.combout(\debouncer_incr|counter[14]~46_combout ),
	.cout(\debouncer_incr|counter[14]~47 ));
// synopsys translate_off
defparam \debouncer_incr|counter[14]~46 .lut_mask = 16'hA50A;
defparam \debouncer_incr|counter[14]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N13
dffeas \debouncer_incr|counter[14] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[14]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[14] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N14
cycloneive_lcell_comb \debouncer_incr|counter[15]~48 (
// Equation(s):
// \debouncer_incr|counter[15]~48_combout  = (\debouncer_incr|counter [15] & (!\debouncer_incr|counter[14]~47 )) # (!\debouncer_incr|counter [15] & ((\debouncer_incr|counter[14]~47 ) # (GND)))
// \debouncer_incr|counter[15]~49  = CARRY((!\debouncer_incr|counter[14]~47 ) # (!\debouncer_incr|counter [15]))

	.dataa(gnd),
	.datab(\debouncer_incr|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_incr|counter[14]~47 ),
	.combout(\debouncer_incr|counter[15]~48_combout ),
	.cout(\debouncer_incr|counter[15]~49 ));
// synopsys translate_off
defparam \debouncer_incr|counter[15]~48 .lut_mask = 16'h3C3F;
defparam \debouncer_incr|counter[15]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N15
dffeas \debouncer_incr|counter[15] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[15]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[15] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y16_N16
cycloneive_lcell_comb \debouncer_incr|counter[16]~50 (
// Equation(s):
// \debouncer_incr|counter[16]~50_combout  = \debouncer_incr|counter[15]~49  $ (!\debouncer_incr|counter [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\debouncer_incr|counter [16]),
	.cin(\debouncer_incr|counter[15]~49 ),
	.combout(\debouncer_incr|counter[16]~50_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_incr|counter[16]~50 .lut_mask = 16'hF00F;
defparam \debouncer_incr|counter[16]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X24_Y16_N17
dffeas \debouncer_incr|counter[16] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_incr|counter[16]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\incr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_incr|counter[0]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_incr|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_incr|counter[16] .is_wysiwyg = "true";
defparam \debouncer_incr|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneive_lcell_comb \debouncer_incr|Equal0~5 (
// Equation(s):
// \debouncer_incr|Equal0~5_combout  = (!\debouncer_incr|counter [16] & (!\debouncer_incr|counter [0] & \debouncer_incr|Equal0~4_combout ))

	.dataa(gnd),
	.datab(\debouncer_incr|counter [16]),
	.datac(\debouncer_incr|counter [0]),
	.datad(\debouncer_incr|Equal0~4_combout ),
	.cin(gnd),
	.combout(\debouncer_incr|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_incr|Equal0~5 .lut_mask = 16'h0300;
defparam \debouncer_incr|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N16
cycloneive_lcell_comb \debouncer_decr|counter[0]~21 (
// Equation(s):
// \debouncer_decr|counter[0]~21_combout  = \debouncer_decr|counter [0] $ (VCC)
// \debouncer_decr|counter[0]~22  = CARRY(\debouncer_decr|counter [0])

	.dataa(gnd),
	.datab(\debouncer_decr|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\debouncer_decr|counter[0]~21_combout ),
	.cout(\debouncer_decr|counter[0]~22 ));
// synopsys translate_off
defparam \debouncer_decr|counter[0]~21 .lut_mask = 16'h33CC;
defparam \debouncer_decr|counter[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y12_N22
cycloneive_io_ibuf \decr_btn~input (
	.i(decr_btn),
	.ibar(gnd),
	.o(\decr_btn~input_o ));
// synopsys translate_off
defparam \decr_btn~input .bus_hold = "false";
defparam \decr_btn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N18
cycloneive_lcell_comb \debouncer_decr|counter[1]~23 (
// Equation(s):
// \debouncer_decr|counter[1]~23_combout  = (\debouncer_decr|counter [1] & (!\debouncer_decr|counter[0]~22 )) # (!\debouncer_decr|counter [1] & ((\debouncer_decr|counter[0]~22 ) # (GND)))
// \debouncer_decr|counter[1]~24  = CARRY((!\debouncer_decr|counter[0]~22 ) # (!\debouncer_decr|counter [1]))

	.dataa(gnd),
	.datab(\debouncer_decr|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[0]~22 ),
	.combout(\debouncer_decr|counter[1]~23_combout ),
	.cout(\debouncer_decr|counter[1]~24 ));
// synopsys translate_off
defparam \debouncer_decr|counter[1]~23 .lut_mask = 16'h3C3F;
defparam \debouncer_decr|counter[1]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N19
dffeas \debouncer_decr|counter[1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[1]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[1] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneive_lcell_comb \debouncer_decr|counter[2]~27 (
// Equation(s):
// \debouncer_decr|counter[2]~27_combout  = (\debouncer_decr|counter [2] & (\debouncer_decr|counter[1]~24  $ (GND))) # (!\debouncer_decr|counter [2] & (!\debouncer_decr|counter[1]~24  & VCC))
// \debouncer_decr|counter[2]~28  = CARRY((\debouncer_decr|counter [2] & !\debouncer_decr|counter[1]~24 ))

	.dataa(gnd),
	.datab(\debouncer_decr|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[1]~24 ),
	.combout(\debouncer_decr|counter[2]~27_combout ),
	.cout(\debouncer_decr|counter[2]~28 ));
// synopsys translate_off
defparam \debouncer_decr|counter[2]~27 .lut_mask = 16'hC30C;
defparam \debouncer_decr|counter[2]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N21
dffeas \debouncer_decr|counter[2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[2]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[2] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneive_lcell_comb \debouncer_decr|counter[3]~29 (
// Equation(s):
// \debouncer_decr|counter[3]~29_combout  = (\debouncer_decr|counter [3] & (!\debouncer_decr|counter[2]~28 )) # (!\debouncer_decr|counter [3] & ((\debouncer_decr|counter[2]~28 ) # (GND)))
// \debouncer_decr|counter[3]~30  = CARRY((!\debouncer_decr|counter[2]~28 ) # (!\debouncer_decr|counter [3]))

	.dataa(\debouncer_decr|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[2]~28 ),
	.combout(\debouncer_decr|counter[3]~29_combout ),
	.cout(\debouncer_decr|counter[3]~30 ));
// synopsys translate_off
defparam \debouncer_decr|counter[3]~29 .lut_mask = 16'h5A5F;
defparam \debouncer_decr|counter[3]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N23
dffeas \debouncer_decr|counter[3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[3]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[3] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneive_lcell_comb \debouncer_decr|counter[4]~31 (
// Equation(s):
// \debouncer_decr|counter[4]~31_combout  = (\debouncer_decr|counter [4] & (\debouncer_decr|counter[3]~30  $ (GND))) # (!\debouncer_decr|counter [4] & (!\debouncer_decr|counter[3]~30  & VCC))
// \debouncer_decr|counter[4]~32  = CARRY((\debouncer_decr|counter [4] & !\debouncer_decr|counter[3]~30 ))

	.dataa(gnd),
	.datab(\debouncer_decr|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[3]~30 ),
	.combout(\debouncer_decr|counter[4]~31_combout ),
	.cout(\debouncer_decr|counter[4]~32 ));
// synopsys translate_off
defparam \debouncer_decr|counter[4]~31 .lut_mask = 16'hC30C;
defparam \debouncer_decr|counter[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N25
dffeas \debouncer_decr|counter[4] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[4]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[4] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneive_lcell_comb \debouncer_decr|counter[5]~33 (
// Equation(s):
// \debouncer_decr|counter[5]~33_combout  = (\debouncer_decr|counter [5] & (!\debouncer_decr|counter[4]~32 )) # (!\debouncer_decr|counter [5] & ((\debouncer_decr|counter[4]~32 ) # (GND)))
// \debouncer_decr|counter[5]~34  = CARRY((!\debouncer_decr|counter[4]~32 ) # (!\debouncer_decr|counter [5]))

	.dataa(\debouncer_decr|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[4]~32 ),
	.combout(\debouncer_decr|counter[5]~33_combout ),
	.cout(\debouncer_decr|counter[5]~34 ));
// synopsys translate_off
defparam \debouncer_decr|counter[5]~33 .lut_mask = 16'h5A5F;
defparam \debouncer_decr|counter[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N27
dffeas \debouncer_decr|counter[5] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[5]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[5] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneive_lcell_comb \debouncer_decr|counter[6]~35 (
// Equation(s):
// \debouncer_decr|counter[6]~35_combout  = (\debouncer_decr|counter [6] & (\debouncer_decr|counter[5]~34  $ (GND))) # (!\debouncer_decr|counter [6] & (!\debouncer_decr|counter[5]~34  & VCC))
// \debouncer_decr|counter[6]~36  = CARRY((\debouncer_decr|counter [6] & !\debouncer_decr|counter[5]~34 ))

	.dataa(gnd),
	.datab(\debouncer_decr|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[5]~34 ),
	.combout(\debouncer_decr|counter[6]~35_combout ),
	.cout(\debouncer_decr|counter[6]~36 ));
// synopsys translate_off
defparam \debouncer_decr|counter[6]~35 .lut_mask = 16'hC30C;
defparam \debouncer_decr|counter[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N29
dffeas \debouncer_decr|counter[6] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[6]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[6] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneive_lcell_comb \debouncer_decr|counter[7]~37 (
// Equation(s):
// \debouncer_decr|counter[7]~37_combout  = (\debouncer_decr|counter [7] & (!\debouncer_decr|counter[6]~36 )) # (!\debouncer_decr|counter [7] & ((\debouncer_decr|counter[6]~36 ) # (GND)))
// \debouncer_decr|counter[7]~38  = CARRY((!\debouncer_decr|counter[6]~36 ) # (!\debouncer_decr|counter [7]))

	.dataa(\debouncer_decr|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[6]~36 ),
	.combout(\debouncer_decr|counter[7]~37_combout ),
	.cout(\debouncer_decr|counter[7]~38 ));
// synopsys translate_off
defparam \debouncer_decr|counter[7]~37 .lut_mask = 16'h5A5F;
defparam \debouncer_decr|counter[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y17_N31
dffeas \debouncer_decr|counter[7] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[7]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[7] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N0
cycloneive_lcell_comb \debouncer_decr|counter[8]~39 (
// Equation(s):
// \debouncer_decr|counter[8]~39_combout  = (\debouncer_decr|counter [8] & (\debouncer_decr|counter[7]~38  $ (GND))) # (!\debouncer_decr|counter [8] & (!\debouncer_decr|counter[7]~38  & VCC))
// \debouncer_decr|counter[8]~40  = CARRY((\debouncer_decr|counter [8] & !\debouncer_decr|counter[7]~38 ))

	.dataa(gnd),
	.datab(\debouncer_decr|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[7]~38 ),
	.combout(\debouncer_decr|counter[8]~39_combout ),
	.cout(\debouncer_decr|counter[8]~40 ));
// synopsys translate_off
defparam \debouncer_decr|counter[8]~39 .lut_mask = 16'hC30C;
defparam \debouncer_decr|counter[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N1
dffeas \debouncer_decr|counter[8] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[8]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[8] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N2
cycloneive_lcell_comb \debouncer_decr|counter[9]~41 (
// Equation(s):
// \debouncer_decr|counter[9]~41_combout  = (\debouncer_decr|counter [9] & (!\debouncer_decr|counter[8]~40 )) # (!\debouncer_decr|counter [9] & ((\debouncer_decr|counter[8]~40 ) # (GND)))
// \debouncer_decr|counter[9]~42  = CARRY((!\debouncer_decr|counter[8]~40 ) # (!\debouncer_decr|counter [9]))

	.dataa(gnd),
	.datab(\debouncer_decr|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[8]~40 ),
	.combout(\debouncer_decr|counter[9]~41_combout ),
	.cout(\debouncer_decr|counter[9]~42 ));
// synopsys translate_off
defparam \debouncer_decr|counter[9]~41 .lut_mask = 16'h3C3F;
defparam \debouncer_decr|counter[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N3
dffeas \debouncer_decr|counter[9] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[9]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[9] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N4
cycloneive_lcell_comb \debouncer_decr|counter[10]~43 (
// Equation(s):
// \debouncer_decr|counter[10]~43_combout  = (\debouncer_decr|counter [10] & (\debouncer_decr|counter[9]~42  $ (GND))) # (!\debouncer_decr|counter [10] & (!\debouncer_decr|counter[9]~42  & VCC))
// \debouncer_decr|counter[10]~44  = CARRY((\debouncer_decr|counter [10] & !\debouncer_decr|counter[9]~42 ))

	.dataa(gnd),
	.datab(\debouncer_decr|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[9]~42 ),
	.combout(\debouncer_decr|counter[10]~43_combout ),
	.cout(\debouncer_decr|counter[10]~44 ));
// synopsys translate_off
defparam \debouncer_decr|counter[10]~43 .lut_mask = 16'hC30C;
defparam \debouncer_decr|counter[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N5
dffeas \debouncer_decr|counter[10] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[10]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[10] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N6
cycloneive_lcell_comb \debouncer_decr|counter[11]~45 (
// Equation(s):
// \debouncer_decr|counter[11]~45_combout  = (\debouncer_decr|counter [11] & (!\debouncer_decr|counter[10]~44 )) # (!\debouncer_decr|counter [11] & ((\debouncer_decr|counter[10]~44 ) # (GND)))
// \debouncer_decr|counter[11]~46  = CARRY((!\debouncer_decr|counter[10]~44 ) # (!\debouncer_decr|counter [11]))

	.dataa(\debouncer_decr|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[10]~44 ),
	.combout(\debouncer_decr|counter[11]~45_combout ),
	.cout(\debouncer_decr|counter[11]~46 ));
// synopsys translate_off
defparam \debouncer_decr|counter[11]~45 .lut_mask = 16'h5A5F;
defparam \debouncer_decr|counter[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N7
dffeas \debouncer_decr|counter[11] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[11]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[11] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N8
cycloneive_lcell_comb \debouncer_decr|counter[12]~47 (
// Equation(s):
// \debouncer_decr|counter[12]~47_combout  = (\debouncer_decr|counter [12] & (\debouncer_decr|counter[11]~46  $ (GND))) # (!\debouncer_decr|counter [12] & (!\debouncer_decr|counter[11]~46  & VCC))
// \debouncer_decr|counter[12]~48  = CARRY((\debouncer_decr|counter [12] & !\debouncer_decr|counter[11]~46 ))

	.dataa(gnd),
	.datab(\debouncer_decr|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[11]~46 ),
	.combout(\debouncer_decr|counter[12]~47_combout ),
	.cout(\debouncer_decr|counter[12]~48 ));
// synopsys translate_off
defparam \debouncer_decr|counter[12]~47 .lut_mask = 16'hC30C;
defparam \debouncer_decr|counter[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N9
dffeas \debouncer_decr|counter[12] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[12]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[12] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N22
cycloneive_lcell_comb \debouncer_decr|counter[0]~18 (
// Equation(s):
// \debouncer_decr|counter[0]~18_combout  = (\debouncer_decr|counter [11] & (\debouncer_decr|counter [10] & (\debouncer_decr|counter [12] & \debouncer_decr|counter [9])))

	.dataa(\debouncer_decr|counter [11]),
	.datab(\debouncer_decr|counter [10]),
	.datac(\debouncer_decr|counter [12]),
	.datad(\debouncer_decr|counter [9]),
	.cin(gnd),
	.combout(\debouncer_decr|counter[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_decr|counter[0]~18 .lut_mask = 16'h8000;
defparam \debouncer_decr|counter[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneive_lcell_comb \debouncer_decr|counter[0]~17 (
// Equation(s):
// \debouncer_decr|counter[0]~17_combout  = (\debouncer_decr|counter [3] & (\debouncer_decr|counter [4] & (\debouncer_decr|counter [2] & \debouncer_decr|counter [1])))

	.dataa(\debouncer_decr|counter [3]),
	.datab(\debouncer_decr|counter [4]),
	.datac(\debouncer_decr|counter [2]),
	.datad(\debouncer_decr|counter [1]),
	.cin(gnd),
	.combout(\debouncer_decr|counter[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_decr|counter[0]~17 .lut_mask = 16'h8000;
defparam \debouncer_decr|counter[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneive_lcell_comb \debouncer_decr|counter[0]~20 (
// Equation(s):
// \debouncer_decr|counter[0]~20_combout  = (\debouncer_decr|counter [5] & (\debouncer_decr|counter [6] & (\debouncer_decr|counter [7] & \debouncer_decr|counter [8])))

	.dataa(\debouncer_decr|counter [5]),
	.datab(\debouncer_decr|counter [6]),
	.datac(\debouncer_decr|counter [7]),
	.datad(\debouncer_decr|counter [8]),
	.cin(gnd),
	.combout(\debouncer_decr|counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_decr|counter[0]~20 .lut_mask = 16'h8000;
defparam \debouncer_decr|counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N10
cycloneive_lcell_comb \debouncer_decr|counter[13]~49 (
// Equation(s):
// \debouncer_decr|counter[13]~49_combout  = (\debouncer_decr|counter [13] & (!\debouncer_decr|counter[12]~48 )) # (!\debouncer_decr|counter [13] & ((\debouncer_decr|counter[12]~48 ) # (GND)))
// \debouncer_decr|counter[13]~50  = CARRY((!\debouncer_decr|counter[12]~48 ) # (!\debouncer_decr|counter [13]))

	.dataa(\debouncer_decr|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[12]~48 ),
	.combout(\debouncer_decr|counter[13]~49_combout ),
	.cout(\debouncer_decr|counter[13]~50 ));
// synopsys translate_off
defparam \debouncer_decr|counter[13]~49 .lut_mask = 16'h5A5F;
defparam \debouncer_decr|counter[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N11
dffeas \debouncer_decr|counter[13] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[13]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[13] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N12
cycloneive_lcell_comb \debouncer_decr|counter[14]~51 (
// Equation(s):
// \debouncer_decr|counter[14]~51_combout  = (\debouncer_decr|counter [14] & (\debouncer_decr|counter[13]~50  $ (GND))) # (!\debouncer_decr|counter [14] & (!\debouncer_decr|counter[13]~50  & VCC))
// \debouncer_decr|counter[14]~52  = CARRY((\debouncer_decr|counter [14] & !\debouncer_decr|counter[13]~50 ))

	.dataa(\debouncer_decr|counter [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[13]~50 ),
	.combout(\debouncer_decr|counter[14]~51_combout ),
	.cout(\debouncer_decr|counter[14]~52 ));
// synopsys translate_off
defparam \debouncer_decr|counter[14]~51 .lut_mask = 16'hA50A;
defparam \debouncer_decr|counter[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N13
dffeas \debouncer_decr|counter[14] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[14]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[14] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N14
cycloneive_lcell_comb \debouncer_decr|counter[15]~53 (
// Equation(s):
// \debouncer_decr|counter[15]~53_combout  = (\debouncer_decr|counter [15] & (!\debouncer_decr|counter[14]~52 )) # (!\debouncer_decr|counter [15] & ((\debouncer_decr|counter[14]~52 ) # (GND)))
// \debouncer_decr|counter[15]~54  = CARRY((!\debouncer_decr|counter[14]~52 ) # (!\debouncer_decr|counter [15]))

	.dataa(gnd),
	.datab(\debouncer_decr|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\debouncer_decr|counter[14]~52 ),
	.combout(\debouncer_decr|counter[15]~53_combout ),
	.cout(\debouncer_decr|counter[15]~54 ));
// synopsys translate_off
defparam \debouncer_decr|counter[15]~53 .lut_mask = 16'h3C3F;
defparam \debouncer_decr|counter[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N15
dffeas \debouncer_decr|counter[15] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[15]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[15] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N24
cycloneive_lcell_comb \debouncer_decr|counter[0]~19 (
// Equation(s):
// \debouncer_decr|counter[0]~19_combout  = (\debouncer_decr|counter [14] & (\debouncer_decr|counter [15] & \debouncer_decr|counter [13]))

	.dataa(\debouncer_decr|counter [14]),
	.datab(gnd),
	.datac(\debouncer_decr|counter [15]),
	.datad(\debouncer_decr|counter [13]),
	.cin(gnd),
	.combout(\debouncer_decr|counter[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_decr|counter[0]~19 .lut_mask = 16'hA000;
defparam \debouncer_decr|counter[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N4
cycloneive_lcell_comb \debouncer_decr|counter[0]~25 (
// Equation(s):
// \debouncer_decr|counter[0]~25_combout  = (\debouncer_decr|counter[0]~18_combout  & (\debouncer_decr|counter[0]~17_combout  & (\debouncer_decr|counter[0]~20_combout  & \debouncer_decr|counter[0]~19_combout )))

	.dataa(\debouncer_decr|counter[0]~18_combout ),
	.datab(\debouncer_decr|counter[0]~17_combout ),
	.datac(\debouncer_decr|counter[0]~20_combout ),
	.datad(\debouncer_decr|counter[0]~19_combout ),
	.cin(gnd),
	.combout(\debouncer_decr|counter[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_decr|counter[0]~25 .lut_mask = 16'h8000;
defparam \debouncer_decr|counter[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y16_N16
cycloneive_lcell_comb \debouncer_decr|counter[16]~55 (
// Equation(s):
// \debouncer_decr|counter[16]~55_combout  = \debouncer_decr|counter[15]~54  $ (!\debouncer_decr|counter [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\debouncer_decr|counter [16]),
	.cin(\debouncer_decr|counter[15]~54 ),
	.combout(\debouncer_decr|counter[16]~55_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_decr|counter[16]~55 .lut_mask = 16'hF00F;
defparam \debouncer_decr|counter[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X22_Y16_N17
dffeas \debouncer_decr|counter[16] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[16]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[16] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneive_lcell_comb \debouncer_decr|counter[0]~26 (
// Equation(s):
// \debouncer_decr|counter[0]~26_combout  = (\decr_btn~input_o ) # ((!\debouncer_decr|counter [16] & ((!\debouncer_decr|counter[0]~25_combout ) # (!\debouncer_decr|counter [0]))))

	.dataa(\decr_btn~input_o ),
	.datab(\debouncer_decr|counter [0]),
	.datac(\debouncer_decr|counter[0]~25_combout ),
	.datad(\debouncer_decr|counter [16]),
	.cin(gnd),
	.combout(\debouncer_decr|counter[0]~26_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_decr|counter[0]~26 .lut_mask = 16'hAABF;
defparam \debouncer_decr|counter[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y17_N17
dffeas \debouncer_decr|counter[0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\debouncer_decr|counter[0]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\decr_btn~input_o ),
	.sload(gnd),
	.ena(\debouncer_decr|counter[0]~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\debouncer_decr|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \debouncer_decr|counter[0] .is_wysiwyg = "true";
defparam \debouncer_decr|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneive_lcell_comb \debouncer_decr|Equal0~0 (
// Equation(s):
// \debouncer_decr|Equal0~0_combout  = (\debouncer_decr|counter [0]) # ((\debouncer_decr|counter [16]) # (!\debouncer_decr|counter[0]~20_combout ))

	.dataa(gnd),
	.datab(\debouncer_decr|counter [0]),
	.datac(\debouncer_decr|counter[0]~20_combout ),
	.datad(\debouncer_decr|counter [16]),
	.cin(gnd),
	.combout(\debouncer_decr|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_decr|Equal0~0 .lut_mask = 16'hFFCF;
defparam \debouncer_decr|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N6
cycloneive_lcell_comb \debouncer_decr|Equal0~1 (
// Equation(s):
// \debouncer_decr|Equal0~1_combout  = (\debouncer_decr|Equal0~0_combout ) # (((!\debouncer_decr|counter[0]~19_combout ) # (!\debouncer_decr|counter[0]~18_combout )) # (!\debouncer_decr|counter[0]~17_combout ))

	.dataa(\debouncer_decr|Equal0~0_combout ),
	.datab(\debouncer_decr|counter[0]~17_combout ),
	.datac(\debouncer_decr|counter[0]~18_combout ),
	.datad(\debouncer_decr|counter[0]~19_combout ),
	.cin(gnd),
	.combout(\debouncer_decr|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \debouncer_decr|Equal0~1 .lut_mask = 16'hBFFF;
defparam \debouncer_decr|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \digit~19 (
// Equation(s):
// \digit~19_combout  = (\digit[0][1]~q  & ((\digit[0][0]~q ) # (!\debouncer_incr|Equal0~5_combout ))) # (!\digit[0][1]~q  & (!\debouncer_incr|Equal0~5_combout  & \digit[0][0]~q ))

	.dataa(\digit[0][1]~q ),
	.datab(gnd),
	.datac(\debouncer_incr|Equal0~5_combout ),
	.datad(\digit[0][0]~q ),
	.cin(gnd),
	.combout(\digit~19_combout ),
	.cout());
// synopsys translate_off
defparam \digit~19 .lut_mask = 16'hAF0A;
defparam \digit~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \digit~20 (
// Equation(s):
// \digit~20_combout  = (\debouncer_incr|Equal0~5_combout  & ((\digit[0][2]~q  $ (\digit~19_combout )))) # (!\debouncer_incr|Equal0~5_combout  & (\Equal7~0_combout  & (\digit[0][2]~q  $ (!\digit~19_combout ))))

	.dataa(\Equal7~0_combout ),
	.datab(\debouncer_incr|Equal0~5_combout ),
	.datac(\digit[0][2]~q ),
	.datad(\digit~19_combout ),
	.cin(gnd),
	.combout(\digit~20_combout ),
	.cout());
// synopsys translate_off
defparam \digit~20 .lut_mask = 16'h2CC2;
defparam \digit~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N22
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneive_clkctrl \rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst~inputclkctrl .clock_type = "global clock";
defparam \rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \digit[0][2]~31 (
// Equation(s):
// \digit[0][2]~31_combout  = ((!\debouncer_incr|counter [0] & (\debouncer_incr|Equal0~4_combout  & !\debouncer_incr|counter [16]))) # (!\debouncer_decr|Equal0~1_combout )

	.dataa(\debouncer_incr|counter [0]),
	.datab(\debouncer_incr|Equal0~4_combout ),
	.datac(\debouncer_incr|counter [16]),
	.datad(\debouncer_decr|Equal0~1_combout ),
	.cin(gnd),
	.combout(\digit[0][2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \digit[0][2]~31 .lut_mask = 16'h04FF;
defparam \digit[0][2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N31
dffeas \digit[0][2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~20_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[0][2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[0][2] .is_wysiwyg = "true";
defparam \digit[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \digit~27 (
// Equation(s):
// \digit~27_combout  = (\digit[0][2]~q  & (((\digit[0][0]~q  & \digit[0][1]~q )) # (!\debouncer_incr|Equal0~5_combout ))) # (!\digit[0][2]~q  & (!\debouncer_incr|Equal0~5_combout  & ((\digit[0][0]~q ) # (\digit[0][1]~q ))))

	.dataa(\digit[0][2]~q ),
	.datab(\digit[0][0]~q ),
	.datac(\debouncer_incr|Equal0~5_combout ),
	.datad(\digit[0][1]~q ),
	.cin(gnd),
	.combout(\digit~27_combout ),
	.cout());
// synopsys translate_off
defparam \digit~27 .lut_mask = 16'h8F0E;
defparam \digit~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \digit~28 (
// Equation(s):
// \digit~28_combout  = (\debouncer_incr|Equal0~5_combout  & ((\digit[0][3]~q  $ (\digit~27_combout )))) # (!\debouncer_incr|Equal0~5_combout  & (\Equal7~0_combout  & (\digit[0][3]~q  $ (!\digit~27_combout ))))

	.dataa(\Equal7~0_combout ),
	.datab(\debouncer_incr|Equal0~5_combout ),
	.datac(\digit[0][3]~q ),
	.datad(\digit~27_combout ),
	.cin(gnd),
	.combout(\digit~28_combout ),
	.cout());
// synopsys translate_off
defparam \digit~28 .lut_mask = 16'h2CC2;
defparam \digit~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \digit[0][3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~28_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[0][2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[0][3] .is_wysiwyg = "true";
defparam \digit[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \digit~6 (
// Equation(s):
// \digit~6_combout  = (!\digit[0][0]~q  & ((\digit[0][1]~q ) # ((\digit[0][3]~q ) # (\digit[0][2]~q ))))

	.dataa(\digit[0][1]~q ),
	.datab(\digit[0][3]~q ),
	.datac(\digit[0][2]~q ),
	.datad(\digit[0][0]~q ),
	.cin(gnd),
	.combout(\digit~6_combout ),
	.cout());
// synopsys translate_off
defparam \digit~6 .lut_mask = 16'h00FE;
defparam \digit~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \digit[0][0]~2 (
// Equation(s):
// \digit[0][0]~2_combout  = (\debouncer_decr|Equal0~1_combout  & ((\digit[0][0]~q ))) # (!\debouncer_decr|Equal0~1_combout  & (\digit~6_combout ))

	.dataa(gnd),
	.datab(\digit~6_combout ),
	.datac(\digit[0][0]~q ),
	.datad(\debouncer_decr|Equal0~1_combout ),
	.cin(gnd),
	.combout(\digit[0][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \digit[0][0]~2 .lut_mask = 16'hF0CC;
defparam \digit[0][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \digit~7 (
// Equation(s):
// \digit~7_combout  = (!\digit[0][0]~q  & (((\digit[0][3]~q ) # (\digit[0][2]~q )) # (!\digit[0][1]~q )))

	.dataa(\digit[0][1]~q ),
	.datab(\digit[0][3]~q ),
	.datac(\digit[0][2]~q ),
	.datad(\digit[0][0]~q ),
	.cin(gnd),
	.combout(\digit~7_combout ),
	.cout());
// synopsys translate_off
defparam \digit~7 .lut_mask = 16'h00FD;
defparam \digit~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \digit[0][0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit[0][0]~2_combout ),
	.asdata(\digit~7_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debouncer_incr|Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[0][0] .is_wysiwyg = "true";
defparam \digit[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = ((\digit[0][0]~q ) # ((\digit[0][2]~q ) # (\digit[0][3]~q ))) # (!\digit[0][1]~q )

	.dataa(\digit[0][1]~q ),
	.datab(\digit[0][0]~q ),
	.datac(\digit[0][2]~q ),
	.datad(\digit[0][3]~q ),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'hFFFD;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \digit~12 (
// Equation(s):
// \digit~12_combout  = (\debouncer_incr|Equal0~5_combout  & (\Equal3~0_combout  & (\digit[0][0]~q  $ (\digit[0][1]~q )))) # (!\debouncer_incr|Equal0~5_combout  & (\digit[0][0]~q  $ ((!\digit[0][1]~q ))))

	.dataa(\debouncer_incr|Equal0~5_combout ),
	.datab(\digit[0][0]~q ),
	.datac(\digit[0][1]~q ),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\digit~12_combout ),
	.cout());
// synopsys translate_off
defparam \digit~12 .lut_mask = 16'h6941;
defparam \digit~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \digit[0][1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~12_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[0][2]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[0][1] .is_wysiwyg = "true";
defparam \digit[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = (\digit[0][1]~q ) # ((\digit[0][3]~q ) # ((\digit[0][2]~q ) # (\digit[0][0]~q )))

	.dataa(\digit[0][1]~q ),
	.datab(\digit[0][3]~q ),
	.datac(\digit[0][2]~q ),
	.datad(\digit[0][0]~q ),
	.cin(gnd),
	.combout(\Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal7~0 .lut_mask = 16'hFFFE;
defparam \Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N10
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\Equal6~0_combout ) # (\Equal7~0_combout  $ (\digit[1][0]~q ))

	.dataa(\Equal6~0_combout ),
	.datab(gnd),
	.datac(\Equal7~0_combout ),
	.datad(\digit[1][0]~q ),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hAFFA;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N24
cycloneive_lcell_comb \digit[1][0]~1 (
// Equation(s):
// \digit[1][0]~1_combout  = (\debouncer_decr|Equal0~1_combout  & (\digit[1][0]~q )) # (!\debouncer_decr|Equal0~1_combout  & ((!\Selector15~0_combout )))

	.dataa(\debouncer_decr|Equal0~1_combout ),
	.datab(gnd),
	.datac(\digit[1][0]~q ),
	.datad(\Selector15~0_combout ),
	.cin(gnd),
	.combout(\digit[1][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \digit[1][0]~1 .lut_mask = 16'hA0F5;
defparam \digit[1][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N8
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (!\Equal2~0_combout  & (\digit[1][0]~q  $ (!\Equal3~0_combout )))

	.dataa(gnd),
	.datab(\digit[1][0]~q ),
	.datac(\Equal3~0_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h00C3;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N25
dffeas \digit[1][0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit[1][0]~1_combout ),
	.asdata(\Selector3~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debouncer_incr|Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[1][0] .is_wysiwyg = "true";
defparam \digit[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N28
cycloneive_lcell_comb \digit~15 (
// Equation(s):
// \digit~15_combout  = (\debouncer_incr|Equal0~5_combout  & (\digit[1][1]~q  & \digit[1][0]~q )) # (!\debouncer_incr|Equal0~5_combout  & ((\digit[1][1]~q ) # (\digit[1][0]~q )))

	.dataa(\debouncer_incr|Equal0~5_combout ),
	.datab(gnd),
	.datac(\digit[1][1]~q ),
	.datad(\digit[1][0]~q ),
	.cin(gnd),
	.combout(\digit~15_combout ),
	.cout());
// synopsys translate_off
defparam \digit~15 .lut_mask = 16'hF550;
defparam \digit~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N4
cycloneive_lcell_comb \digit~16 (
// Equation(s):
// \digit~16_combout  = (\debouncer_incr|Equal0~5_combout  & (\digit~15_combout  $ ((\digit[1][2]~q )))) # (!\debouncer_incr|Equal0~5_combout  & (!\Equal6~0_combout  & (\digit~15_combout  $ (!\digit[1][2]~q ))))

	.dataa(\debouncer_incr|Equal0~5_combout ),
	.datab(\digit~15_combout ),
	.datac(\digit[1][2]~q ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\digit~16_combout ),
	.cout());
// synopsys translate_off
defparam \digit~16 .lut_mask = 16'h2869;
defparam \digit~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N14
cycloneive_lcell_comb \digit[1][1]~11 (
// Equation(s):
// \digit[1][1]~11_combout  = (\debouncer_incr|Equal0~5_combout  & (((!\Equal3~0_combout )))) # (!\debouncer_incr|Equal0~5_combout  & (!\debouncer_decr|Equal0~1_combout  & (!\Equal7~0_combout )))

	.dataa(\debouncer_decr|Equal0~1_combout ),
	.datab(\Equal7~0_combout ),
	.datac(\debouncer_incr|Equal0~5_combout ),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\digit[1][1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \digit[1][1]~11 .lut_mask = 16'h01F1;
defparam \digit[1][1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N5
dffeas \digit[1][2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~16_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[1][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[1][2] .is_wysiwyg = "true";
defparam \digit[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N0
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (!\digit[1][3]~q  & (!\digit[1][0]~q  & (!\digit[1][2]~q  & \digit[1][1]~q )))

	.dataa(\digit[1][3]~q ),
	.datab(\digit[1][0]~q ),
	.datac(\digit[1][2]~q ),
	.datad(\digit[1][1]~q ),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h0100;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N2
cycloneive_lcell_comb \digit~10 (
// Equation(s):
// \digit~10_combout  = (\debouncer_incr|Equal0~5_combout  & (!\Equal2~0_combout  & (\digit[1][1]~q  $ (\digit[1][0]~q )))) # (!\debouncer_incr|Equal0~5_combout  & ((\digit[1][1]~q  $ (!\digit[1][0]~q ))))

	.dataa(\debouncer_incr|Equal0~5_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\digit[1][1]~q ),
	.datad(\digit[1][0]~q ),
	.cin(gnd),
	.combout(\digit~10_combout ),
	.cout());
// synopsys translate_off
defparam \digit~10 .lut_mask = 16'h5225;
defparam \digit~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N3
dffeas \digit[1][1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~10_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[1][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[1][1] .is_wysiwyg = "true";
defparam \digit[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N18
cycloneive_lcell_comb \digit~25 (
// Equation(s):
// \digit~25_combout  = (\digit[1][1]~q  & (((\digit[1][0]~q  & \digit[1][2]~q )) # (!\debouncer_incr|Equal0~5_combout ))) # (!\digit[1][1]~q  & (!\debouncer_incr|Equal0~5_combout  & ((\digit[1][0]~q ) # (\digit[1][2]~q ))))

	.dataa(\digit[1][1]~q ),
	.datab(\digit[1][0]~q ),
	.datac(\debouncer_incr|Equal0~5_combout ),
	.datad(\digit[1][2]~q ),
	.cin(gnd),
	.combout(\digit~25_combout ),
	.cout());
// synopsys translate_off
defparam \digit~25 .lut_mask = 16'h8F0E;
defparam \digit~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N26
cycloneive_lcell_comb \digit~26 (
// Equation(s):
// \digit~26_combout  = (\debouncer_incr|Equal0~5_combout  & (\digit~25_combout  $ ((\digit[1][3]~q )))) # (!\debouncer_incr|Equal0~5_combout  & (!\Equal6~0_combout  & (\digit~25_combout  $ (!\digit[1][3]~q ))))

	.dataa(\debouncer_incr|Equal0~5_combout ),
	.datab(\digit~25_combout ),
	.datac(\digit[1][3]~q ),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\digit~26_combout ),
	.cout());
// synopsys translate_off
defparam \digit~26 .lut_mask = 16'h2869;
defparam \digit~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N27
dffeas \digit[1][3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~26_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[1][1]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[1][3] .is_wysiwyg = "true";
defparam \digit[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N30
cycloneive_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!\digit[1][3]~q  & (!\digit[1][1]~q  & (!\digit[1][2]~q  & !\digit[1][0]~q )))

	.dataa(\digit[1][3]~q ),
	.datab(\digit[1][1]~q ),
	.datac(\digit[1][2]~q ),
	.datad(\digit[1][0]~q ),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0001;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneive_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = (!\Equal5~0_combout  & (\digit[2][0]~q  $ (((\Equal6~0_combout  & !\Equal7~0_combout )))))

	.dataa(\Equal6~0_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\digit[2][0]~q ),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector19~0 .lut_mask = 16'h3012;
defparam \Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneive_lcell_comb \digit[2][0]~0 (
// Equation(s):
// \digit[2][0]~0_combout  = (\debouncer_decr|Equal0~1_combout  & (\digit[2][0]~q )) # (!\debouncer_decr|Equal0~1_combout  & ((\Selector19~0_combout )))

	.dataa(gnd),
	.datab(\debouncer_decr|Equal0~1_combout ),
	.datac(\digit[2][0]~q ),
	.datad(\Selector19~0_combout ),
	.cin(gnd),
	.combout(\digit[2][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit[2][0]~0 .lut_mask = 16'hF3C0;
defparam \digit[2][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneive_lcell_comb \digit~8 (
// Equation(s):
// \digit~8_combout  = (\debouncer_incr|Equal0~5_combout  & (!\Equal1~0_combout  & (\digit[2][0]~q  $ (\digit[2][1]~q )))) # (!\debouncer_incr|Equal0~5_combout  & (\digit[2][0]~q  $ (((!\digit[2][1]~q )))))

	.dataa(\digit[2][0]~q ),
	.datab(\Equal1~0_combout ),
	.datac(\digit[2][1]~q ),
	.datad(\debouncer_incr|Equal0~5_combout ),
	.cin(gnd),
	.combout(\digit~8_combout ),
	.cout());
// synopsys translate_off
defparam \digit~8 .lut_mask = 16'h12A5;
defparam \digit~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N4
cycloneive_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = (\Equal6~0_combout  & !\Equal7~0_combout )

	.dataa(\Equal6~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~0 .lut_mask = 16'h00AA;
defparam \Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N16
cycloneive_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (\Equal2~0_combout  & !\Equal3~0_combout )

	.dataa(gnd),
	.datab(\Equal2~0_combout ),
	.datac(\Equal3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'h0C0C;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N14
cycloneive_lcell_comb \digit[2][1]~9 (
// Equation(s):
// \digit[2][1]~9_combout  = (\debouncer_incr|Equal0~5_combout  & (((\Selector11~2_combout )))) # (!\debouncer_incr|Equal0~5_combout  & (\Selector23~0_combout  & ((!\debouncer_decr|Equal0~1_combout ))))

	.dataa(\Selector23~0_combout ),
	.datab(\Selector11~2_combout ),
	.datac(\debouncer_decr|Equal0~1_combout ),
	.datad(\debouncer_incr|Equal0~5_combout ),
	.cin(gnd),
	.combout(\digit[2][1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \digit[2][1]~9 .lut_mask = 16'hCC0A;
defparam \digit[2][1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N31
dffeas \digit[2][1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~8_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[2][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[2][1] .is_wysiwyg = "true";
defparam \digit[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N8
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!\digit[2][3]~q  & (!\digit[2][2]~q  & (\digit[2][1]~q  & !\digit[2][0]~q )))

	.dataa(\digit[2][3]~q ),
	.datab(\digit[2][2]~q ),
	.datac(\digit[2][1]~q ),
	.datad(\digit[2][0]~q ),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0010;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N22
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (!\Equal1~0_combout  & (\digit[2][0]~q  $ (((\Equal2~0_combout  & !\Equal3~0_combout )))))

	.dataa(\digit[2][0]~q ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'h0A06;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \digit[2][0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit[2][0]~0_combout ),
	.asdata(\Selector7~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debouncer_incr|Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[2][0] .is_wysiwyg = "true";
defparam \digit[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneive_lcell_comb \digit~17 (
// Equation(s):
// \digit~17_combout  = (\digit[2][0]~q  & ((\digit[2][1]~q ) # (!\debouncer_incr|Equal0~5_combout ))) # (!\digit[2][0]~q  & (\digit[2][1]~q  & !\debouncer_incr|Equal0~5_combout ))

	.dataa(gnd),
	.datab(\digit[2][0]~q ),
	.datac(\digit[2][1]~q ),
	.datad(\debouncer_incr|Equal0~5_combout ),
	.cin(gnd),
	.combout(\digit~17_combout ),
	.cout());
// synopsys translate_off
defparam \digit~17 .lut_mask = 16'hC0FC;
defparam \digit~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N24
cycloneive_lcell_comb \digit~18 (
// Equation(s):
// \digit~18_combout  = (\debouncer_incr|Equal0~5_combout  & ((\digit[2][2]~q  $ (\digit~17_combout )))) # (!\debouncer_incr|Equal0~5_combout  & (!\Equal5~0_combout  & (\digit[2][2]~q  $ (!\digit~17_combout ))))

	.dataa(\Equal5~0_combout ),
	.datab(\debouncer_incr|Equal0~5_combout ),
	.datac(\digit[2][2]~q ),
	.datad(\digit~17_combout ),
	.cin(gnd),
	.combout(\digit~18_combout ),
	.cout());
// synopsys translate_off
defparam \digit~18 .lut_mask = 16'h1CC1;
defparam \digit~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N25
dffeas \digit[2][2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~18_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[2][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[2][2] .is_wysiwyg = "true";
defparam \digit[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N6
cycloneive_lcell_comb \digit~23 (
// Equation(s):
// \digit~23_combout  = (\digit[2][2]~q  & (((\digit[2][0]~q  & \digit[2][1]~q )) # (!\debouncer_incr|Equal0~5_combout ))) # (!\digit[2][2]~q  & (!\debouncer_incr|Equal0~5_combout  & ((\digit[2][0]~q ) # (\digit[2][1]~q ))))

	.dataa(\digit[2][2]~q ),
	.datab(\digit[2][0]~q ),
	.datac(\digit[2][1]~q ),
	.datad(\debouncer_incr|Equal0~5_combout ),
	.cin(gnd),
	.combout(\digit~23_combout ),
	.cout());
// synopsys translate_off
defparam \digit~23 .lut_mask = 16'h80FE;
defparam \digit~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N10
cycloneive_lcell_comb \digit~24 (
// Equation(s):
// \digit~24_combout  = (\debouncer_incr|Equal0~5_combout  & ((\digit[2][3]~q  $ (\digit~23_combout )))) # (!\debouncer_incr|Equal0~5_combout  & (!\Equal5~0_combout  & (\digit[2][3]~q  $ (!\digit~23_combout ))))

	.dataa(\Equal5~0_combout ),
	.datab(\debouncer_incr|Equal0~5_combout ),
	.datac(\digit[2][3]~q ),
	.datad(\digit~23_combout ),
	.cin(gnd),
	.combout(\digit~24_combout ),
	.cout());
// synopsys translate_off
defparam \digit~24 .lut_mask = 16'h1CC1;
defparam \digit~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y17_N11
dffeas \digit[2][3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~24_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[2][1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[2][3] .is_wysiwyg = "true";
defparam \digit[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneive_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (!\digit[2][3]~q  & (!\digit[2][2]~q  & (!\digit[2][1]~q  & !\digit[2][0]~q )))

	.dataa(\digit[2][3]~q ),
	.datab(\digit[2][2]~q ),
	.datac(\digit[2][1]~q ),
	.datad(\digit[2][0]~q ),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h0001;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \Selector23~1 (
// Equation(s):
// \Selector23~1_combout  = (!\Equal4~0_combout  & (\digit[3][0]~q  $ (((\Equal5~0_combout  & \Selector23~0_combout )))))

	.dataa(\Equal4~0_combout ),
	.datab(\Equal5~0_combout ),
	.datac(\Selector23~0_combout ),
	.datad(\digit[3][0]~q ),
	.cin(gnd),
	.combout(\Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~1 .lut_mask = 16'h1540;
defparam \Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \digit[3][0]~3 (
// Equation(s):
// \digit[3][0]~3_combout  = (\debouncer_decr|Equal0~1_combout  & (\digit[3][0]~q )) # (!\debouncer_decr|Equal0~1_combout  & ((\Selector23~1_combout )))

	.dataa(gnd),
	.datab(\debouncer_decr|Equal0~1_combout ),
	.datac(\digit[3][0]~q ),
	.datad(\Selector23~1_combout ),
	.cin(gnd),
	.combout(\digit[3][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \digit[3][0]~3 .lut_mask = 16'hF3C0;
defparam \digit[3][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneive_lcell_comb \digit~13 (
// Equation(s):
// \digit~13_combout  = (\debouncer_incr|Equal0~5_combout  & (!\Equal0~0_combout  & (\digit[3][0]~q  $ (\digit[3][1]~q )))) # (!\debouncer_incr|Equal0~5_combout  & ((\digit[3][0]~q  $ (!\digit[3][1]~q ))))

	.dataa(\Equal0~0_combout ),
	.datab(\digit[3][0]~q ),
	.datac(\digit[3][1]~q ),
	.datad(\debouncer_incr|Equal0~5_combout ),
	.cin(gnd),
	.combout(\digit~13_combout ),
	.cout());
// synopsys translate_off
defparam \digit~13 .lut_mask = 16'h14C3;
defparam \digit~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\Equal1~0_combout  & (!\Equal3~0_combout  & \Equal2~0_combout ))

	.dataa(gnd),
	.datab(\Equal1~0_combout ),
	.datac(\Equal3~0_combout ),
	.datad(\Equal2~0_combout ),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h0C00;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N20
cycloneive_lcell_comb \Selector23~2 (
// Equation(s):
// \Selector23~2_combout  = (\Equal6~0_combout  & (\Equal5~0_combout  & !\Equal7~0_combout ))

	.dataa(\Equal6~0_combout ),
	.datab(\Equal5~0_combout ),
	.datac(gnd),
	.datad(\Equal7~0_combout ),
	.cin(gnd),
	.combout(\Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector23~2 .lut_mask = 16'h0088;
defparam \Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N2
cycloneive_lcell_comb \digit[3][1]~14 (
// Equation(s):
// \digit[3][1]~14_combout  = (\debouncer_incr|Equal0~5_combout  & (\Selector11~0_combout )) # (!\debouncer_incr|Equal0~5_combout  & (((\Selector23~2_combout  & !\debouncer_decr|Equal0~1_combout ))))

	.dataa(\Selector11~0_combout ),
	.datab(\Selector23~2_combout ),
	.datac(\debouncer_decr|Equal0~1_combout ),
	.datad(\debouncer_incr|Equal0~5_combout ),
	.cin(gnd),
	.combout(\digit[3][1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \digit[3][1]~14 .lut_mask = 16'hAA0C;
defparam \digit[3][1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y17_N9
dffeas \digit[3][1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~13_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[3][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[3][1] .is_wysiwyg = "true";
defparam \digit[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N0
cycloneive_lcell_comb \digit~21 (
// Equation(s):
// \digit~21_combout  = (\digit[3][0]~q  & ((\digit[3][1]~q ) # (!\debouncer_incr|Equal0~5_combout ))) # (!\digit[3][0]~q  & (\digit[3][1]~q  & !\debouncer_incr|Equal0~5_combout ))

	.dataa(\digit[3][0]~q ),
	.datab(gnd),
	.datac(\digit[3][1]~q ),
	.datad(\debouncer_incr|Equal0~5_combout ),
	.cin(gnd),
	.combout(\digit~21_combout ),
	.cout());
// synopsys translate_off
defparam \digit~21 .lut_mask = 16'hA0FA;
defparam \digit~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N22
cycloneive_lcell_comb \digit~22 (
// Equation(s):
// \digit~22_combout  = (\debouncer_incr|Equal0~5_combout  & ((\digit[3][2]~q  $ (\digit~21_combout )))) # (!\debouncer_incr|Equal0~5_combout  & (!\Equal4~0_combout  & (\digit[3][2]~q  $ (!\digit~21_combout ))))

	.dataa(\debouncer_incr|Equal0~5_combout ),
	.datab(\Equal4~0_combout ),
	.datac(\digit[3][2]~q ),
	.datad(\digit~21_combout ),
	.cin(gnd),
	.combout(\digit~22_combout ),
	.cout());
// synopsys translate_off
defparam \digit~22 .lut_mask = 16'h1AA1;
defparam \digit~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N23
dffeas \digit[3][2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~22_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[3][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[3][2] .is_wysiwyg = "true";
defparam \digit[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\digit[3][3]~q  & (!\digit[3][0]~q  & (\digit[3][1]~q  & !\digit[3][2]~q )))

	.dataa(\digit[3][3]~q ),
	.datab(\digit[3][0]~q ),
	.datac(\digit[3][1]~q ),
	.datad(\digit[3][2]~q ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0010;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (!\Equal0~0_combout  & (\digit[3][0]~q  $ (\Selector11~0_combout )))

	.dataa(gnd),
	.datab(\digit[3][0]~q ),
	.datac(\Equal0~0_combout ),
	.datad(\Selector11~0_combout ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'h030C;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \digit[3][0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit[3][0]~3_combout ),
	.asdata(\Selector11~1_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\debouncer_incr|Equal0~5_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[3][0] .is_wysiwyg = "true";
defparam \digit[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = (!\digit[3][3]~q  & (!\digit[3][0]~q  & (!\digit[3][1]~q  & !\digit[3][2]~q )))

	.dataa(\digit[3][3]~q ),
	.datab(\digit[3][0]~q ),
	.datac(\digit[3][1]~q ),
	.datad(\digit[3][2]~q ),
	.cin(gnd),
	.combout(\Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal4~0 .lut_mask = 16'h0001;
defparam \Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneive_lcell_comb \digit~29 (
// Equation(s):
// \digit~29_combout  = (\digit[3][0]~q  & (((\digit[3][2]~q  & \digit[3][1]~q )) # (!\debouncer_incr|Equal0~5_combout ))) # (!\digit[3][0]~q  & (!\debouncer_incr|Equal0~5_combout  & ((\digit[3][2]~q ) # (\digit[3][1]~q ))))

	.dataa(\digit[3][0]~q ),
	.datab(\digit[3][2]~q ),
	.datac(\digit[3][1]~q ),
	.datad(\debouncer_incr|Equal0~5_combout ),
	.cin(gnd),
	.combout(\digit~29_combout ),
	.cout());
// synopsys translate_off
defparam \digit~29 .lut_mask = 16'h80FE;
defparam \digit~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneive_lcell_comb \digit~30 (
// Equation(s):
// \digit~30_combout  = (\debouncer_incr|Equal0~5_combout  & ((\digit[3][3]~q  $ (\digit~29_combout )))) # (!\debouncer_incr|Equal0~5_combout  & (!\Equal4~0_combout  & (\digit[3][3]~q  $ (!\digit~29_combout ))))

	.dataa(\debouncer_incr|Equal0~5_combout ),
	.datab(\Equal4~0_combout ),
	.datac(\digit[3][3]~q ),
	.datad(\digit~29_combout ),
	.cin(gnd),
	.combout(\digit~30_combout ),
	.cout());
// synopsys translate_off
defparam \digit~30 .lut_mask = 16'h1AA1;
defparam \digit~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N13
dffeas \digit[3][3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\digit~30_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\digit[3][1]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\digit[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \digit[3][3] .is_wysiwyg = "true";
defparam \digit[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N22
cycloneive_lcell_comb \addr[0]~2 (
// Equation(s):
// \addr[0]~2_combout  = !addr[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \addr[0]~2 .lut_mask = 16'h0F0F;
defparam \addr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y16_N23
dffeas \addr[0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\addr[0]~2_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0] .is_wysiwyg = "true";
defparam \addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N12
cycloneive_lcell_comb \addr[1]~0 (
// Equation(s):
// \addr[1]~0_combout  = addr[0] $ (!addr[1])

	.dataa(gnd),
	.datab(addr[0]),
	.datac(addr[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\addr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr[1]~0 .lut_mask = 16'hC3C3;
defparam \addr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N13
dffeas \addr[1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\addr[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[1] .is_wysiwyg = "true";
defparam \addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N12
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (addr[0] & (((addr[1] & \digit[0][3]~q )))) # (!addr[0] & ((\digit[1][3]~q ) # ((!addr[1]))))

	.dataa(\digit[1][3]~q ),
	.datab(addr[0]),
	.datac(addr[1]),
	.datad(\digit[0][3]~q ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hE323;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N6
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & ((\digit[3][3]~q ) # ((addr[1])))) # (!\Mux0~0_combout  & (((!addr[1] & \digit[2][3]~q ))))

	.dataa(\digit[3][3]~q ),
	.datab(\Mux0~0_combout ),
	.datac(addr[1]),
	.datad(\digit[2][3]~q ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hCBC8;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (addr[1] & ((addr[0] & ((\digit[0][1]~q ))) # (!addr[0] & (\digit[1][1]~q )))) # (!addr[1] & (((!addr[0]))))

	.dataa(addr[1]),
	.datab(\digit[1][1]~q ),
	.datac(\digit[0][1]~q ),
	.datad(addr[0]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hA0DD;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N28
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (addr[1] & (((\Mux2~0_combout )))) # (!addr[1] & ((\Mux2~0_combout  & (\digit[3][1]~q )) # (!\Mux2~0_combout  & ((\digit[2][1]~q )))))

	.dataa(addr[1]),
	.datab(\digit[3][1]~q ),
	.datac(\digit[2][1]~q ),
	.datad(\Mux2~0_combout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hEE50;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N6
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (addr[0] & ((addr[1] & ((\digit[0][2]~q ))) # (!addr[1] & (\digit[2][2]~q )))) # (!addr[0] & (((!addr[1]))))

	.dataa(addr[0]),
	.datab(\digit[2][2]~q ),
	.datac(addr[1]),
	.datad(\digit[0][2]~q ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hAD0D;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N16
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (addr[0] & (((\Mux1~0_combout )))) # (!addr[0] & ((\Mux1~0_combout  & ((\digit[3][2]~q ))) # (!\Mux1~0_combout  & (\digit[1][2]~q ))))

	.dataa(addr[0]),
	.datab(\digit[1][2]~q ),
	.datac(\digit[3][2]~q ),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hFA44;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y16_N20
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (addr[0] & (((addr[1] & \digit[0][0]~q )))) # (!addr[0] & ((\digit[1][0]~q ) # ((!addr[1]))))

	.dataa(addr[0]),
	.datab(\digit[1][0]~q ),
	.datac(addr[1]),
	.datad(\digit[0][0]~q ),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hE545;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (addr[1] & (((\Mux3~0_combout )))) # (!addr[1] & ((\Mux3~0_combout  & ((\digit[3][0]~q ))) # (!\Mux3~0_combout  & (\digit[2][0]~q ))))

	.dataa(addr[1]),
	.datab(\digit[2][0]~q ),
	.datac(\Mux3~0_combout ),
	.datad(\digit[3][0]~q ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hF4A4;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N4
cycloneive_lcell_comb \bcd_to_7seg|WideOr6~0 (
// Equation(s):
// \bcd_to_7seg|WideOr6~0_combout  = (\Mux0~1_combout  & ((\Mux2~1_combout  $ (!\Mux1~1_combout )) # (!\Mux3~1_combout ))) # (!\Mux0~1_combout  & ((\Mux2~1_combout ) # (\Mux1~1_combout  $ (!\Mux3~1_combout ))))

	.dataa(\Mux0~1_combout ),
	.datab(\Mux2~1_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\bcd_to_7seg|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd_to_7seg|WideOr6~0 .lut_mask = 16'hD6EF;
defparam \bcd_to_7seg|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N0
cycloneive_lcell_comb \U_controller|Decoder0~1 (
// Equation(s):
// \U_controller|Decoder0~1_combout  = (addr[1] & !addr[0])

	.dataa(addr[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[0]),
	.cin(gnd),
	.combout(\U_controller|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Decoder0~1 .lut_mask = 16'h00AA;
defparam \U_controller|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N1
dffeas \U_controller|LED_regs[1][0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr6~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[1][0] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \U_controller|clk_div|counter[0]~32 (
// Equation(s):
// \U_controller|clk_div|counter[0]~32_combout  = \U_controller|clk_div|counter [0] $ (VCC)
// \U_controller|clk_div|counter[0]~33  = CARRY(\U_controller|clk_div|counter [0])

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\U_controller|clk_div|counter[0]~32_combout ),
	.cout(\U_controller|clk_div|counter[0]~33 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[0]~32 .lut_mask = 16'h33CC;
defparam \U_controller|clk_div|counter[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneive_lcell_comb \U_controller|clk_div|counter[3]~38 (
// Equation(s):
// \U_controller|clk_div|counter[3]~38_combout  = (\U_controller|clk_div|counter [3] & (!\U_controller|clk_div|counter[2]~37 )) # (!\U_controller|clk_div|counter [3] & ((\U_controller|clk_div|counter[2]~37 ) # (GND)))
// \U_controller|clk_div|counter[3]~39  = CARRY((!\U_controller|clk_div|counter[2]~37 ) # (!\U_controller|clk_div|counter [3]))

	.dataa(\U_controller|clk_div|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[2]~37 ),
	.combout(\U_controller|clk_div|counter[3]~38_combout ),
	.cout(\U_controller|clk_div|counter[3]~39 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[3]~38 .lut_mask = 16'h5A5F;
defparam \U_controller|clk_div|counter[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \U_controller|clk_div|counter[4]~40 (
// Equation(s):
// \U_controller|clk_div|counter[4]~40_combout  = (\U_controller|clk_div|counter [4] & (\U_controller|clk_div|counter[3]~39  $ (GND))) # (!\U_controller|clk_div|counter [4] & (!\U_controller|clk_div|counter[3]~39  & VCC))
// \U_controller|clk_div|counter[4]~41  = CARRY((\U_controller|clk_div|counter [4] & !\U_controller|clk_div|counter[3]~39 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[3]~39 ),
	.combout(\U_controller|clk_div|counter[4]~40_combout ),
	.cout(\U_controller|clk_div|counter[4]~41 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[4]~40 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N9
dffeas \U_controller|clk_div|counter[4] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[4] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \U_controller|clk_div|counter[5]~42 (
// Equation(s):
// \U_controller|clk_div|counter[5]~42_combout  = (\U_controller|clk_div|counter [5] & (!\U_controller|clk_div|counter[4]~41 )) # (!\U_controller|clk_div|counter [5] & ((\U_controller|clk_div|counter[4]~41 ) # (GND)))
// \U_controller|clk_div|counter[5]~43  = CARRY((!\U_controller|clk_div|counter[4]~41 ) # (!\U_controller|clk_div|counter [5]))

	.dataa(\U_controller|clk_div|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[4]~41 ),
	.combout(\U_controller|clk_div|counter[5]~42_combout ),
	.cout(\U_controller|clk_div|counter[5]~43 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[5]~42 .lut_mask = 16'h5A5F;
defparam \U_controller|clk_div|counter[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \U_controller|clk_div|counter[5] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[5] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \U_controller|clk_div|counter[6]~44 (
// Equation(s):
// \U_controller|clk_div|counter[6]~44_combout  = (\U_controller|clk_div|counter [6] & (\U_controller|clk_div|counter[5]~43  $ (GND))) # (!\U_controller|clk_div|counter [6] & (!\U_controller|clk_div|counter[5]~43  & VCC))
// \U_controller|clk_div|counter[6]~45  = CARRY((\U_controller|clk_div|counter [6] & !\U_controller|clk_div|counter[5]~43 ))

	.dataa(\U_controller|clk_div|counter [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[5]~43 ),
	.combout(\U_controller|clk_div|counter[6]~44_combout ),
	.cout(\U_controller|clk_div|counter[6]~45 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[6]~44 .lut_mask = 16'hA50A;
defparam \U_controller|clk_div|counter[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \U_controller|clk_div|counter[6] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[6] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \U_controller|clk_div|counter[7]~46 (
// Equation(s):
// \U_controller|clk_div|counter[7]~46_combout  = (\U_controller|clk_div|counter [7] & (!\U_controller|clk_div|counter[6]~45 )) # (!\U_controller|clk_div|counter [7] & ((\U_controller|clk_div|counter[6]~45 ) # (GND)))
// \U_controller|clk_div|counter[7]~47  = CARRY((!\U_controller|clk_div|counter[6]~45 ) # (!\U_controller|clk_div|counter [7]))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[6]~45 ),
	.combout(\U_controller|clk_div|counter[7]~46_combout ),
	.cout(\U_controller|clk_div|counter[7]~47 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[7]~46 .lut_mask = 16'h3C3F;
defparam \U_controller|clk_div|counter[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \U_controller|clk_div|counter[7] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[7] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \U_controller|clk_div|counter[8]~48 (
// Equation(s):
// \U_controller|clk_div|counter[8]~48_combout  = (\U_controller|clk_div|counter [8] & (\U_controller|clk_div|counter[7]~47  $ (GND))) # (!\U_controller|clk_div|counter [8] & (!\U_controller|clk_div|counter[7]~47  & VCC))
// \U_controller|clk_div|counter[8]~49  = CARRY((\U_controller|clk_div|counter [8] & !\U_controller|clk_div|counter[7]~47 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[7]~47 ),
	.combout(\U_controller|clk_div|counter[8]~48_combout ),
	.cout(\U_controller|clk_div|counter[8]~49 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[8]~48 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \U_controller|clk_div|counter[8] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[8] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \U_controller|clk_div|counter[9]~50 (
// Equation(s):
// \U_controller|clk_div|counter[9]~50_combout  = (\U_controller|clk_div|counter [9] & (!\U_controller|clk_div|counter[8]~49 )) # (!\U_controller|clk_div|counter [9] & ((\U_controller|clk_div|counter[8]~49 ) # (GND)))
// \U_controller|clk_div|counter[9]~51  = CARRY((!\U_controller|clk_div|counter[8]~49 ) # (!\U_controller|clk_div|counter [9]))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[8]~49 ),
	.combout(\U_controller|clk_div|counter[9]~50_combout ),
	.cout(\U_controller|clk_div|counter[9]~51 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[9]~50 .lut_mask = 16'h3C3F;
defparam \U_controller|clk_div|counter[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \U_controller|clk_div|counter[9] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[9] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \U_controller|clk_div|counter[10]~52 (
// Equation(s):
// \U_controller|clk_div|counter[10]~52_combout  = (\U_controller|clk_div|counter [10] & (\U_controller|clk_div|counter[9]~51  $ (GND))) # (!\U_controller|clk_div|counter [10] & (!\U_controller|clk_div|counter[9]~51  & VCC))
// \U_controller|clk_div|counter[10]~53  = CARRY((\U_controller|clk_div|counter [10] & !\U_controller|clk_div|counter[9]~51 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[9]~51 ),
	.combout(\U_controller|clk_div|counter[10]~52_combout ),
	.cout(\U_controller|clk_div|counter[10]~53 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[10]~52 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \U_controller|clk_div|counter[10] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[10] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \U_controller|clk_div|counter[11]~54 (
// Equation(s):
// \U_controller|clk_div|counter[11]~54_combout  = (\U_controller|clk_div|counter [11] & (!\U_controller|clk_div|counter[10]~53 )) # (!\U_controller|clk_div|counter [11] & ((\U_controller|clk_div|counter[10]~53 ) # (GND)))
// \U_controller|clk_div|counter[11]~55  = CARRY((!\U_controller|clk_div|counter[10]~53 ) # (!\U_controller|clk_div|counter [11]))

	.dataa(\U_controller|clk_div|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[10]~53 ),
	.combout(\U_controller|clk_div|counter[11]~54_combout ),
	.cout(\U_controller|clk_div|counter[11]~55 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[11]~54 .lut_mask = 16'h5A5F;
defparam \U_controller|clk_div|counter[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \U_controller|clk_div|counter[11] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[11] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \U_controller|clk_div|counter[12]~56 (
// Equation(s):
// \U_controller|clk_div|counter[12]~56_combout  = (\U_controller|clk_div|counter [12] & (\U_controller|clk_div|counter[11]~55  $ (GND))) # (!\U_controller|clk_div|counter [12] & (!\U_controller|clk_div|counter[11]~55  & VCC))
// \U_controller|clk_div|counter[12]~57  = CARRY((\U_controller|clk_div|counter [12] & !\U_controller|clk_div|counter[11]~55 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[11]~55 ),
	.combout(\U_controller|clk_div|counter[12]~56_combout ),
	.cout(\U_controller|clk_div|counter[12]~57 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[12]~56 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \U_controller|clk_div|counter[12] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[12] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N26
cycloneive_lcell_comb \U_controller|clk_div|counter[13]~58 (
// Equation(s):
// \U_controller|clk_div|counter[13]~58_combout  = (\U_controller|clk_div|counter [13] & (!\U_controller|clk_div|counter[12]~57 )) # (!\U_controller|clk_div|counter [13] & ((\U_controller|clk_div|counter[12]~57 ) # (GND)))
// \U_controller|clk_div|counter[13]~59  = CARRY((!\U_controller|clk_div|counter[12]~57 ) # (!\U_controller|clk_div|counter [13]))

	.dataa(\U_controller|clk_div|counter [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[12]~57 ),
	.combout(\U_controller|clk_div|counter[13]~58_combout ),
	.cout(\U_controller|clk_div|counter[13]~59 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[13]~58 .lut_mask = 16'h5A5F;
defparam \U_controller|clk_div|counter[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N27
dffeas \U_controller|clk_div|counter[13] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[13] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \U_controller|clk_div|counter[14]~60 (
// Equation(s):
// \U_controller|clk_div|counter[14]~60_combout  = (\U_controller|clk_div|counter [14] & (\U_controller|clk_div|counter[13]~59  $ (GND))) # (!\U_controller|clk_div|counter [14] & (!\U_controller|clk_div|counter[13]~59  & VCC))
// \U_controller|clk_div|counter[14]~61  = CARRY((\U_controller|clk_div|counter [14] & !\U_controller|clk_div|counter[13]~59 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[13]~59 ),
	.combout(\U_controller|clk_div|counter[14]~60_combout ),
	.cout(\U_controller|clk_div|counter[14]~61 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[14]~60 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y17_N25
dffeas \U_controller|clk_div|counter[14] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\U_controller|clk_div|counter[14]~60_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[14] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \U_controller|clk_div|counter[15]~62 (
// Equation(s):
// \U_controller|clk_div|counter[15]~62_combout  = (\U_controller|clk_div|counter [15] & (!\U_controller|clk_div|counter[14]~61 )) # (!\U_controller|clk_div|counter [15] & ((\U_controller|clk_div|counter[14]~61 ) # (GND)))
// \U_controller|clk_div|counter[15]~63  = CARRY((!\U_controller|clk_div|counter[14]~61 ) # (!\U_controller|clk_div|counter [15]))

	.dataa(\U_controller|clk_div|counter [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[14]~61 ),
	.combout(\U_controller|clk_div|counter[15]~62_combout ),
	.cout(\U_controller|clk_div|counter[15]~63 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[15]~62 .lut_mask = 16'h5A5F;
defparam \U_controller|clk_div|counter[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N31
dffeas \U_controller|clk_div|counter[15] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[15] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \U_controller|clk_div|counter[16]~64 (
// Equation(s):
// \U_controller|clk_div|counter[16]~64_combout  = (\U_controller|clk_div|counter [16] & (\U_controller|clk_div|counter[15]~63  $ (GND))) # (!\U_controller|clk_div|counter [16] & (!\U_controller|clk_div|counter[15]~63  & VCC))
// \U_controller|clk_div|counter[16]~65  = CARRY((\U_controller|clk_div|counter [16] & !\U_controller|clk_div|counter[15]~63 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[15]~63 ),
	.combout(\U_controller|clk_div|counter[16]~64_combout ),
	.cout(\U_controller|clk_div|counter[16]~65 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[16]~64 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \U_controller|clk_div|counter[16] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[16] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \U_controller|clk_div|counter[17]~66 (
// Equation(s):
// \U_controller|clk_div|counter[17]~66_combout  = (\U_controller|clk_div|counter [17] & (!\U_controller|clk_div|counter[16]~65 )) # (!\U_controller|clk_div|counter [17] & ((\U_controller|clk_div|counter[16]~65 ) # (GND)))
// \U_controller|clk_div|counter[17]~67  = CARRY((!\U_controller|clk_div|counter[16]~65 ) # (!\U_controller|clk_div|counter [17]))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[16]~65 ),
	.combout(\U_controller|clk_div|counter[17]~66_combout ),
	.cout(\U_controller|clk_div|counter[17]~67 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[17]~66 .lut_mask = 16'h3C3F;
defparam \U_controller|clk_div|counter[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \U_controller|clk_div|counter[17] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[17] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \U_controller|clk_div|counter[18]~68 (
// Equation(s):
// \U_controller|clk_div|counter[18]~68_combout  = (\U_controller|clk_div|counter [18] & (\U_controller|clk_div|counter[17]~67  $ (GND))) # (!\U_controller|clk_div|counter [18] & (!\U_controller|clk_div|counter[17]~67  & VCC))
// \U_controller|clk_div|counter[18]~69  = CARRY((\U_controller|clk_div|counter [18] & !\U_controller|clk_div|counter[17]~67 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[17]~67 ),
	.combout(\U_controller|clk_div|counter[18]~68_combout ),
	.cout(\U_controller|clk_div|counter[18]~69 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[18]~68 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \U_controller|clk_div|counter[18] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[18] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \U_controller|clk_div|counter[19]~70 (
// Equation(s):
// \U_controller|clk_div|counter[19]~70_combout  = (\U_controller|clk_div|counter [19] & (!\U_controller|clk_div|counter[18]~69 )) # (!\U_controller|clk_div|counter [19] & ((\U_controller|clk_div|counter[18]~69 ) # (GND)))
// \U_controller|clk_div|counter[19]~71  = CARRY((!\U_controller|clk_div|counter[18]~69 ) # (!\U_controller|clk_div|counter [19]))

	.dataa(\U_controller|clk_div|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[18]~69 ),
	.combout(\U_controller|clk_div|counter[19]~70_combout ),
	.cout(\U_controller|clk_div|counter[19]~71 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[19]~70 .lut_mask = 16'h5A5F;
defparam \U_controller|clk_div|counter[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \U_controller|clk_div|counter[19] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[19] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \U_controller|clk_div|counter[20]~72 (
// Equation(s):
// \U_controller|clk_div|counter[20]~72_combout  = (\U_controller|clk_div|counter [20] & (\U_controller|clk_div|counter[19]~71  $ (GND))) # (!\U_controller|clk_div|counter [20] & (!\U_controller|clk_div|counter[19]~71  & VCC))
// \U_controller|clk_div|counter[20]~73  = CARRY((\U_controller|clk_div|counter [20] & !\U_controller|clk_div|counter[19]~71 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[19]~71 ),
	.combout(\U_controller|clk_div|counter[20]~72_combout ),
	.cout(\U_controller|clk_div|counter[20]~73 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[20]~72 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \U_controller|clk_div|counter[20] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[20] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N10
cycloneive_lcell_comb \U_controller|clk_div|counter[21]~74 (
// Equation(s):
// \U_controller|clk_div|counter[21]~74_combout  = (\U_controller|clk_div|counter [21] & (!\U_controller|clk_div|counter[20]~73 )) # (!\U_controller|clk_div|counter [21] & ((\U_controller|clk_div|counter[20]~73 ) # (GND)))
// \U_controller|clk_div|counter[21]~75  = CARRY((!\U_controller|clk_div|counter[20]~73 ) # (!\U_controller|clk_div|counter [21]))

	.dataa(\U_controller|clk_div|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[20]~73 ),
	.combout(\U_controller|clk_div|counter[21]~74_combout ),
	.cout(\U_controller|clk_div|counter[21]~75 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[21]~74 .lut_mask = 16'h5A5F;
defparam \U_controller|clk_div|counter[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N11
dffeas \U_controller|clk_div|counter[21] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[21] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \U_controller|clk_div|counter[22]~76 (
// Equation(s):
// \U_controller|clk_div|counter[22]~76_combout  = (\U_controller|clk_div|counter [22] & (\U_controller|clk_div|counter[21]~75  $ (GND))) # (!\U_controller|clk_div|counter [22] & (!\U_controller|clk_div|counter[21]~75  & VCC))
// \U_controller|clk_div|counter[22]~77  = CARRY((\U_controller|clk_div|counter [22] & !\U_controller|clk_div|counter[21]~75 ))

	.dataa(\U_controller|clk_div|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[21]~75 ),
	.combout(\U_controller|clk_div|counter[22]~76_combout ),
	.cout(\U_controller|clk_div|counter[22]~77 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[22]~76 .lut_mask = 16'hA50A;
defparam \U_controller|clk_div|counter[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \U_controller|clk_div|counter[22] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[22] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \U_controller|clk_div|counter[23]~78 (
// Equation(s):
// \U_controller|clk_div|counter[23]~78_combout  = (\U_controller|clk_div|counter [23] & (!\U_controller|clk_div|counter[22]~77 )) # (!\U_controller|clk_div|counter [23] & ((\U_controller|clk_div|counter[22]~77 ) # (GND)))
// \U_controller|clk_div|counter[23]~79  = CARRY((!\U_controller|clk_div|counter[22]~77 ) # (!\U_controller|clk_div|counter [23]))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[22]~77 ),
	.combout(\U_controller|clk_div|counter[23]~78_combout ),
	.cout(\U_controller|clk_div|counter[23]~79 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[23]~78 .lut_mask = 16'h3C3F;
defparam \U_controller|clk_div|counter[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \U_controller|clk_div|counter[23] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[23] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \U_controller|clk_div|counter[24]~80 (
// Equation(s):
// \U_controller|clk_div|counter[24]~80_combout  = (\U_controller|clk_div|counter [24] & (\U_controller|clk_div|counter[23]~79  $ (GND))) # (!\U_controller|clk_div|counter [24] & (!\U_controller|clk_div|counter[23]~79  & VCC))
// \U_controller|clk_div|counter[24]~81  = CARRY((\U_controller|clk_div|counter [24] & !\U_controller|clk_div|counter[23]~79 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[23]~79 ),
	.combout(\U_controller|clk_div|counter[24]~80_combout ),
	.cout(\U_controller|clk_div|counter[24]~81 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[24]~80 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \U_controller|clk_div|counter[24] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[24] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \U_controller|clk_div|counter[25]~82 (
// Equation(s):
// \U_controller|clk_div|counter[25]~82_combout  = (\U_controller|clk_div|counter [25] & (!\U_controller|clk_div|counter[24]~81 )) # (!\U_controller|clk_div|counter [25] & ((\U_controller|clk_div|counter[24]~81 ) # (GND)))
// \U_controller|clk_div|counter[25]~83  = CARRY((!\U_controller|clk_div|counter[24]~81 ) # (!\U_controller|clk_div|counter [25]))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[24]~81 ),
	.combout(\U_controller|clk_div|counter[25]~82_combout ),
	.cout(\U_controller|clk_div|counter[25]~83 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[25]~82 .lut_mask = 16'h3C3F;
defparam \U_controller|clk_div|counter[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \U_controller|clk_div|counter[25] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[25] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~8 (
// Equation(s):
// \U_controller|clk_div|LessThan0~8_combout  = (!\U_controller|clk_div|counter [25] & (!\U_controller|clk_div|counter [23] & (!\U_controller|clk_div|counter [24] & !\U_controller|clk_div|counter [22])))

	.dataa(\U_controller|clk_div|counter [25]),
	.datab(\U_controller|clk_div|counter [23]),
	.datac(\U_controller|clk_div|counter [24]),
	.datad(\U_controller|clk_div|counter [22]),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~8 .lut_mask = 16'h0001;
defparam \U_controller|clk_div|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \U_controller|clk_div|counter[26]~84 (
// Equation(s):
// \U_controller|clk_div|counter[26]~84_combout  = (\U_controller|clk_div|counter [26] & (\U_controller|clk_div|counter[25]~83  $ (GND))) # (!\U_controller|clk_div|counter [26] & (!\U_controller|clk_div|counter[25]~83  & VCC))
// \U_controller|clk_div|counter[26]~85  = CARRY((\U_controller|clk_div|counter [26] & !\U_controller|clk_div|counter[25]~83 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[25]~83 ),
	.combout(\U_controller|clk_div|counter[26]~84_combout ),
	.cout(\U_controller|clk_div|counter[26]~85 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[26]~84 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \U_controller|clk_div|counter[26] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[26] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \U_controller|clk_div|counter[27]~86 (
// Equation(s):
// \U_controller|clk_div|counter[27]~86_combout  = (\U_controller|clk_div|counter [27] & (!\U_controller|clk_div|counter[26]~85 )) # (!\U_controller|clk_div|counter [27] & ((\U_controller|clk_div|counter[26]~85 ) # (GND)))
// \U_controller|clk_div|counter[27]~87  = CARRY((!\U_controller|clk_div|counter[26]~85 ) # (!\U_controller|clk_div|counter [27]))

	.dataa(\U_controller|clk_div|counter [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[26]~85 ),
	.combout(\U_controller|clk_div|counter[27]~86_combout ),
	.cout(\U_controller|clk_div|counter[27]~87 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[27]~86 .lut_mask = 16'h5A5F;
defparam \U_controller|clk_div|counter[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \U_controller|clk_div|counter[27] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[27] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \U_controller|clk_div|counter[28]~88 (
// Equation(s):
// \U_controller|clk_div|counter[28]~88_combout  = (\U_controller|clk_div|counter [28] & (\U_controller|clk_div|counter[27]~87  $ (GND))) # (!\U_controller|clk_div|counter [28] & (!\U_controller|clk_div|counter[27]~87  & VCC))
// \U_controller|clk_div|counter[28]~89  = CARRY((\U_controller|clk_div|counter [28] & !\U_controller|clk_div|counter[27]~87 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[27]~87 ),
	.combout(\U_controller|clk_div|counter[28]~88_combout ),
	.cout(\U_controller|clk_div|counter[28]~89 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[28]~88 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \U_controller|clk_div|counter[28] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [28]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[28] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \U_controller|clk_div|counter[29]~90 (
// Equation(s):
// \U_controller|clk_div|counter[29]~90_combout  = (\U_controller|clk_div|counter [29] & (!\U_controller|clk_div|counter[28]~89 )) # (!\U_controller|clk_div|counter [29] & ((\U_controller|clk_div|counter[28]~89 ) # (GND)))
// \U_controller|clk_div|counter[29]~91  = CARRY((!\U_controller|clk_div|counter[28]~89 ) # (!\U_controller|clk_div|counter [29]))

	.dataa(\U_controller|clk_div|counter [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[28]~89 ),
	.combout(\U_controller|clk_div|counter[29]~90_combout ),
	.cout(\U_controller|clk_div|counter[29]~91 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[29]~90 .lut_mask = 16'h5A5F;
defparam \U_controller|clk_div|counter[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \U_controller|clk_div|counter[29] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [29]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[29] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~9 (
// Equation(s):
// \U_controller|clk_div|LessThan0~9_combout  = (!\U_controller|clk_div|counter [26] & (!\U_controller|clk_div|counter [27] & (!\U_controller|clk_div|counter [29] & !\U_controller|clk_div|counter [28])))

	.dataa(\U_controller|clk_div|counter [26]),
	.datab(\U_controller|clk_div|counter [27]),
	.datac(\U_controller|clk_div|counter [29]),
	.datad(\U_controller|clk_div|counter [28]),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~9 .lut_mask = 16'h0001;
defparam \U_controller|clk_div|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~7 (
// Equation(s):
// \U_controller|clk_div|LessThan0~7_combout  = (!\U_controller|clk_div|counter [20] & (!\U_controller|clk_div|counter [19] & (!\U_controller|clk_div|counter [18] & !\U_controller|clk_div|counter [21])))

	.dataa(\U_controller|clk_div|counter [20]),
	.datab(\U_controller|clk_div|counter [19]),
	.datac(\U_controller|clk_div|counter [18]),
	.datad(\U_controller|clk_div|counter [21]),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~7 .lut_mask = 16'h0001;
defparam \U_controller|clk_div|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N28
cycloneive_lcell_comb \U_controller|clk_div|counter[30]~92 (
// Equation(s):
// \U_controller|clk_div|counter[30]~92_combout  = (\U_controller|clk_div|counter [30] & (\U_controller|clk_div|counter[29]~91  $ (GND))) # (!\U_controller|clk_div|counter [30] & (!\U_controller|clk_div|counter[29]~91  & VCC))
// \U_controller|clk_div|counter[30]~93  = CARRY((\U_controller|clk_div|counter [30] & !\U_controller|clk_div|counter[29]~91 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[29]~91 ),
	.combout(\U_controller|clk_div|counter[30]~92_combout ),
	.cout(\U_controller|clk_div|counter[30]~93 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[30]~92 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N29
dffeas \U_controller|clk_div|counter[30] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [30]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[30] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \U_controller|clk_div|counter[31]~94 (
// Equation(s):
// \U_controller|clk_div|counter[31]~94_combout  = \U_controller|clk_div|counter [31] $ (\U_controller|clk_div|counter[30]~93 )

	.dataa(\U_controller|clk_div|counter [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\U_controller|clk_div|counter[30]~93 ),
	.combout(\U_controller|clk_div|counter[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|counter[31]~94 .lut_mask = 16'h5A5A;
defparam \U_controller|clk_div|counter[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \U_controller|clk_div|counter[31] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [31]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[31] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~10 (
// Equation(s):
// \U_controller|clk_div|LessThan0~10_combout  = (!\U_controller|clk_div|counter [30] & !\U_controller|clk_div|counter [31])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|clk_div|counter [30]),
	.datad(\U_controller|clk_div|counter [31]),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~10 .lut_mask = 16'h000F;
defparam \U_controller|clk_div|LessThan0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~11 (
// Equation(s):
// \U_controller|clk_div|LessThan0~11_combout  = (\U_controller|clk_div|LessThan0~8_combout  & (\U_controller|clk_div|LessThan0~9_combout  & (\U_controller|clk_div|LessThan0~7_combout  & \U_controller|clk_div|LessThan0~10_combout )))

	.dataa(\U_controller|clk_div|LessThan0~8_combout ),
	.datab(\U_controller|clk_div|LessThan0~9_combout ),
	.datac(\U_controller|clk_div|LessThan0~7_combout ),
	.datad(\U_controller|clk_div|LessThan0~10_combout ),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~11 .lut_mask = 16'h8000;
defparam \U_controller|clk_div|LessThan0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~0 (
// Equation(s):
// \U_controller|clk_div|LessThan0~0_combout  = (!\U_controller|clk_div|counter [16] & (!\U_controller|clk_div|counter [14] & (!\U_controller|clk_div|counter [12] & !\U_controller|clk_div|counter [13])))

	.dataa(\U_controller|clk_div|counter [16]),
	.datab(\U_controller|clk_div|counter [14]),
	.datac(\U_controller|clk_div|counter [12]),
	.datad(\U_controller|clk_div|counter [13]),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~0 .lut_mask = 16'h0001;
defparam \U_controller|clk_div|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~5 (
// Equation(s):
// \U_controller|clk_div|LessThan0~5_combout  = ((!\U_controller|clk_div|counter [15] & !\U_controller|clk_div|counter [16])) # (!\U_controller|clk_div|counter [17])

	.dataa(\U_controller|clk_div|counter [17]),
	.datab(gnd),
	.datac(\U_controller|clk_div|counter [15]),
	.datad(\U_controller|clk_div|counter [16]),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~5 .lut_mask = 16'h555F;
defparam \U_controller|clk_div|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~4 (
// Equation(s):
// \U_controller|clk_div|LessThan0~4_combout  = (!\U_controller|clk_div|counter [10] & (\U_controller|clk_div|LessThan0~0_combout  & ((!\U_controller|clk_div|counter [9]) # (!\U_controller|clk_div|counter [8]))))

	.dataa(\U_controller|clk_div|counter [8]),
	.datab(\U_controller|clk_div|counter [9]),
	.datac(\U_controller|clk_div|counter [10]),
	.datad(\U_controller|clk_div|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~4 .lut_mask = 16'h0700;
defparam \U_controller|clk_div|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~6 (
// Equation(s):
// \U_controller|clk_div|LessThan0~6_combout  = (\U_controller|clk_div|LessThan0~5_combout ) # ((\U_controller|clk_div|LessThan0~4_combout ) # ((!\U_controller|clk_div|counter [11] & \U_controller|clk_div|LessThan0~0_combout )))

	.dataa(\U_controller|clk_div|counter [11]),
	.datab(\U_controller|clk_div|LessThan0~0_combout ),
	.datac(\U_controller|clk_div|LessThan0~5_combout ),
	.datad(\U_controller|clk_div|LessThan0~4_combout ),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~6 .lut_mask = 16'hFFF4;
defparam \U_controller|clk_div|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~12 (
// Equation(s):
// \U_controller|clk_div|LessThan0~12_combout  = ((!\U_controller|clk_div|LessThan0~3_combout  & !\U_controller|clk_div|LessThan0~6_combout )) # (!\U_controller|clk_div|LessThan0~11_combout )

	.dataa(gnd),
	.datab(\U_controller|clk_div|LessThan0~3_combout ),
	.datac(\U_controller|clk_div|LessThan0~11_combout ),
	.datad(\U_controller|clk_div|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~12 .lut_mask = 16'h0F3F;
defparam \U_controller|clk_div|LessThan0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \U_controller|clk_div|counter[0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[0] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \U_controller|clk_div|counter[1]~34 (
// Equation(s):
// \U_controller|clk_div|counter[1]~34_combout  = (\U_controller|clk_div|counter [1] & (!\U_controller|clk_div|counter[0]~33 )) # (!\U_controller|clk_div|counter [1] & ((\U_controller|clk_div|counter[0]~33 ) # (GND)))
// \U_controller|clk_div|counter[1]~35  = CARRY((!\U_controller|clk_div|counter[0]~33 ) # (!\U_controller|clk_div|counter [1]))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[0]~33 ),
	.combout(\U_controller|clk_div|counter[1]~34_combout ),
	.cout(\U_controller|clk_div|counter[1]~35 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[1]~34 .lut_mask = 16'h3C3F;
defparam \U_controller|clk_div|counter[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \U_controller|clk_div|counter[1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[1] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N4
cycloneive_lcell_comb \U_controller|clk_div|counter[2]~36 (
// Equation(s):
// \U_controller|clk_div|counter[2]~36_combout  = (\U_controller|clk_div|counter [2] & (\U_controller|clk_div|counter[1]~35  $ (GND))) # (!\U_controller|clk_div|counter [2] & (!\U_controller|clk_div|counter[1]~35  & VCC))
// \U_controller|clk_div|counter[2]~37  = CARRY((\U_controller|clk_div|counter [2] & !\U_controller|clk_div|counter[1]~35 ))

	.dataa(gnd),
	.datab(\U_controller|clk_div|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\U_controller|clk_div|counter[1]~35 ),
	.combout(\U_controller|clk_div|counter[2]~36_combout ),
	.cout(\U_controller|clk_div|counter[2]~37 ));
// synopsys translate_off
defparam \U_controller|clk_div|counter[2]~36 .lut_mask = 16'hC30C;
defparam \U_controller|clk_div|counter[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X29_Y18_N5
dffeas \U_controller|clk_div|counter[2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[2] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N7
dffeas \U_controller|clk_div|counter[3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|counter[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(\U_controller|clk_div|LessThan0~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|counter[3] .is_wysiwyg = "true";
defparam \U_controller|clk_div|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~1 (
// Equation(s):
// \U_controller|clk_div|LessThan0~1_combout  = ((!\U_controller|clk_div|counter [1] & (!\U_controller|clk_div|counter [0] & !\U_controller|clk_div|counter [2]))) # (!\U_controller|clk_div|counter [3])

	.dataa(\U_controller|clk_div|counter [3]),
	.datab(\U_controller|clk_div|counter [1]),
	.datac(\U_controller|clk_div|counter [0]),
	.datad(\U_controller|clk_div|counter [2]),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~1 .lut_mask = 16'h5557;
defparam \U_controller|clk_div|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~2 (
// Equation(s):
// \U_controller|clk_div|LessThan0~2_combout  = (!\U_controller|clk_div|counter [5] & (!\U_controller|clk_div|counter [6] & (!\U_controller|clk_div|counter [7] & !\U_controller|clk_div|counter [4])))

	.dataa(\U_controller|clk_div|counter [5]),
	.datab(\U_controller|clk_div|counter [6]),
	.datac(\U_controller|clk_div|counter [7]),
	.datad(\U_controller|clk_div|counter [4]),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~2 .lut_mask = 16'h0001;
defparam \U_controller|clk_div|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \U_controller|clk_div|LessThan0~3 (
// Equation(s):
// \U_controller|clk_div|LessThan0~3_combout  = (\U_controller|clk_div|LessThan0~1_combout  & (!\U_controller|clk_div|counter [10] & (\U_controller|clk_div|LessThan0~2_combout  & \U_controller|clk_div|LessThan0~0_combout )))

	.dataa(\U_controller|clk_div|LessThan0~1_combout ),
	.datab(\U_controller|clk_div|counter [10]),
	.datac(\U_controller|clk_div|LessThan0~2_combout ),
	.datad(\U_controller|clk_div|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\U_controller|clk_div|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|LessThan0~3 .lut_mask = 16'h2000;
defparam \U_controller|clk_div|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \U_controller|clk_div|clk_div~0 (
// Equation(s):
// \U_controller|clk_div|clk_div~0_combout  = \U_controller|clk_div|clk_div~q  $ ((((!\U_controller|clk_div|LessThan0~3_combout  & !\U_controller|clk_div|LessThan0~6_combout )) # (!\U_controller|clk_div|LessThan0~11_combout )))

	.dataa(\U_controller|clk_div|clk_div~q ),
	.datab(\U_controller|clk_div|LessThan0~3_combout ),
	.datac(\U_controller|clk_div|LessThan0~11_combout ),
	.datad(\U_controller|clk_div|LessThan0~6_combout ),
	.cin(gnd),
	.combout(\U_controller|clk_div|clk_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|clk_div~0 .lut_mask = 16'hA595;
defparam \U_controller|clk_div|clk_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \U_controller|clk_div|clk_div~feeder (
// Equation(s):
// \U_controller|clk_div|clk_div~feeder_combout  = \U_controller|clk_div|clk_div~0_combout 

	.dataa(gnd),
	.datab(\U_controller|clk_div|clk_div~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|clk_div|clk_div~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|clk_div|clk_div~feeder .lut_mask = 16'hCCCC;
defparam \U_controller|clk_div|clk_div~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N31
dffeas \U_controller|clk_div|clk_div (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|clk_div|clk_div~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|clk_div|clk_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|clk_div|clk_div .is_wysiwyg = "true";
defparam \U_controller|clk_div|clk_div .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \U_controller|clk_div|clk_div~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\U_controller|clk_div|clk_div~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\U_controller|clk_div|clk_div~clkctrl_outclk ));
// synopsys translate_off
defparam \U_controller|clk_div|clk_div~clkctrl .clock_type = "global clock";
defparam \U_controller|clk_div|clk_div~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N10
cycloneive_lcell_comb \U_controller|raddr[0]~1 (
// Equation(s):
// \U_controller|raddr[0]~1_combout  = !\U_controller|raddr [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|raddr [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|raddr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|raddr[0]~1 .lut_mask = 16'h0F0F;
defparam \U_controller|raddr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N11
dffeas \U_controller|raddr[0] (
	.clk(\U_controller|clk_div|clk_div~clkctrl_outclk ),
	.d(\U_controller|raddr[0]~1_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|raddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|raddr[0] .is_wysiwyg = "true";
defparam \U_controller|raddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N30
cycloneive_lcell_comb \U_controller|Decoder0~2 (
// Equation(s):
// \U_controller|Decoder0~2_combout  = (addr[1] & addr[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[1]),
	.datad(addr[0]),
	.cin(gnd),
	.combout(\U_controller|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Decoder0~2 .lut_mask = 16'hF000;
defparam \U_controller|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N21
dffeas \U_controller|LED_regs[0][0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr6~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[0][0] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneive_lcell_comb \U_controller|raddr[1]~0 (
// Equation(s):
// \U_controller|raddr[1]~0_combout  = \U_controller|raddr [1] $ (\U_controller|raddr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|raddr [1]),
	.datad(\U_controller|raddr [0]),
	.cin(gnd),
	.combout(\U_controller|raddr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|raddr[1]~0 .lut_mask = 16'h0FF0;
defparam \U_controller|raddr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N25
dffeas \U_controller|raddr[1] (
	.clk(\U_controller|clk_div|clk_div~clkctrl_outclk ),
	.d(\U_controller|raddr[1]~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|raddr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|raddr[1] .is_wysiwyg = "true";
defparam \U_controller|raddr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneive_lcell_comb \U_controller|LED_7SEG[0]~0 (
// Equation(s):
// \U_controller|LED_7SEG[0]~0_combout  = (\U_controller|raddr [0] & (((\U_controller|raddr [1])) # (!\U_controller|LED_regs[1][0]~q ))) # (!\U_controller|raddr [0] & (((!\U_controller|LED_regs[0][0]~q  & !\U_controller|raddr [1]))))

	.dataa(\U_controller|LED_regs[1][0]~q ),
	.datab(\U_controller|raddr [0]),
	.datac(\U_controller|LED_regs[0][0]~q ),
	.datad(\U_controller|raddr [1]),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[0]~0 .lut_mask = 16'hCC47;
defparam \U_controller|LED_7SEG[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \U_controller|Decoder0~0 (
// Equation(s):
// \U_controller|Decoder0~0_combout  = (addr[0] & !addr[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[0]),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\U_controller|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Decoder0~0 .lut_mask = 16'h00F0;
defparam \U_controller|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N9
dffeas \U_controller|LED_regs[2][0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr6~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[2][0] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneive_lcell_comb \U_controller|Decoder0~3 (
// Equation(s):
// \U_controller|Decoder0~3_combout  = (!addr[0] & !addr[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(addr[0]),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\U_controller|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|Decoder0~3 .lut_mask = 16'h000F;
defparam \U_controller|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N5
dffeas \U_controller|LED_regs[3][0] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\bcd_to_7seg|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[3][0] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneive_lcell_comb \U_controller|LED_7SEG[0]~1 (
// Equation(s):
// \U_controller|LED_7SEG[0]~1_combout  = (\U_controller|LED_7SEG[0]~0_combout  & (((!\U_controller|LED_regs[3][0]~q )) # (!\U_controller|raddr [1]))) # (!\U_controller|LED_7SEG[0]~0_combout  & (\U_controller|raddr [1] & (!\U_controller|LED_regs[2][0]~q )))

	.dataa(\U_controller|LED_7SEG[0]~0_combout ),
	.datab(\U_controller|raddr [1]),
	.datac(\U_controller|LED_regs[2][0]~q ),
	.datad(\U_controller|LED_regs[3][0]~q ),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[0]~1 .lut_mask = 16'h26AE;
defparam \U_controller|LED_7SEG[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \U_controller|LED_7SEG[0]~2 (
// Equation(s):
// \U_controller|LED_7SEG[0]~2_combout  = (\U_controller|LED_7SEG[0]~1_combout ) # (!\rst~input_o )

	.dataa(gnd),
	.datab(\U_controller|LED_7SEG[0]~1_combout ),
	.datac(gnd),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[0]~2 .lut_mask = 16'hCCFF;
defparam \U_controller|LED_7SEG[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneive_lcell_comb \bcd_to_7seg|WideOr5~0 (
// Equation(s):
// \bcd_to_7seg|WideOr5~0_combout  = (\Mux0~1_combout  & ((\Mux3~1_combout  & (!\Mux2~1_combout )) # (!\Mux3~1_combout  & ((!\Mux1~1_combout ))))) # (!\Mux0~1_combout  & ((\Mux2~1_combout  $ (!\Mux3~1_combout )) # (!\Mux1~1_combout )))

	.dataa(\Mux0~1_combout ),
	.datab(\Mux2~1_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\bcd_to_7seg|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd_to_7seg|WideOr5~0 .lut_mask = 16'h671F;
defparam \bcd_to_7seg|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N27
dffeas \U_controller|LED_regs[3][1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\bcd_to_7seg|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[3][1] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N3
dffeas \U_controller|LED_regs[0][1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr5~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[0][1] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneive_lcell_comb \U_controller|LED_regs[1][1]~feeder (
// Equation(s):
// \U_controller|LED_regs[1][1]~feeder_combout  = \bcd_to_7seg|WideOr5~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\bcd_to_7seg|WideOr5~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|LED_regs[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_regs[1][1]~feeder .lut_mask = 16'hF0F0;
defparam \U_controller|LED_regs[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N23
dffeas \U_controller|LED_regs[1][1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|LED_regs[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[1][1] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N2
cycloneive_lcell_comb \U_controller|LED_7SEG[1]~3 (
// Equation(s):
// \U_controller|LED_7SEG[1]~3_combout  = (\U_controller|raddr [1] & (\U_controller|raddr [0])) # (!\U_controller|raddr [1] & ((\U_controller|raddr [0] & ((!\U_controller|LED_regs[1][1]~q ))) # (!\U_controller|raddr [0] & (!\U_controller|LED_regs[0][1]~q 
// ))))

	.dataa(\U_controller|raddr [1]),
	.datab(\U_controller|raddr [0]),
	.datac(\U_controller|LED_regs[0][1]~q ),
	.datad(\U_controller|LED_regs[1][1]~q ),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[1]~3 .lut_mask = 16'h89CD;
defparam \U_controller|LED_7SEG[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N21
dffeas \U_controller|LED_regs[2][1] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr5~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[2][1] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \U_controller|LED_7SEG[1]~4 (
// Equation(s):
// \U_controller|LED_7SEG[1]~4_combout  = (\U_controller|LED_7SEG[1]~3_combout  & (((!\U_controller|raddr [1])) # (!\U_controller|LED_regs[3][1]~q ))) # (!\U_controller|LED_7SEG[1]~3_combout  & (((!\U_controller|LED_regs[2][1]~q  & \U_controller|raddr 
// [1]))))

	.dataa(\U_controller|LED_regs[3][1]~q ),
	.datab(\U_controller|LED_7SEG[1]~3_combout ),
	.datac(\U_controller|LED_regs[2][1]~q ),
	.datad(\U_controller|raddr [1]),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[1]~4 .lut_mask = 16'h47CC;
defparam \U_controller|LED_7SEG[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \U_controller|LED_7SEG[1]~5 (
// Equation(s):
// \U_controller|LED_7SEG[1]~5_combout  = (\U_controller|LED_7SEG[1]~4_combout ) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\U_controller|LED_7SEG[1]~4_combout ),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[1]~5_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[1]~5 .lut_mask = 16'hFF55;
defparam \U_controller|LED_7SEG[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneive_lcell_comb \bcd_to_7seg|WideOr4~0 (
// Equation(s):
// \bcd_to_7seg|WideOr4~0_combout  = (\Mux0~1_combout  & (((!\Mux2~1_combout  & \Mux3~1_combout )) # (!\Mux1~1_combout ))) # (!\Mux0~1_combout  & (((\Mux1~1_combout ) # (\Mux3~1_combout )) # (!\Mux2~1_combout )))

	.dataa(\Mux0~1_combout ),
	.datab(\Mux2~1_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\bcd_to_7seg|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd_to_7seg|WideOr4~0 .lut_mask = 16'h7F5B;
defparam \bcd_to_7seg|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N17
dffeas \U_controller|LED_regs[2][2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr4~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[2][2] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N5
dffeas \U_controller|LED_regs[0][2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr4~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[0][2] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N22
cycloneive_lcell_comb \U_controller|LED_7SEG[2]~6 (
// Equation(s):
// \U_controller|LED_7SEG[2]~6_combout  = (\U_controller|raddr [0] & (((\U_controller|raddr [1])))) # (!\U_controller|raddr [0] & ((\U_controller|raddr [1] & (!\U_controller|LED_regs[2][2]~q )) # (!\U_controller|raddr [1] & ((!\U_controller|LED_regs[0][2]~q 
// )))))

	.dataa(\U_controller|LED_regs[2][2]~q ),
	.datab(\U_controller|LED_regs[0][2]~q ),
	.datac(\U_controller|raddr [0]),
	.datad(\U_controller|raddr [1]),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[2]~6 .lut_mask = 16'hF503;
defparam \U_controller|LED_7SEG[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N9
dffeas \U_controller|LED_regs[3][2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\bcd_to_7seg|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[3][2] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N21
dffeas \U_controller|LED_regs[1][2] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr4~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[1][2] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N0
cycloneive_lcell_comb \U_controller|LED_7SEG[2]~7 (
// Equation(s):
// \U_controller|LED_7SEG[2]~7_combout  = (\U_controller|LED_7SEG[2]~6_combout  & (((!\U_controller|LED_regs[3][2]~q )) # (!\U_controller|raddr [0]))) # (!\U_controller|LED_7SEG[2]~6_combout  & (\U_controller|raddr [0] & ((!\U_controller|LED_regs[1][2]~q 
// ))))

	.dataa(\U_controller|LED_7SEG[2]~6_combout ),
	.datab(\U_controller|raddr [0]),
	.datac(\U_controller|LED_regs[3][2]~q ),
	.datad(\U_controller|LED_regs[1][2]~q ),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[2]~7 .lut_mask = 16'h2A6E;
defparam \U_controller|LED_7SEG[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N6
cycloneive_lcell_comb \U_controller|LED_7SEG[2]~8 (
// Equation(s):
// \U_controller|LED_7SEG[2]~8_combout  = (\U_controller|LED_7SEG[2]~7_combout ) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\U_controller|LED_7SEG[2]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[2]~8 .lut_mask = 16'hF5F5;
defparam \U_controller|LED_7SEG[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneive_lcell_comb \bcd_to_7seg|WideOr3~0 (
// Equation(s):
// \bcd_to_7seg|WideOr3~0_combout  = (\Mux2~1_combout  & ((\Mux1~1_combout  & ((!\Mux3~1_combout ))) # (!\Mux1~1_combout  & ((\Mux3~1_combout ) # (!\Mux0~1_combout ))))) # (!\Mux2~1_combout  & ((\Mux0~1_combout ) # (\Mux1~1_combout  $ (!\Mux3~1_combout ))))

	.dataa(\Mux0~1_combout ),
	.datab(\Mux2~1_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\bcd_to_7seg|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd_to_7seg|WideOr3~0 .lut_mask = 16'h3EE7;
defparam \bcd_to_7seg|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N15
dffeas \U_controller|LED_regs[3][3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\bcd_to_7seg|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[3][3] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneive_lcell_comb \U_controller|LED_regs[1][3]~feeder (
// Equation(s):
// \U_controller|LED_regs[1][3]~feeder_combout  = \bcd_to_7seg|WideOr3~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bcd_to_7seg|WideOr3~0_combout ),
	.cin(gnd),
	.combout(\U_controller|LED_regs[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_regs[1][3]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|LED_regs[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N9
dffeas \U_controller|LED_regs[1][3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|LED_regs[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[1][3] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N7
dffeas \U_controller|LED_regs[0][3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr3~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[0][3] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneive_lcell_comb \U_controller|LED_7SEG[3]~9 (
// Equation(s):
// \U_controller|LED_7SEG[3]~9_combout  = (\U_controller|raddr [0] & (((\U_controller|raddr [1])) # (!\U_controller|LED_regs[1][3]~q ))) # (!\U_controller|raddr [0] & (((!\U_controller|LED_regs[0][3]~q  & !\U_controller|raddr [1]))))

	.dataa(\U_controller|LED_regs[1][3]~q ),
	.datab(\U_controller|raddr [0]),
	.datac(\U_controller|LED_regs[0][3]~q ),
	.datad(\U_controller|raddr [1]),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[3]~9 .lut_mask = 16'hCC47;
defparam \U_controller|LED_7SEG[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \U_controller|LED_regs[2][3] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr3~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[2][3] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \U_controller|LED_7SEG[3]~10 (
// Equation(s):
// \U_controller|LED_7SEG[3]~10_combout  = (\U_controller|LED_7SEG[3]~9_combout  & (((!\U_controller|raddr [1])) # (!\U_controller|LED_regs[3][3]~q ))) # (!\U_controller|LED_7SEG[3]~9_combout  & (((!\U_controller|LED_regs[2][3]~q  & \U_controller|raddr 
// [1]))))

	.dataa(\U_controller|LED_regs[3][3]~q ),
	.datab(\U_controller|LED_7SEG[3]~9_combout ),
	.datac(\U_controller|LED_regs[2][3]~q ),
	.datad(\U_controller|raddr [1]),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[3]~10 .lut_mask = 16'h47CC;
defparam \U_controller|LED_7SEG[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneive_lcell_comb \U_controller|LED_7SEG[3]~11 (
// Equation(s):
// \U_controller|LED_7SEG[3]~11_combout  = (\U_controller|LED_7SEG[3]~10_combout ) # (!\rst~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\U_controller|LED_7SEG[3]~10_combout ),
	.datad(\rst~input_o ),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[3]~11_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[3]~11 .lut_mask = 16'hF0FF;
defparam \U_controller|LED_7SEG[3]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N20
cycloneive_lcell_comb \bcd_to_7seg|WideOr2~0 (
// Equation(s):
// \bcd_to_7seg|WideOr2~0_combout  = (\Mux2~1_combout  & ((\Mux0~1_combout ) # ((!\Mux3~1_combout )))) # (!\Mux2~1_combout  & ((\Mux1~1_combout  & (\Mux0~1_combout )) # (!\Mux1~1_combout  & ((!\Mux3~1_combout )))))

	.dataa(\Mux0~1_combout ),
	.datab(\Mux2~1_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\bcd_to_7seg|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd_to_7seg|WideOr2~0 .lut_mask = 16'hA8EF;
defparam \bcd_to_7seg|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X22_Y18_N17
dffeas \U_controller|LED_regs[0][4] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr2~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[0][4] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N23
dffeas \U_controller|LED_regs[2][4] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr2~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[2][4] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneive_lcell_comb \U_controller|LED_7SEG[4]~12 (
// Equation(s):
// \U_controller|LED_7SEG[4]~12_combout  = (\U_controller|raddr [1] & ((\U_controller|raddr [0]) # ((!\U_controller|LED_regs[2][4]~q )))) # (!\U_controller|raddr [1] & (!\U_controller|raddr [0] & (!\U_controller|LED_regs[0][4]~q )))

	.dataa(\U_controller|raddr [1]),
	.datab(\U_controller|raddr [0]),
	.datac(\U_controller|LED_regs[0][4]~q ),
	.datad(\U_controller|LED_regs[2][4]~q ),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[4]~12 .lut_mask = 16'h89AB;
defparam \U_controller|LED_7SEG[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N27
dffeas \U_controller|LED_regs[1][4] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr2~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[1][4] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N21
dffeas \U_controller|LED_regs[3][4] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\bcd_to_7seg|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[3][4] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N26
cycloneive_lcell_comb \U_controller|LED_7SEG[4]~13 (
// Equation(s):
// \U_controller|LED_7SEG[4]~13_combout  = (\U_controller|LED_7SEG[4]~12_combout  & (((!\U_controller|LED_regs[3][4]~q )) # (!\U_controller|raddr [0]))) # (!\U_controller|LED_7SEG[4]~12_combout  & (\U_controller|raddr [0] & (!\U_controller|LED_regs[1][4]~q 
// )))

	.dataa(\U_controller|LED_7SEG[4]~12_combout ),
	.datab(\U_controller|raddr [0]),
	.datac(\U_controller|LED_regs[1][4]~q ),
	.datad(\U_controller|LED_regs[3][4]~q ),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[4]~13 .lut_mask = 16'h26AE;
defparam \U_controller|LED_7SEG[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneive_lcell_comb \U_controller|LED_7SEG[4]~14 (
// Equation(s):
// \U_controller|LED_7SEG[4]~14_combout  = (\U_controller|LED_7SEG[4]~13_combout ) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\U_controller|LED_7SEG[4]~13_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[4]~14 .lut_mask = 16'hF5F5;
defparam \U_controller|LED_7SEG[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N30
cycloneive_lcell_comb \bcd_to_7seg|WideOr1~0 (
// Equation(s):
// \bcd_to_7seg|WideOr1~0_combout  = (\Mux2~1_combout  & ((\Mux0~1_combout ) # ((\Mux1~1_combout  & !\Mux3~1_combout )))) # (!\Mux2~1_combout  & ((\Mux0~1_combout  $ (\Mux1~1_combout )) # (!\Mux3~1_combout )))

	.dataa(\Mux0~1_combout ),
	.datab(\Mux2~1_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\bcd_to_7seg|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd_to_7seg|WideOr1~0 .lut_mask = 16'h9AFB;
defparam \bcd_to_7seg|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N31
dffeas \U_controller|LED_regs[3][5] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\bcd_to_7seg|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[3][5] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N7
dffeas \U_controller|LED_regs[2][5] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr1~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[2][5] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N19
dffeas \U_controller|LED_regs[0][5] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr1~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[0][5] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N18
cycloneive_lcell_comb \U_controller|LED_regs[1][5]~feeder (
// Equation(s):
// \U_controller|LED_regs[1][5]~feeder_combout  = \bcd_to_7seg|WideOr1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\bcd_to_7seg|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\U_controller|LED_regs[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_regs[1][5]~feeder .lut_mask = 16'hFF00;
defparam \U_controller|LED_regs[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N19
dffeas \U_controller|LED_regs[1][5] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\U_controller|LED_regs[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[1][5] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneive_lcell_comb \U_controller|LED_7SEG[5]~15 (
// Equation(s):
// \U_controller|LED_7SEG[5]~15_combout  = (\U_controller|raddr [1] & (\U_controller|raddr [0])) # (!\U_controller|raddr [1] & ((\U_controller|raddr [0] & ((!\U_controller|LED_regs[1][5]~q ))) # (!\U_controller|raddr [0] & (!\U_controller|LED_regs[0][5]~q 
// ))))

	.dataa(\U_controller|raddr [1]),
	.datab(\U_controller|raddr [0]),
	.datac(\U_controller|LED_regs[0][5]~q ),
	.datad(\U_controller|LED_regs[1][5]~q ),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[5]~15 .lut_mask = 16'h89CD;
defparam \U_controller|LED_7SEG[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneive_lcell_comb \U_controller|LED_7SEG[5]~16 (
// Equation(s):
// \U_controller|LED_7SEG[5]~16_combout  = (\U_controller|raddr [1] & ((\U_controller|LED_7SEG[5]~15_combout  & (!\U_controller|LED_regs[3][5]~q )) # (!\U_controller|LED_7SEG[5]~15_combout  & ((!\U_controller|LED_regs[2][5]~q ))))) # (!\U_controller|raddr 
// [1] & (((\U_controller|LED_7SEG[5]~15_combout ))))

	.dataa(\U_controller|LED_regs[3][5]~q ),
	.datab(\U_controller|raddr [1]),
	.datac(\U_controller|LED_regs[2][5]~q ),
	.datad(\U_controller|LED_7SEG[5]~15_combout ),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[5]~16 .lut_mask = 16'h770C;
defparam \U_controller|LED_7SEG[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \U_controller|LED_7SEG[5]~17 (
// Equation(s):
// \U_controller|LED_7SEG[5]~17_combout  = (\U_controller|LED_7SEG[5]~16_combout ) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\U_controller|LED_7SEG[5]~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[5]~17_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[5]~17 .lut_mask = 16'hF5F5;
defparam \U_controller|LED_7SEG[5]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N16
cycloneive_lcell_comb \bcd_to_7seg|WideOr0~0 (
// Equation(s):
// \bcd_to_7seg|WideOr0~0_combout  = (\Mux3~1_combout  & ((\Mux0~1_combout ) # (\Mux2~1_combout  $ (\Mux1~1_combout )))) # (!\Mux3~1_combout  & ((\Mux2~1_combout ) # (\Mux0~1_combout  $ (\Mux1~1_combout ))))

	.dataa(\Mux0~1_combout ),
	.datab(\Mux2~1_combout ),
	.datac(\Mux1~1_combout ),
	.datad(\Mux3~1_combout ),
	.cin(gnd),
	.combout(\bcd_to_7seg|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \bcd_to_7seg|WideOr0~0 .lut_mask = 16'hBEDE;
defparam \bcd_to_7seg|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y18_N13
dffeas \U_controller|LED_regs[1][6] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr0~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[1][6] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N15
dffeas \U_controller|LED_regs[2][6] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr0~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[2][6] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y18_N29
dffeas \U_controller|LED_regs[0][6] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\bcd_to_7seg|WideOr0~0_combout ),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\U_controller|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[0][6] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneive_lcell_comb \U_controller|LED_7SEG[6]~18 (
// Equation(s):
// \U_controller|LED_7SEG[6]~18_combout  = (\U_controller|raddr [0] & (((\U_controller|raddr [1])))) # (!\U_controller|raddr [0] & ((\U_controller|raddr [1] & (!\U_controller|LED_regs[2][6]~q )) # (!\U_controller|raddr [1] & ((!\U_controller|LED_regs[0][6]~q 
// )))))

	.dataa(\U_controller|LED_regs[2][6]~q ),
	.datab(\U_controller|LED_regs[0][6]~q ),
	.datac(\U_controller|raddr [0]),
	.datad(\U_controller|raddr [1]),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[6]~18_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[6]~18 .lut_mask = 16'hF503;
defparam \U_controller|LED_7SEG[6]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y18_N17
dffeas \U_controller|LED_regs[3][6] (
	.clk(\FPGA_clk~inputclkctrl_outclk ),
	.d(\bcd_to_7seg|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(\rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\U_controller|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\U_controller|LED_regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \U_controller|LED_regs[3][6] .is_wysiwyg = "true";
defparam \U_controller|LED_regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneive_lcell_comb \U_controller|LED_7SEG[6]~19 (
// Equation(s):
// \U_controller|LED_7SEG[6]~19_combout  = (\U_controller|LED_7SEG[6]~18_combout  & (((!\U_controller|raddr [0]) # (!\U_controller|LED_regs[3][6]~q )))) # (!\U_controller|LED_7SEG[6]~18_combout  & (!\U_controller|LED_regs[1][6]~q  & ((\U_controller|raddr 
// [0]))))

	.dataa(\U_controller|LED_regs[1][6]~q ),
	.datab(\U_controller|LED_7SEG[6]~18_combout ),
	.datac(\U_controller|LED_regs[3][6]~q ),
	.datad(\U_controller|raddr [0]),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[6]~19 .lut_mask = 16'h1DCC;
defparam \U_controller|LED_7SEG[6]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneive_lcell_comb \U_controller|LED_7SEG[6]~20 (
// Equation(s):
// \U_controller|LED_7SEG[6]~20_combout  = (\U_controller|LED_7SEG[6]~19_combout ) # (!\rst~input_o )

	.dataa(\rst~input_o ),
	.datab(gnd),
	.datac(\U_controller|LED_7SEG[6]~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|LED_7SEG[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_7SEG[6]~20 .lut_mask = 16'hF5F5;
defparam \U_controller|LED_7SEG[6]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneive_lcell_comb \U_controller|WideAnd0~1 (
// Equation(s):
// \U_controller|WideAnd0~1_combout  = (!\U_controller|LED_regs[0][1]~q  & (!\U_controller|LED_regs[0][2]~q  & !\U_controller|LED_regs[0][0]~q ))

	.dataa(gnd),
	.datab(\U_controller|LED_regs[0][1]~q ),
	.datac(\U_controller|LED_regs[0][2]~q ),
	.datad(\U_controller|LED_regs[0][0]~q ),
	.cin(gnd),
	.combout(\U_controller|WideAnd0~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideAnd0~1 .lut_mask = 16'h0003;
defparam \U_controller|WideAnd0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneive_lcell_comb \U_controller|WideAnd0~0 (
// Equation(s):
// \U_controller|WideAnd0~0_combout  = (!\U_controller|LED_regs[0][3]~q  & (!\U_controller|LED_regs[0][4]~q  & (!\U_controller|LED_regs[0][6]~q  & !\U_controller|LED_regs[0][5]~q )))

	.dataa(\U_controller|LED_regs[0][3]~q ),
	.datab(\U_controller|LED_regs[0][4]~q ),
	.datac(\U_controller|LED_regs[0][6]~q ),
	.datad(\U_controller|LED_regs[0][5]~q ),
	.cin(gnd),
	.combout(\U_controller|WideAnd0~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideAnd0~0 .lut_mask = 16'h0001;
defparam \U_controller|WideAnd0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N28
cycloneive_lcell_comb \U_controller|LED_enables[0] (
// Equation(s):
// \U_controller|LED_enables [0] = (\U_controller|raddr [0]) # ((\U_controller|raddr [1]) # ((\U_controller|WideAnd0~1_combout  & \U_controller|WideAnd0~0_combout )))

	.dataa(\U_controller|WideAnd0~1_combout ),
	.datab(\U_controller|raddr [0]),
	.datac(\U_controller|raddr [1]),
	.datad(\U_controller|WideAnd0~0_combout ),
	.cin(gnd),
	.combout(\U_controller|LED_enables [0]),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_enables[0] .lut_mask = 16'hFEFC;
defparam \U_controller|LED_enables[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneive_lcell_comb \U_controller|WideAnd1~0 (
// Equation(s):
// \U_controller|WideAnd1~0_combout  = (!\U_controller|LED_regs[1][4]~q  & (!\U_controller|LED_regs[1][3]~q  & (!\U_controller|LED_regs[1][6]~q  & !\U_controller|LED_regs[1][5]~q )))

	.dataa(\U_controller|LED_regs[1][4]~q ),
	.datab(\U_controller|LED_regs[1][3]~q ),
	.datac(\U_controller|LED_regs[1][6]~q ),
	.datad(\U_controller|LED_regs[1][5]~q ),
	.cin(gnd),
	.combout(\U_controller|WideAnd1~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideAnd1~0 .lut_mask = 16'h0001;
defparam \U_controller|WideAnd1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N20
cycloneive_lcell_comb \U_controller|WideAnd1~1 (
// Equation(s):
// \U_controller|WideAnd1~1_combout  = (!\U_controller|LED_regs[1][0]~q  & (!\U_controller|LED_regs[1][1]~q  & !\U_controller|LED_regs[1][2]~q ))

	.dataa(\U_controller|LED_regs[1][0]~q ),
	.datab(\U_controller|LED_regs[1][1]~q ),
	.datac(\U_controller|LED_regs[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\U_controller|WideAnd1~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideAnd1~1 .lut_mask = 16'h0101;
defparam \U_controller|WideAnd1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N30
cycloneive_lcell_comb \U_controller|LED_enables[1] (
// Equation(s):
// \U_controller|LED_enables [1] = ((\U_controller|raddr [1]) # ((\U_controller|WideAnd1~0_combout  & \U_controller|WideAnd1~1_combout ))) # (!\U_controller|raddr [0])

	.dataa(\U_controller|WideAnd1~0_combout ),
	.datab(\U_controller|raddr [0]),
	.datac(\U_controller|raddr [1]),
	.datad(\U_controller|WideAnd1~1_combout ),
	.cin(gnd),
	.combout(\U_controller|LED_enables [1]),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_enables[1] .lut_mask = 16'hFBF3;
defparam \U_controller|LED_enables[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \U_controller|WideAnd2~0 (
// Equation(s):
// \U_controller|WideAnd2~0_combout  = (!\U_controller|LED_regs[2][4]~q  & (!\U_controller|LED_regs[2][3]~q  & (!\U_controller|LED_regs[2][6]~q  & !\U_controller|LED_regs[2][5]~q )))

	.dataa(\U_controller|LED_regs[2][4]~q ),
	.datab(\U_controller|LED_regs[2][3]~q ),
	.datac(\U_controller|LED_regs[2][6]~q ),
	.datad(\U_controller|LED_regs[2][5]~q ),
	.cin(gnd),
	.combout(\U_controller|WideAnd2~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideAnd2~0 .lut_mask = 16'h0001;
defparam \U_controller|WideAnd2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneive_lcell_comb \U_controller|WideAnd2~1 (
// Equation(s):
// \U_controller|WideAnd2~1_combout  = (!\U_controller|LED_regs[2][0]~q  & (!\U_controller|LED_regs[2][2]~q  & !\U_controller|LED_regs[2][1]~q ))

	.dataa(\U_controller|LED_regs[2][0]~q ),
	.datab(gnd),
	.datac(\U_controller|LED_regs[2][2]~q ),
	.datad(\U_controller|LED_regs[2][1]~q ),
	.cin(gnd),
	.combout(\U_controller|WideAnd2~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideAnd2~1 .lut_mask = 16'h0005;
defparam \U_controller|WideAnd2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneive_lcell_comb \U_controller|LED_enables[2] (
// Equation(s):
// \U_controller|LED_enables [2] = ((\U_controller|raddr [0]) # ((\U_controller|WideAnd2~0_combout  & \U_controller|WideAnd2~1_combout ))) # (!\U_controller|raddr [1])

	.dataa(\U_controller|raddr [1]),
	.datab(\U_controller|WideAnd2~0_combout ),
	.datac(\U_controller|raddr [0]),
	.datad(\U_controller|WideAnd2~1_combout ),
	.cin(gnd),
	.combout(\U_controller|LED_enables [2]),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_enables[2] .lut_mask = 16'hFDF5;
defparam \U_controller|LED_enables[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneive_lcell_comb \U_controller|WideAnd3~1 (
// Equation(s):
// \U_controller|WideAnd3~1_combout  = (!\U_controller|LED_regs[3][0]~q  & (!\U_controller|LED_regs[3][2]~q  & !\U_controller|LED_regs[3][1]~q ))

	.dataa(\U_controller|LED_regs[3][0]~q ),
	.datab(gnd),
	.datac(\U_controller|LED_regs[3][2]~q ),
	.datad(\U_controller|LED_regs[3][1]~q ),
	.cin(gnd),
	.combout(\U_controller|WideAnd3~1_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideAnd3~1 .lut_mask = 16'h0005;
defparam \U_controller|WideAnd3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N18
cycloneive_lcell_comb \U_controller|WideAnd3~0 (
// Equation(s):
// \U_controller|WideAnd3~0_combout  = (!\U_controller|LED_regs[3][4]~q  & (!\U_controller|LED_regs[3][3]~q  & (!\U_controller|LED_regs[3][5]~q  & !\U_controller|LED_regs[3][6]~q )))

	.dataa(\U_controller|LED_regs[3][4]~q ),
	.datab(\U_controller|LED_regs[3][3]~q ),
	.datac(\U_controller|LED_regs[3][5]~q ),
	.datad(\U_controller|LED_regs[3][6]~q ),
	.cin(gnd),
	.combout(\U_controller|WideAnd3~0_combout ),
	.cout());
// synopsys translate_off
defparam \U_controller|WideAnd3~0 .lut_mask = 16'h0001;
defparam \U_controller|WideAnd3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneive_lcell_comb \U_controller|LED_enables[3] (
// Equation(s):
// \U_controller|LED_enables [3] = (((\U_controller|WideAnd3~1_combout  & \U_controller|WideAnd3~0_combout )) # (!\U_controller|raddr [0])) # (!\U_controller|raddr [1])

	.dataa(\U_controller|WideAnd3~1_combout ),
	.datab(\U_controller|raddr [1]),
	.datac(\U_controller|raddr [0]),
	.datad(\U_controller|WideAnd3~0_combout ),
	.cin(gnd),
	.combout(\U_controller|LED_enables [3]),
	.cout());
// synopsys translate_off
defparam \U_controller|LED_enables[3] .lut_mask = 16'hBF3F;
defparam \U_controller|LED_enables[3] .sum_lutc_input = "datac";
// synopsys translate_on

assign LED_segments[0] = \LED_segments[0]~output_o ;

assign LED_segments[1] = \LED_segments[1]~output_o ;

assign LED_segments[2] = \LED_segments[2]~output_o ;

assign LED_segments[3] = \LED_segments[3]~output_o ;

assign LED_segments[4] = \LED_segments[4]~output_o ;

assign LED_segments[5] = \LED_segments[5]~output_o ;

assign LED_segments[6] = \LED_segments[6]~output_o ;

assign LED_dot = \LED_dot~output_o ;

assign LED_en[0] = \LED_en[0]~output_o ;

assign LED_en[1] = \LED_en[1]~output_o ;

assign LED_en[2] = \LED_en[2]~output_o ;

assign LED_en[3] = \LED_en[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
