
spis.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005068  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  080051f8  080051f8  000151f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005408  08005408  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005408  08005408  00015408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005410  08005410  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005410  08005410  00015410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005414  08005414  00015414  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005418  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c4  20000070  08005488  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000334  08005488  00020334  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fb4c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002463  00000000  00000000  0002fbec  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000cf0  00000000  00000000  00032050  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ba8  00000000  00000000  00032d40  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001b643  00000000  00000000  000338e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bc53  00000000  00000000  0004ef2b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a3b29  00000000  00000000  0005ab7e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000fe6a7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000039e0  00000000  00000000  000fe724  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080051e0 	.word	0x080051e0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	080051e0 	.word	0x080051e0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000576:	4b18      	ldr	r3, [pc, #96]	; (80005d8 <MX_DMA_Init+0x68>)
 8000578:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800057a:	4a17      	ldr	r2, [pc, #92]	; (80005d8 <MX_DMA_Init+0x68>)
 800057c:	f043 0301 	orr.w	r3, r3, #1
 8000580:	6493      	str	r3, [r2, #72]	; 0x48
 8000582:	4b15      	ldr	r3, [pc, #84]	; (80005d8 <MX_DMA_Init+0x68>)
 8000584:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000586:	f003 0301 	and.w	r3, r3, #1
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800058e:	2200      	movs	r2, #0
 8000590:	2100      	movs	r1, #0
 8000592:	200c      	movs	r0, #12
 8000594:	f000 ff91 	bl	80014ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000598:	200c      	movs	r0, #12
 800059a:	f000 ffaa 	bl	80014f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800059e:	2200      	movs	r2, #0
 80005a0:	2100      	movs	r1, #0
 80005a2:	200d      	movs	r0, #13
 80005a4:	f000 ff89 	bl	80014ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80005a8:	200d      	movs	r0, #13
 80005aa:	f000 ffa2 	bl	80014f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80005ae:	2200      	movs	r2, #0
 80005b0:	2100      	movs	r1, #0
 80005b2:	200e      	movs	r0, #14
 80005b4:	f000 ff81 	bl	80014ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80005b8:	200e      	movs	r0, #14
 80005ba:	f000 ff9a 	bl	80014f2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80005be:	2200      	movs	r2, #0
 80005c0:	2100      	movs	r1, #0
 80005c2:	200f      	movs	r0, #15
 80005c4:	f000 ff79 	bl	80014ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80005c8:	200f      	movs	r0, #15
 80005ca:	f000 ff92 	bl	80014f2 <HAL_NVIC_EnableIRQ>

}
 80005ce:	bf00      	nop
 80005d0:	3708      	adds	r7, #8
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	40021000 	.word	0x40021000

080005dc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b088      	sub	sp, #32
 80005e0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e2:	f107 030c 	add.w	r3, r7, #12
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	605a      	str	r2, [r3, #4]
 80005ec:	609a      	str	r2, [r3, #8]
 80005ee:	60da      	str	r2, [r3, #12]
 80005f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f2:	4b28      	ldr	r3, [pc, #160]	; (8000694 <MX_GPIO_Init+0xb8>)
 80005f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80005f6:	4a27      	ldr	r2, [pc, #156]	; (8000694 <MX_GPIO_Init+0xb8>)
 80005f8:	f043 0304 	orr.w	r3, r3, #4
 80005fc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80005fe:	4b25      	ldr	r3, [pc, #148]	; (8000694 <MX_GPIO_Init+0xb8>)
 8000600:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000602:	f003 0304 	and.w	r3, r3, #4
 8000606:	60bb      	str	r3, [r7, #8]
 8000608:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800060a:	4b22      	ldr	r3, [pc, #136]	; (8000694 <MX_GPIO_Init+0xb8>)
 800060c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800060e:	4a21      	ldr	r2, [pc, #132]	; (8000694 <MX_GPIO_Init+0xb8>)
 8000610:	f043 0301 	orr.w	r3, r3, #1
 8000614:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000616:	4b1f      	ldr	r3, [pc, #124]	; (8000694 <MX_GPIO_Init+0xb8>)
 8000618:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800061a:	f003 0301 	and.w	r3, r3, #1
 800061e:	607b      	str	r3, [r7, #4]
 8000620:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000622:	4b1c      	ldr	r3, [pc, #112]	; (8000694 <MX_GPIO_Init+0xb8>)
 8000624:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000626:	4a1b      	ldr	r2, [pc, #108]	; (8000694 <MX_GPIO_Init+0xb8>)
 8000628:	f043 0302 	orr.w	r3, r3, #2
 800062c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800062e:	4b19      	ldr	r3, [pc, #100]	; (8000694 <MX_GPIO_Init+0xb8>)
 8000630:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000632:	f003 0302 	and.w	r3, r3, #2
 8000636:	603b      	str	r3, [r7, #0]
 8000638:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000640:	4815      	ldr	r0, [pc, #84]	; (8000698 <MX_GPIO_Init+0xbc>)
 8000642:	f001 fb1b 	bl	8001c7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000646:	2302      	movs	r3, #2
 8000648:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800064a:	4b14      	ldr	r3, [pc, #80]	; (800069c <MX_GPIO_Init+0xc0>)
 800064c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800064e:	2300      	movs	r3, #0
 8000650:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000652:	f107 030c 	add.w	r3, r7, #12
 8000656:	4619      	mov	r1, r3
 8000658:	480f      	ldr	r0, [pc, #60]	; (8000698 <MX_GPIO_Init+0xbc>)
 800065a:	f001 f99d 	bl	8001998 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800065e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000662:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000664:	2301      	movs	r3, #1
 8000666:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000668:	2300      	movs	r3, #0
 800066a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800066c:	2300      	movs	r3, #0
 800066e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	4619      	mov	r1, r3
 8000676:	4808      	ldr	r0, [pc, #32]	; (8000698 <MX_GPIO_Init+0xbc>)
 8000678:	f001 f98e 	bl	8001998 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800067c:	2200      	movs	r2, #0
 800067e:	2100      	movs	r1, #0
 8000680:	2007      	movs	r0, #7
 8000682:	f000 ff1a 	bl	80014ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000686:	2007      	movs	r0, #7
 8000688:	f000 ff33 	bl	80014f2 <HAL_NVIC_EnableIRQ>

}
 800068c:	bf00      	nop
 800068e:	3720      	adds	r7, #32
 8000690:	46bd      	mov	sp, r7
 8000692:	bd80      	pop	{r7, pc}
 8000694:	40021000 	.word	0x40021000
 8000698:	48000400 	.word	0x48000400
 800069c:	10210000 	.word	0x10210000

080006a0 <__io_putchar>:
#else
    #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80006a0:	b580      	push	{r7, lr}
 80006a2:	b082      	sub	sp, #8
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 80006a8:	1d39      	adds	r1, r7, #4
 80006aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80006ae:	2201      	movs	r2, #1
 80006b0:	4803      	ldr	r0, [pc, #12]	; (80006c0 <__io_putchar+0x20>)
 80006b2:	f003 f9ef 	bl	8003a94 <HAL_UART_Transmit>
  return ch;
 80006b6:	687b      	ldr	r3, [r7, #4]
}
 80006b8:	4618      	mov	r0, r3
 80006ba:	3708      	adds	r7, #8
 80006bc:	46bd      	mov	sp, r7
 80006be:	bd80      	pop	{r7, pc}
 80006c0:	200002ac 	.word	0x200002ac

080006c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b086      	sub	sp, #24
 80006c8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006ca:	f000 fda7 	bl	800121c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006ce:	f000 f8db 	bl	8000888 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d2:	f7ff ff83 	bl	80005dc <MX_GPIO_Init>
  MX_DMA_Init();
 80006d6:	f7ff ff4b 	bl	8000570 <MX_DMA_Init>
  MX_SPI1_Init();
 80006da:	f000 f9c9 	bl	8000a70 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 80006de:	f000 fccb 	bl	8001078 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80006e2:	f000 f9ff 	bl	8000ae4 <MX_SPI2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("spis init \r\n");
 80006e6:	4858      	ldr	r0, [pc, #352]	; (8000848 <main+0x184>)
 80006e8:	f003 fea6 	bl	8004438 <puts>
  for (int i=0;i<20;i++)
 80006ec:	2300      	movs	r3, #0
 80006ee:	617b      	str	r3, [r7, #20]
 80006f0:	e014      	b.n	800071c <main+0x58>
  {
	  tx[i] = i+21;
 80006f2:	697b      	ldr	r3, [r7, #20]
 80006f4:	b2db      	uxtb	r3, r3
 80006f6:	3315      	adds	r3, #21
 80006f8:	b2d9      	uxtb	r1, r3
 80006fa:	4a54      	ldr	r2, [pc, #336]	; (800084c <main+0x188>)
 80006fc:	697b      	ldr	r3, [r7, #20]
 80006fe:	4413      	add	r3, r2
 8000700:	460a      	mov	r2, r1
 8000702:	701a      	strb	r2, [r3, #0]
	  rx[i] = i+31;
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	b2db      	uxtb	r3, r3
 8000708:	331f      	adds	r3, #31
 800070a:	b2d9      	uxtb	r1, r3
 800070c:	4a50      	ldr	r2, [pc, #320]	; (8000850 <main+0x18c>)
 800070e:	697b      	ldr	r3, [r7, #20]
 8000710:	4413      	add	r3, r2
 8000712:	460a      	mov	r2, r1
 8000714:	701a      	strb	r2, [r3, #0]
  for (int i=0;i<20;i++)
 8000716:	697b      	ldr	r3, [r7, #20]
 8000718:	3301      	adds	r3, #1
 800071a:	617b      	str	r3, [r7, #20]
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	2b13      	cmp	r3, #19
 8000720:	dde7      	ble.n	80006f2 <main+0x2e>
//	{
//		tx[j+4] = 0;
//		rx[j] = 0;
//	}

  printf("==============================init==============================\r\n");
 8000722:	484c      	ldr	r0, [pc, #304]	; (8000854 <main+0x190>)
 8000724:	f003 fe88 	bl	8004438 <puts>
	printf("---------------tx----------------- \r\n");
 8000728:	484b      	ldr	r0, [pc, #300]	; (8000858 <main+0x194>)
 800072a:	f003 fe85 	bl	8004438 <puts>
	for (int i=0;i<20;i++)
 800072e:	2300      	movs	r3, #0
 8000730:	613b      	str	r3, [r7, #16]
 8000732:	e00a      	b.n	800074a <main+0x86>
	{
	  printf("%d ", tx[i]);
 8000734:	4a45      	ldr	r2, [pc, #276]	; (800084c <main+0x188>)
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	4413      	add	r3, r2
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	4619      	mov	r1, r3
 800073e:	4847      	ldr	r0, [pc, #284]	; (800085c <main+0x198>)
 8000740:	f003 fe06 	bl	8004350 <iprintf>
	for (int i=0;i<20;i++)
 8000744:	693b      	ldr	r3, [r7, #16]
 8000746:	3301      	adds	r3, #1
 8000748:	613b      	str	r3, [r7, #16]
 800074a:	693b      	ldr	r3, [r7, #16]
 800074c:	2b13      	cmp	r3, #19
 800074e:	ddf1      	ble.n	8000734 <main+0x70>
	}
	printf("\r\n");
 8000750:	4843      	ldr	r0, [pc, #268]	; (8000860 <main+0x19c>)
 8000752:	f003 fe71 	bl	8004438 <puts>

	printf("---------------rx----------------- \r\n");
 8000756:	4843      	ldr	r0, [pc, #268]	; (8000864 <main+0x1a0>)
 8000758:	f003 fe6e 	bl	8004438 <puts>
	for (int i=0;i<20;i++)
 800075c:	2300      	movs	r3, #0
 800075e:	60fb      	str	r3, [r7, #12]
 8000760:	e00a      	b.n	8000778 <main+0xb4>
	{
	  printf("%d ", rx[i]);
 8000762:	4a3b      	ldr	r2, [pc, #236]	; (8000850 <main+0x18c>)
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	4413      	add	r3, r2
 8000768:	781b      	ldrb	r3, [r3, #0]
 800076a:	4619      	mov	r1, r3
 800076c:	483b      	ldr	r0, [pc, #236]	; (800085c <main+0x198>)
 800076e:	f003 fdef 	bl	8004350 <iprintf>
	for (int i=0;i<20;i++)
 8000772:	68fb      	ldr	r3, [r7, #12]
 8000774:	3301      	adds	r3, #1
 8000776:	60fb      	str	r3, [r7, #12]
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	2b13      	cmp	r3, #19
 800077c:	ddf1      	ble.n	8000762 <main+0x9e>
	}
	printf("\r\n");
 800077e:	4838      	ldr	r0, [pc, #224]	; (8000860 <main+0x19c>)
 8000780:	f003 fe5a 	bl	8004438 <puts>
  uint32_t cnt = 0;
 8000784:	2300      	movs	r3, #0
 8000786:	60bb      	str	r3, [r7, #8]
  while (1)
  {
	if (cnt++ == 2000000)
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	1c5a      	adds	r2, r3, #1
 800078c:	60ba      	str	r2, [r7, #8]
 800078e:	4a36      	ldr	r2, [pc, #216]	; (8000868 <main+0x1a4>)
 8000790:	4293      	cmp	r3, r2
 8000792:	d106      	bne.n	80007a2 <main+0xde>
	{
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000794:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000798:	4834      	ldr	r0, [pc, #208]	; (800086c <main+0x1a8>)
 800079a:	f001 fa87 	bl	8001cac <HAL_GPIO_TogglePin>
		cnt = 0;
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
	}
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if (cs == 1)
 80007a2:	4b33      	ldr	r3, [pc, #204]	; (8000870 <main+0x1ac>)
 80007a4:	781b      	ldrb	r3, [r3, #0]
 80007a6:	2b01      	cmp	r3, #1
 80007a8:	d118      	bne.n	80007dc <main+0x118>
	{
		busy = 1;
 80007aa:	4b32      	ldr	r3, [pc, #200]	; (8000874 <main+0x1b0>)
 80007ac:	2201      	movs	r2, #1
 80007ae:	701a      	strb	r2, [r3, #0]
		cs = 0;
 80007b0:	4b2f      	ldr	r3, [pc, #188]	; (8000870 <main+0x1ac>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_TransmitReceive_DMA(&hspi2, tx, rx, 2) != HAL_OK)
 80007b6:	2302      	movs	r3, #2
 80007b8:	4a25      	ldr	r2, [pc, #148]	; (8000850 <main+0x18c>)
 80007ba:	4924      	ldr	r1, [pc, #144]	; (800084c <main+0x188>)
 80007bc:	482e      	ldr	r0, [pc, #184]	; (8000878 <main+0x1b4>)
 80007be:	f002 fbbf 	bl	8002f40 <HAL_SPI_TransmitReceive_DMA>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d003      	beq.n	80007d0 <main+0x10c>
		{
			printf("TR dma fail \r\n");
 80007c8:	482c      	ldr	r0, [pc, #176]	; (800087c <main+0x1b8>)
 80007ca:	f003 fe35 	bl	8004438 <puts>
 80007ce:	e002      	b.n	80007d6 <main+0x112>
		}
		else
		{
			printf("TR dma succ \r\n");
 80007d0:	482b      	ldr	r0, [pc, #172]	; (8000880 <main+0x1bc>)
 80007d2:	f003 fe31 	bl	8004438 <puts>

//		while (busy)
//		{
//			HAL_Delay(1);
//		}
		printf("exit \r\n");
 80007d6:	482b      	ldr	r0, [pc, #172]	; (8000884 <main+0x1c0>)
 80007d8:	f003 fe2e 	bl	8004438 <puts>
//		}
//		hspi2.State = HAL_SPI_STATE_READY;

	}

	if (cs == 2)
 80007dc:	4b24      	ldr	r3, [pc, #144]	; (8000870 <main+0x1ac>)
 80007de:	781b      	ldrb	r3, [r3, #0]
 80007e0:	2b02      	cmp	r3, #2
 80007e2:	d1d1      	bne.n	8000788 <main+0xc4>
	{
		cs = 0;
 80007e4:	4b22      	ldr	r3, [pc, #136]	; (8000870 <main+0x1ac>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	701a      	strb	r2, [r3, #0]
		printf("---------------tx----------------- \r\n");
 80007ea:	481b      	ldr	r0, [pc, #108]	; (8000858 <main+0x194>)
 80007ec:	f003 fe24 	bl	8004438 <puts>
		for (int i=0;i<20;i++)
 80007f0:	2300      	movs	r3, #0
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	e00a      	b.n	800080c <main+0x148>
		{
		  printf("%d ", tx[i]);
 80007f6:	4a15      	ldr	r2, [pc, #84]	; (800084c <main+0x188>)
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	4413      	add	r3, r2
 80007fc:	781b      	ldrb	r3, [r3, #0]
 80007fe:	4619      	mov	r1, r3
 8000800:	4816      	ldr	r0, [pc, #88]	; (800085c <main+0x198>)
 8000802:	f003 fda5 	bl	8004350 <iprintf>
		for (int i=0;i<20;i++)
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	3301      	adds	r3, #1
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]
 800080e:	2b13      	cmp	r3, #19
 8000810:	ddf1      	ble.n	80007f6 <main+0x132>
		}
		printf("\r\n");
 8000812:	4813      	ldr	r0, [pc, #76]	; (8000860 <main+0x19c>)
 8000814:	f003 fe10 	bl	8004438 <puts>

		printf("---------------rx----------------- \r\n");
 8000818:	4812      	ldr	r0, [pc, #72]	; (8000864 <main+0x1a0>)
 800081a:	f003 fe0d 	bl	8004438 <puts>
		for (int i=0;i<20;i++)
 800081e:	2300      	movs	r3, #0
 8000820:	603b      	str	r3, [r7, #0]
 8000822:	e00a      	b.n	800083a <main+0x176>
		{
		  printf("%d ", rx[i]);
 8000824:	4a0a      	ldr	r2, [pc, #40]	; (8000850 <main+0x18c>)
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	4413      	add	r3, r2
 800082a:	781b      	ldrb	r3, [r3, #0]
 800082c:	4619      	mov	r1, r3
 800082e:	480b      	ldr	r0, [pc, #44]	; (800085c <main+0x198>)
 8000830:	f003 fd8e 	bl	8004350 <iprintf>
		for (int i=0;i<20;i++)
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	3301      	adds	r3, #1
 8000838:	603b      	str	r3, [r7, #0]
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	2b13      	cmp	r3, #19
 800083e:	ddf1      	ble.n	8000824 <main+0x160>
		}
		printf("\r\n");
 8000840:	4807      	ldr	r0, [pc, #28]	; (8000860 <main+0x19c>)
 8000842:	f003 fdf9 	bl	8004438 <puts>
	if (cnt++ == 2000000)
 8000846:	e79f      	b.n	8000788 <main+0xc4>
 8000848:	080051f8 	.word	0x080051f8
 800084c:	2000008c 	.word	0x2000008c
 8000850:	200000a0 	.word	0x200000a0
 8000854:	08005204 	.word	0x08005204
 8000858:	08005248 	.word	0x08005248
 800085c:	08005270 	.word	0x08005270
 8000860:	08005274 	.word	0x08005274
 8000864:	08005278 	.word	0x08005278
 8000868:	001e8480 	.word	0x001e8480
 800086c:	48000400 	.word	0x48000400
 8000870:	200000b4 	.word	0x200000b4
 8000874:	200000b5 	.word	0x200000b5
 8000878:	200000c4 	.word	0x200000c4
 800087c:	080052a0 	.word	0x080052a0
 8000880:	080052b0 	.word	0x080052b0
 8000884:	080052c0 	.word	0x080052c0

08000888 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b0a4      	sub	sp, #144	; 0x90
 800088c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000892:	2244      	movs	r2, #68	; 0x44
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f003 fd52 	bl	8004340 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80008a0:	2200      	movs	r2, #0
 80008a2:	601a      	str	r2, [r3, #0]
 80008a4:	605a      	str	r2, [r3, #4]
 80008a6:	609a      	str	r2, [r3, #8]
 80008a8:	60da      	str	r2, [r3, #12]
 80008aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008ac:	1d3b      	adds	r3, r7, #4
 80008ae:	2234      	movs	r2, #52	; 0x34
 80008b0:	2100      	movs	r1, #0
 80008b2:	4618      	mov	r0, r3
 80008b4:	f003 fd44 	bl	8004340 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80008b8:	f001 fa2a 	bl	8001d10 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 80008bc:	4b2e      	ldr	r3, [pc, #184]	; (8000978 <SystemClock_Config+0xf0>)
 80008be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80008c2:	4a2d      	ldr	r2, [pc, #180]	; (8000978 <SystemClock_Config+0xf0>)
 80008c4:	f023 0318 	bic.w	r3, r3, #24
 80008c8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80008cc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80008d0:	f001 fa3c 	bl	8001d4c <HAL_PWREx_ControlVoltageScaling>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <SystemClock_Config+0x56>
  {
    Error_Handler();
 80008da:	f000 f8bf 	bl	8000a5c <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80008de:	2314      	movs	r3, #20
 80008e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008e2:	2301      	movs	r3, #1
 80008e4:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80008e6:	2301      	movs	r3, #1
 80008e8:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80008ee:	2360      	movs	r3, #96	; 0x60
 80008f0:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008f2:	2302      	movs	r3, #2
 80008f4:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80008f6:	2301      	movs	r3, #1
 80008f8:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.PLL.PLLM = 1;
 80008fa:	2301      	movs	r3, #1
 80008fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLN = 40;
 8000900:	2328      	movs	r3, #40	; 0x28
 8000902:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000906:	2302      	movs	r3, #2
 8000908:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800090c:	2302      	movs	r3, #2
 800090e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000912:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000916:	4618      	mov	r0, r3
 8000918:	f001 fa6e 	bl	8001df8 <HAL_RCC_OscConfig>
 800091c:	4603      	mov	r3, r0
 800091e:	2b00      	cmp	r3, #0
 8000920:	d001      	beq.n	8000926 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000922:	f000 f89b 	bl	8000a5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000926:	230f      	movs	r3, #15
 8000928:	63bb      	str	r3, [r7, #56]	; 0x38
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800092a:	2303      	movs	r3, #3
 800092c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092e:	2300      	movs	r3, #0
 8000930:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000932:	2300      	movs	r3, #0
 8000934:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000936:	2300      	movs	r3, #0
 8000938:	64bb      	str	r3, [r7, #72]	; 0x48

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800093a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800093e:	2104      	movs	r1, #4
 8000940:	4618      	mov	r0, r3
 8000942:	f001 febf 	bl	80026c4 <HAL_RCC_ClockConfig>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800094c:	f000 f886 	bl	8000a5c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000950:	2302      	movs	r3, #2
 8000952:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000954:	2300      	movs	r3, #0
 8000956:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000958:	1d3b      	adds	r3, r7, #4
 800095a:	4618      	mov	r0, r3
 800095c:	f002 f8b6 	bl	8002acc <HAL_RCCEx_PeriphCLKConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8000966:	f000 f879 	bl	8000a5c <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800096a:	f002 fa35 	bl	8002dd8 <HAL_RCCEx_EnableMSIPLLMode>
}
 800096e:	bf00      	nop
 8000970:	3790      	adds	r7, #144	; 0x90
 8000972:	46bd      	mov	sp, r7
 8000974:	bd80      	pop	{r7, pc}
 8000976:	bf00      	nop
 8000978:	40021000 	.word	0x40021000

0800097c <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b082      	sub	sp, #8
 8000980:	af00      	add	r7, sp, #0
 8000982:	6078      	str	r0, [r7, #4]
	printf("txrx CB \r\n");
 8000984:	4806      	ldr	r0, [pc, #24]	; (80009a0 <HAL_SPI_TxRxCpltCallback+0x24>)
 8000986:	f003 fd57 	bl	8004438 <puts>

	busy = 0;
 800098a:	4b06      	ldr	r3, [pc, #24]	; (80009a4 <HAL_SPI_TxRxCpltCallback+0x28>)
 800098c:	2200      	movs	r2, #0
 800098e:	701a      	strb	r2, [r3, #0]
	cs = 2;
 8000990:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <HAL_SPI_TxRxCpltCallback+0x2c>)
 8000992:	2202      	movs	r2, #2
 8000994:	701a      	strb	r2, [r3, #0]
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	080052c8 	.word	0x080052c8
 80009a4:	200000b5 	.word	0x200000b5
 80009a8:	200000b4 	.word	0x200000b4

080009ac <HAL_SPI_RxCpltCallback>:
	cs = 2;
	tx_flag = 0;
}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b082      	sub	sp, #8
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
	printf("rx CB \r\n");
 80009b4:	4808      	ldr	r0, [pc, #32]	; (80009d8 <HAL_SPI_RxCpltCallback+0x2c>)
 80009b6:	f003 fd3f 	bl	8004438 <puts>
	if (rx[0]==4)
 80009ba:	4b08      	ldr	r3, [pc, #32]	; (80009dc <HAL_SPI_RxCpltCallback+0x30>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b04      	cmp	r3, #4
 80009c0:	d105      	bne.n	80009ce <HAL_SPI_RxCpltCallback+0x22>
	{
		rx_flag = 0;
 80009c2:	4b07      	ldr	r3, [pc, #28]	; (80009e0 <HAL_SPI_RxCpltCallback+0x34>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	701a      	strb	r2, [r3, #0]
		tx_flag = 1;
 80009c8:	4b06      	ldr	r3, [pc, #24]	; (80009e4 <HAL_SPI_RxCpltCallback+0x38>)
 80009ca:	2201      	movs	r2, #1
 80009cc:	701a      	strb	r2, [r3, #0]
	}
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	080052dc 	.word	0x080052dc
 80009dc:	200000a0 	.word	0x200000a0
 80009e0:	200000b6 	.word	0x200000b6
 80009e4:	200000b7 	.word	0x200000b7

080009e8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b082      	sub	sp, #8
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	4603      	mov	r3, r0
 80009f0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_1)
 80009f2:	88fb      	ldrh	r3, [r7, #6]
 80009f4:	2b02      	cmp	r3, #2
 80009f6:	d109      	bne.n	8000a0c <HAL_GPIO_EXTI_Callback+0x24>
	{
		printf("ss! \r\n");
 80009f8:	4806      	ldr	r0, [pc, #24]	; (8000a14 <HAL_GPIO_EXTI_Callback+0x2c>)
 80009fa:	f003 fd1d 	bl	8004438 <puts>
		cs = 1;
 80009fe:	4b06      	ldr	r3, [pc, #24]	; (8000a18 <HAL_GPIO_EXTI_Callback+0x30>)
 8000a00:	2201      	movs	r2, #1
 8000a02:	701a      	strb	r2, [r3, #0]
		rx_flag = 1;
 8000a04:	4b05      	ldr	r3, [pc, #20]	; (8000a1c <HAL_GPIO_EXTI_Callback+0x34>)
 8000a06:	2201      	movs	r2, #1
 8000a08:	701a      	strb	r2, [r3, #0]
	}
	return;
 8000a0a:	bf00      	nop
 8000a0c:	bf00      	nop
}
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	080052e4 	.word	0x080052e4
 8000a18:	200000b4 	.word	0x200000b4
 8000a1c:	200000b6 	.word	0x200000b6

08000a20 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b084      	sub	sp, #16
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]
	HAL_SPI_StateTypeDef state = HAL_SPI_GetState(hspi);
 8000a28:	6878      	ldr	r0, [r7, #4]
 8000a2a:	f002 fd29 	bl	8003480 <HAL_SPI_GetState>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	73fb      	strb	r3, [r7, #15]
	uint32_t code = HAL_SPI_GetError(hspi);
 8000a32:	6878      	ldr	r0, [r7, #4]
 8000a34:	f002 fd32 	bl	800349c <HAL_SPI_GetError>
 8000a38:	60b8      	str	r0, [r7, #8]
	printf("spi error \r\n state : %d / error code : %ld \r\n", state, code);
 8000a3a:	7bfb      	ldrb	r3, [r7, #15]
 8000a3c:	68ba      	ldr	r2, [r7, #8]
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4804      	ldr	r0, [pc, #16]	; (8000a54 <HAL_SPI_ErrorCallback+0x34>)
 8000a42:	f003 fc85 	bl	8004350 <iprintf>
	busy = 0;
 8000a46:	4b04      	ldr	r3, [pc, #16]	; (8000a58 <HAL_SPI_ErrorCallback+0x38>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	701a      	strb	r2, [r3, #0]
}
 8000a4c:	bf00      	nop
 8000a4e:	3710      	adds	r7, #16
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	080052ec 	.word	0x080052ec
 8000a58:	200000b5 	.word	0x200000b5

08000a5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  printf("error !!! \r\n");
 8000a60:	4802      	ldr	r0, [pc, #8]	; (8000a6c <Error_Handler+0x10>)
 8000a62:	f003 fce9 	bl	8004438 <puts>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a66:	b672      	cpsid	i
	__disable_irq();
  while (1)
 8000a68:	e7fe      	b.n	8000a68 <Error_Handler+0xc>
 8000a6a:	bf00      	nop
 8000a6c:	0800531c 	.word	0x0800531c

08000a70 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_rx;
DMA_HandleTypeDef hdma_spi2_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8000a74:	4b19      	ldr	r3, [pc, #100]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000a76:	4a1a      	ldr	r2, [pc, #104]	; (8000ae0 <MX_SPI1_Init+0x70>)
 8000a78:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_SLAVE;
 8000a7a:	4b18      	ldr	r3, [pc, #96]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000a80:	4b16      	ldr	r3, [pc, #88]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a86:	4b15      	ldr	r3, [pc, #84]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000a88:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000a8c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a8e:	4b13      	ldr	r3, [pc, #76]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000a94:	4b11      	ldr	r3, [pc, #68]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000a96:	2201      	movs	r2, #1
 8000a98:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000a9a:	4b10      	ldr	r3, [pc, #64]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000a9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000aa0:	619a      	str	r2, [r3, #24]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000aa2:	4b0e      	ldr	r3, [pc, #56]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000aae:	4b0b      	ldr	r3, [pc, #44]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000ab6:	2207      	movs	r2, #7
 8000ab8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000aba:	4b08      	ldr	r3, [pc, #32]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ac6:	4805      	ldr	r0, [pc, #20]	; (8000adc <MX_SPI1_Init+0x6c>)
 8000ac8:	f002 f996 	bl	8002df8 <HAL_SPI_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_SPI1_Init+0x66>
  {
    Error_Handler();
 8000ad2:	f7ff ffc3 	bl	8000a5c <Error_Handler>
  }

}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	20000170 	.word	0x20000170
 8000ae0:	40013000 	.word	0x40013000

08000ae4 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8000ae8:	4b19      	ldr	r3, [pc, #100]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000aea:	4a1a      	ldr	r2, [pc, #104]	; (8000b54 <MX_SPI2_Init+0x70>)
 8000aec:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_SLAVE;
 8000aee:	4b18      	ldr	r3, [pc, #96]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000af4:	4b16      	ldr	r3, [pc, #88]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000afa:	4b15      	ldr	r3, [pc, #84]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000afc:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000b00:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b02:	4b13      	ldr	r3, [pc, #76]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000b08:	4b11      	ldr	r3, [pc, #68]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000b0e:	4b10      	ldr	r3, [pc, #64]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000b10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000b14:	619a      	str	r2, [r3, #24]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b16:	4b0e      	ldr	r3, [pc, #56]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000b1c:	4b0c      	ldr	r3, [pc, #48]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b22:	4b0b      	ldr	r3, [pc, #44]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000b28:	4b09      	ldr	r3, [pc, #36]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000b2a:	2207      	movs	r2, #7
 8000b2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b2e:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000b34:	4b06      	ldr	r3, [pc, #24]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000b3a:	4805      	ldr	r0, [pc, #20]	; (8000b50 <MX_SPI2_Init+0x6c>)
 8000b3c:	f002 f95c 	bl	8002df8 <HAL_SPI_Init>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_SPI2_Init+0x66>
  {
    Error_Handler();
 8000b46:	f7ff ff89 	bl	8000a5c <Error_Handler>
  }

}
 8000b4a:	bf00      	nop
 8000b4c:	bd80      	pop	{r7, pc}
 8000b4e:	bf00      	nop
 8000b50:	200000c4 	.word	0x200000c4
 8000b54:	40003800 	.word	0x40003800

08000b58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b08c      	sub	sp, #48	; 0x30
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b60:	f107 031c 	add.w	r3, r7, #28
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
 8000b6c:	60da      	str	r2, [r3, #12]
 8000b6e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	4a98      	ldr	r2, [pc, #608]	; (8000dd8 <HAL_SPI_MspInit+0x280>)
 8000b76:	4293      	cmp	r3, r2
 8000b78:	f040 8084 	bne.w	8000c84 <HAL_SPI_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b7c:	4b97      	ldr	r3, [pc, #604]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000b7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b80:	4a96      	ldr	r2, [pc, #600]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000b82:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b86:	6613      	str	r3, [r2, #96]	; 0x60
 8000b88:	4b94      	ldr	r3, [pc, #592]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000b8a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b8c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b90:	61bb      	str	r3, [r7, #24]
 8000b92:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b94:	4b91      	ldr	r3, [pc, #580]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000b96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b98:	4a90      	ldr	r2, [pc, #576]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000b9a:	f043 0301 	orr.w	r3, r3, #1
 8000b9e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ba0:	4b8e      	ldr	r3, [pc, #568]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000ba2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ba4:	f003 0301 	and.w	r3, r3, #1
 8000ba8:	617b      	str	r3, [r7, #20]
 8000baa:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8000bac:	23c2      	movs	r3, #194	; 0xc2
 8000bae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb0:	2302      	movs	r3, #2
 8000bb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bb8:	2303      	movs	r3, #3
 8000bba:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bbc:	2305      	movs	r3, #5
 8000bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc0:	f107 031c 	add.w	r3, r7, #28
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000bca:	f000 fee5 	bl	8001998 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 8000bce:	4b84      	ldr	r3, [pc, #528]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000bd0:	4a84      	ldr	r2, [pc, #528]	; (8000de4 <HAL_SPI_MspInit+0x28c>)
 8000bd2:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_1;
 8000bd4:	4b82      	ldr	r3, [pc, #520]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bda:	4b81      	ldr	r3, [pc, #516]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000be0:	4b7f      	ldr	r3, [pc, #508]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000be6:	4b7e      	ldr	r3, [pc, #504]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000be8:	2280      	movs	r2, #128	; 0x80
 8000bea:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bec:	4b7c      	ldr	r3, [pc, #496]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000bf2:	4b7b      	ldr	r3, [pc, #492]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000bf8:	4b79      	ldr	r3, [pc, #484]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000bfe:	4b78      	ldr	r3, [pc, #480]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000c04:	4876      	ldr	r0, [pc, #472]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000c06:	f000 fc8f 	bl	8001528 <HAL_DMA_Init>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8000c10:	f7ff ff24 	bl	8000a5c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4a72      	ldr	r2, [pc, #456]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000c18:	659a      	str	r2, [r3, #88]	; 0x58
 8000c1a:	4a71      	ldr	r2, [pc, #452]	; (8000de0 <HAL_SPI_MspInit+0x288>)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8000c20:	4b71      	ldr	r3, [pc, #452]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c22:	4a72      	ldr	r2, [pc, #456]	; (8000dec <HAL_SPI_MspInit+0x294>)
 8000c24:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8000c26:	4b70      	ldr	r3, [pc, #448]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c28:	2201      	movs	r2, #1
 8000c2a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000c2c:	4b6e      	ldr	r3, [pc, #440]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c2e:	2210      	movs	r2, #16
 8000c30:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000c32:	4b6d      	ldr	r3, [pc, #436]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c34:	2200      	movs	r2, #0
 8000c36:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000c38:	4b6b      	ldr	r3, [pc, #428]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c3a:	2280      	movs	r2, #128	; 0x80
 8000c3c:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000c3e:	4b6a      	ldr	r3, [pc, #424]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c44:	4b68      	ldr	r3, [pc, #416]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c46:	2200      	movs	r2, #0
 8000c48:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000c4a:	4b67      	ldr	r3, [pc, #412]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000c50:	4b65      	ldr	r3, [pc, #404]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000c56:	4864      	ldr	r0, [pc, #400]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c58:	f000 fc66 	bl	8001528 <HAL_DMA_Init>
 8000c5c:	4603      	mov	r3, r0
 8000c5e:	2b00      	cmp	r3, #0
 8000c60:	d001      	beq.n	8000c66 <HAL_SPI_MspInit+0x10e>
    {
      Error_Handler();
 8000c62:	f7ff fefb 	bl	8000a5c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4a5f      	ldr	r2, [pc, #380]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c6a:	655a      	str	r2, [r3, #84]	; 0x54
 8000c6c:	4a5e      	ldr	r2, [pc, #376]	; (8000de8 <HAL_SPI_MspInit+0x290>)
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2100      	movs	r1, #0
 8000c76:	2023      	movs	r0, #35	; 0x23
 8000c78:	f000 fc1f 	bl	80014ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000c7c:	2023      	movs	r0, #35	; 0x23
 8000c7e:	f000 fc38 	bl	80014f2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000c82:	e0a4      	b.n	8000dce <HAL_SPI_MspInit+0x276>
  else if(spiHandle->Instance==SPI2)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4a59      	ldr	r2, [pc, #356]	; (8000df0 <HAL_SPI_MspInit+0x298>)
 8000c8a:	4293      	cmp	r3, r2
 8000c8c:	f040 809f 	bne.w	8000dce <HAL_SPI_MspInit+0x276>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000c90:	4b52      	ldr	r3, [pc, #328]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c94:	4a51      	ldr	r2, [pc, #324]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000c96:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c9a:	6593      	str	r3, [r2, #88]	; 0x58
 8000c9c:	4b4f      	ldr	r3, [pc, #316]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000c9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ca0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ca4:	613b      	str	r3, [r7, #16]
 8000ca6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ca8:	4b4c      	ldr	r3, [pc, #304]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000caa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cac:	4a4b      	ldr	r2, [pc, #300]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000cae:	f043 0304 	orr.w	r3, r3, #4
 8000cb2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000cb4:	4b49      	ldr	r3, [pc, #292]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000cb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cb8:	f003 0304 	and.w	r3, r3, #4
 8000cbc:	60fb      	str	r3, [r7, #12]
 8000cbe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cc0:	4b46      	ldr	r3, [pc, #280]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000cc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cc4:	4a45      	ldr	r2, [pc, #276]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000cc6:	f043 0302 	orr.w	r3, r3, #2
 8000cca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ccc:	4b43      	ldr	r3, [pc, #268]	; (8000ddc <HAL_SPI_MspInit+0x284>)
 8000cce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000cd0:	f003 0302 	and.w	r3, r3, #2
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000cd8:	230c      	movs	r3, #12
 8000cda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ce4:	2303      	movs	r3, #3
 8000ce6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000ce8:	2305      	movs	r3, #5
 8000cea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000cec:	f107 031c 	add.w	r3, r7, #28
 8000cf0:	4619      	mov	r1, r3
 8000cf2:	4840      	ldr	r0, [pc, #256]	; (8000df4 <HAL_SPI_MspInit+0x29c>)
 8000cf4:	f000 fe50 	bl	8001998 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000cf8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000cfc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cfe:	2302      	movs	r3, #2
 8000d00:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d02:	2300      	movs	r3, #0
 8000d04:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d06:	2303      	movs	r3, #3
 8000d08:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d0a:	2305      	movs	r3, #5
 8000d0c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d0e:	f107 031c 	add.w	r3, r7, #28
 8000d12:	4619      	mov	r1, r3
 8000d14:	4838      	ldr	r0, [pc, #224]	; (8000df8 <HAL_SPI_MspInit+0x2a0>)
 8000d16:	f000 fe3f 	bl	8001998 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8000d1a:	4b38      	ldr	r3, [pc, #224]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d1c:	4a38      	ldr	r2, [pc, #224]	; (8000e00 <HAL_SPI_MspInit+0x2a8>)
 8000d1e:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8000d20:	4b36      	ldr	r3, [pc, #216]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d22:	2201      	movs	r2, #1
 8000d24:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d26:	4b35      	ldr	r3, [pc, #212]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d2c:	4b33      	ldr	r3, [pc, #204]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000d32:	4b32      	ldr	r3, [pc, #200]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d34:	2280      	movs	r2, #128	; 0x80
 8000d36:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d38:	4b30      	ldr	r3, [pc, #192]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d3e:	4b2f      	ldr	r3, [pc, #188]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8000d44:	4b2d      	ldr	r3, [pc, #180]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000d4a:	4b2c      	ldr	r3, [pc, #176]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000d50:	482a      	ldr	r0, [pc, #168]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d52:	f000 fbe9 	bl	8001528 <HAL_DMA_Init>
 8000d56:	4603      	mov	r3, r0
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d001      	beq.n	8000d60 <HAL_SPI_MspInit+0x208>
      Error_Handler();
 8000d5c:	f7ff fe7e 	bl	8000a5c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	4a26      	ldr	r2, [pc, #152]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d64:	659a      	str	r2, [r3, #88]	; 0x58
 8000d66:	4a25      	ldr	r2, [pc, #148]	; (8000dfc <HAL_SPI_MspInit+0x2a4>)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8000d6c:	4b25      	ldr	r3, [pc, #148]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000d6e:	4a26      	ldr	r2, [pc, #152]	; (8000e08 <HAL_SPI_MspInit+0x2b0>)
 8000d70:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8000d72:	4b24      	ldr	r3, [pc, #144]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000d74:	2201      	movs	r2, #1
 8000d76:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000d78:	4b22      	ldr	r3, [pc, #136]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000d7a:	2210      	movs	r2, #16
 8000d7c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d7e:	4b21      	ldr	r3, [pc, #132]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000d80:	2200      	movs	r2, #0
 8000d82:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000d84:	4b1f      	ldr	r3, [pc, #124]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000d86:	2280      	movs	r2, #128	; 0x80
 8000d88:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000d8a:	4b1e      	ldr	r3, [pc, #120]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000d90:	4b1c      	ldr	r3, [pc, #112]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000d96:	4b1b      	ldr	r3, [pc, #108]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000d9c:	4b19      	ldr	r3, [pc, #100]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000d9e:	2200      	movs	r2, #0
 8000da0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000da2:	4818      	ldr	r0, [pc, #96]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000da4:	f000 fbc0 	bl	8001528 <HAL_DMA_Init>
 8000da8:	4603      	mov	r3, r0
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d001      	beq.n	8000db2 <HAL_SPI_MspInit+0x25a>
      Error_Handler();
 8000dae:	f7ff fe55 	bl	8000a5c <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	4a13      	ldr	r2, [pc, #76]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000db6:	655a      	str	r2, [r3, #84]	; 0x54
 8000db8:	4a12      	ldr	r2, [pc, #72]	; (8000e04 <HAL_SPI_MspInit+0x2ac>)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	2024      	movs	r0, #36	; 0x24
 8000dc4:	f000 fb79 	bl	80014ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000dc8:	2024      	movs	r0, #36	; 0x24
 8000dca:	f000 fb92 	bl	80014f2 <HAL_NVIC_EnableIRQ>
}
 8000dce:	bf00      	nop
 8000dd0:	3730      	adds	r7, #48	; 0x30
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	bd80      	pop	{r7, pc}
 8000dd6:	bf00      	nop
 8000dd8:	40013000 	.word	0x40013000
 8000ddc:	40021000 	.word	0x40021000
 8000de0:	200001d4 	.word	0x200001d4
 8000de4:	4002001c 	.word	0x4002001c
 8000de8:	20000264 	.word	0x20000264
 8000dec:	40020030 	.word	0x40020030
 8000df0:	40003800 	.word	0x40003800
 8000df4:	48000800 	.word	0x48000800
 8000df8:	48000400 	.word	0x48000400
 8000dfc:	20000128 	.word	0x20000128
 8000e00:	40020044 	.word	0x40020044
 8000e04:	2000021c 	.word	0x2000021c
 8000e08:	40020058 	.word	0x40020058

08000e0c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e12:	4b0f      	ldr	r3, [pc, #60]	; (8000e50 <HAL_MspInit+0x44>)
 8000e14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e16:	4a0e      	ldr	r2, [pc, #56]	; (8000e50 <HAL_MspInit+0x44>)
 8000e18:	f043 0301 	orr.w	r3, r3, #1
 8000e1c:	6613      	str	r3, [r2, #96]	; 0x60
 8000e1e:	4b0c      	ldr	r3, [pc, #48]	; (8000e50 <HAL_MspInit+0x44>)
 8000e20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e22:	f003 0301 	and.w	r3, r3, #1
 8000e26:	607b      	str	r3, [r7, #4]
 8000e28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e2a:	4b09      	ldr	r3, [pc, #36]	; (8000e50 <HAL_MspInit+0x44>)
 8000e2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e2e:	4a08      	ldr	r2, [pc, #32]	; (8000e50 <HAL_MspInit+0x44>)
 8000e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e34:	6593      	str	r3, [r2, #88]	; 0x58
 8000e36:	4b06      	ldr	r3, [pc, #24]	; (8000e50 <HAL_MspInit+0x44>)
 8000e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e3e:	603b      	str	r3, [r7, #0]
 8000e40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e42:	bf00      	nop
 8000e44:	370c      	adds	r7, #12
 8000e46:	46bd      	mov	sp, r7
 8000e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	40021000 	.word	0x40021000

08000e54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e54:	b480      	push	{r7}
 8000e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e58:	e7fe      	b.n	8000e58 <NMI_Handler+0x4>

08000e5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e5a:	b480      	push	{r7}
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e5e:	e7fe      	b.n	8000e5e <HardFault_Handler+0x4>

08000e60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e60:	b480      	push	{r7}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e64:	e7fe      	b.n	8000e64 <MemManage_Handler+0x4>

08000e66 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e6a:	e7fe      	b.n	8000e6a <BusFault_Handler+0x4>

08000e6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e70:	e7fe      	b.n	8000e70 <UsageFault_Handler+0x4>

08000e72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e72:	b480      	push	{r7}
 8000e74:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e76:	bf00      	nop
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7e:	4770      	bx	lr

08000e80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e84:	bf00      	nop
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr

08000e8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e8e:	b480      	push	{r7}
 8000e90:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e92:	bf00      	nop
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ea0:	f000 fa10 	bl	80012c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ea4:	bf00      	nop
 8000ea6:	bd80      	pop	{r7, pc}

08000ea8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000eac:	2002      	movs	r0, #2
 8000eae:	f000 ff17 	bl	8001ce0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000eb2:	bf00      	nop
 8000eb4:	bd80      	pop	{r7, pc}
	...

08000eb8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000ebc:	4802      	ldr	r0, [pc, #8]	; (8000ec8 <DMA1_Channel2_IRQHandler+0x10>)
 8000ebe:	f000 fc8c 	bl	80017da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8000ec2:	bf00      	nop
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	200001d4 	.word	0x200001d4

08000ecc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000ed0:	4802      	ldr	r0, [pc, #8]	; (8000edc <DMA1_Channel3_IRQHandler+0x10>)
 8000ed2:	f000 fc82 	bl	80017da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8000ed6:	bf00      	nop
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	20000264 	.word	0x20000264

08000ee0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000ee4:	4802      	ldr	r0, [pc, #8]	; (8000ef0 <DMA1_Channel4_IRQHandler+0x10>)
 8000ee6:	f000 fc78 	bl	80017da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8000eea:	bf00      	nop
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	20000128 	.word	0x20000128

08000ef4 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000ef8:	4802      	ldr	r0, [pc, #8]	; (8000f04 <DMA1_Channel5_IRQHandler+0x10>)
 8000efa:	f000 fc6e 	bl	80017da <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000efe:	bf00      	nop
 8000f00:	bd80      	pop	{r7, pc}
 8000f02:	bf00      	nop
 8000f04:	2000021c 	.word	0x2000021c

08000f08 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000f0c:	4802      	ldr	r0, [pc, #8]	; (8000f18 <SPI1_IRQHandler+0x10>)
 8000f0e:	f002 f9a3 	bl	8003258 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000f12:	bf00      	nop
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	20000170 	.word	0x20000170

08000f1c <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000f20:	4802      	ldr	r0, [pc, #8]	; (8000f2c <SPI2_IRQHandler+0x10>)
 8000f22:	f002 f999 	bl	8003258 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000f26:	bf00      	nop
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	bf00      	nop
 8000f2c:	200000c4 	.word	0x200000c4

08000f30 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b086      	sub	sp, #24
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	60f8      	str	r0, [r7, #12]
 8000f38:	60b9      	str	r1, [r7, #8]
 8000f3a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	617b      	str	r3, [r7, #20]
 8000f40:	e00a      	b.n	8000f58 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000f42:	f3af 8000 	nop.w
 8000f46:	4601      	mov	r1, r0
 8000f48:	68bb      	ldr	r3, [r7, #8]
 8000f4a:	1c5a      	adds	r2, r3, #1
 8000f4c:	60ba      	str	r2, [r7, #8]
 8000f4e:	b2ca      	uxtb	r2, r1
 8000f50:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f52:	697b      	ldr	r3, [r7, #20]
 8000f54:	3301      	adds	r3, #1
 8000f56:	617b      	str	r3, [r7, #20]
 8000f58:	697a      	ldr	r2, [r7, #20]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	429a      	cmp	r2, r3
 8000f5e:	dbf0      	blt.n	8000f42 <_read+0x12>
	}

return len;
 8000f60:	687b      	ldr	r3, [r7, #4]
}
 8000f62:	4618      	mov	r0, r3
 8000f64:	3718      	adds	r7, #24
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}

08000f6a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f6a:	b580      	push	{r7, lr}
 8000f6c:	b086      	sub	sp, #24
 8000f6e:	af00      	add	r7, sp, #0
 8000f70:	60f8      	str	r0, [r7, #12]
 8000f72:	60b9      	str	r1, [r7, #8]
 8000f74:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]
 8000f7a:	e009      	b.n	8000f90 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000f7c:	68bb      	ldr	r3, [r7, #8]
 8000f7e:	1c5a      	adds	r2, r3, #1
 8000f80:	60ba      	str	r2, [r7, #8]
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff fb8b 	bl	80006a0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f8a:	697b      	ldr	r3, [r7, #20]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	617b      	str	r3, [r7, #20]
 8000f90:	697a      	ldr	r2, [r7, #20]
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	429a      	cmp	r2, r3
 8000f96:	dbf1      	blt.n	8000f7c <_write+0x12>
	}
	return len;
 8000f98:	687b      	ldr	r3, [r7, #4]
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <_close>:

int _close(int file)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	b083      	sub	sp, #12
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	6078      	str	r0, [r7, #4]
	return -1;
 8000faa:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fae:	4618      	mov	r0, r3
 8000fb0:	370c      	adds	r7, #12
 8000fb2:	46bd      	mov	sp, r7
 8000fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb8:	4770      	bx	lr

08000fba <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fba:	b480      	push	{r7}
 8000fbc:	b083      	sub	sp, #12
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
 8000fc2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000fca:	605a      	str	r2, [r3, #4]
	return 0;
 8000fcc:	2300      	movs	r3, #0
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	370c      	adds	r7, #12
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr

08000fda <_isatty>:

int _isatty(int file)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
	return 1;
 8000fe2:	2301      	movs	r3, #1
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	370c      	adds	r7, #12
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fee:	4770      	bx	lr

08000ff0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	b085      	sub	sp, #20
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	60f8      	str	r0, [r7, #12]
 8000ff8:	60b9      	str	r1, [r7, #8]
 8000ffa:	607a      	str	r2, [r7, #4]
	return 0;
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3714      	adds	r7, #20
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr
	...

0800100c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b086      	sub	sp, #24
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001014:	4a14      	ldr	r2, [pc, #80]	; (8001068 <_sbrk+0x5c>)
 8001016:	4b15      	ldr	r3, [pc, #84]	; (800106c <_sbrk+0x60>)
 8001018:	1ad3      	subs	r3, r2, r3
 800101a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001020:	4b13      	ldr	r3, [pc, #76]	; (8001070 <_sbrk+0x64>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d102      	bne.n	800102e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001028:	4b11      	ldr	r3, [pc, #68]	; (8001070 <_sbrk+0x64>)
 800102a:	4a12      	ldr	r2, [pc, #72]	; (8001074 <_sbrk+0x68>)
 800102c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800102e:	4b10      	ldr	r3, [pc, #64]	; (8001070 <_sbrk+0x64>)
 8001030:	681a      	ldr	r2, [r3, #0]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	4413      	add	r3, r2
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	429a      	cmp	r2, r3
 800103a:	d207      	bcs.n	800104c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800103c:	f003 f956 	bl	80042ec <__errno>
 8001040:	4602      	mov	r2, r0
 8001042:	230c      	movs	r3, #12
 8001044:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8001046:	f04f 33ff 	mov.w	r3, #4294967295
 800104a:	e009      	b.n	8001060 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800104c:	4b08      	ldr	r3, [pc, #32]	; (8001070 <_sbrk+0x64>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001052:	4b07      	ldr	r3, [pc, #28]	; (8001070 <_sbrk+0x64>)
 8001054:	681a      	ldr	r2, [r3, #0]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	4413      	add	r3, r2
 800105a:	4a05      	ldr	r2, [pc, #20]	; (8001070 <_sbrk+0x64>)
 800105c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800105e:	68fb      	ldr	r3, [r7, #12]
}
 8001060:	4618      	mov	r0, r3
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	2000a000 	.word	0x2000a000
 800106c:	00000400 	.word	0x00000400
 8001070:	200000b8 	.word	0x200000b8
 8001074:	20000338 	.word	0x20000338

08001078 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800107c:	4b14      	ldr	r3, [pc, #80]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 800107e:	4a15      	ldr	r2, [pc, #84]	; (80010d4 <MX_USART2_UART_Init+0x5c>)
 8001080:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001082:	4b13      	ldr	r3, [pc, #76]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 8001084:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001088:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800108a:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001090:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001096:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800109c:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 800109e:	220c      	movs	r2, #12
 80010a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010a2:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a8:	4b09      	ldr	r3, [pc, #36]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010ae:	4b08      	ldr	r3, [pc, #32]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010b4:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010ba:	4805      	ldr	r0, [pc, #20]	; (80010d0 <MX_USART2_UART_Init+0x58>)
 80010bc:	f002 fc9c 	bl	80039f8 <HAL_UART_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80010c6:	f7ff fcc9 	bl	8000a5c <Error_Handler>
  }

}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	200002ac 	.word	0x200002ac
 80010d4:	40004400 	.word	0x40004400

080010d8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08a      	sub	sp, #40	; 0x28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a17      	ldr	r2, [pc, #92]	; (8001154 <HAL_UART_MspInit+0x7c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d128      	bne.n	800114c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010fa:	4b17      	ldr	r3, [pc, #92]	; (8001158 <HAL_UART_MspInit+0x80>)
 80010fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010fe:	4a16      	ldr	r2, [pc, #88]	; (8001158 <HAL_UART_MspInit+0x80>)
 8001100:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001104:	6593      	str	r3, [r2, #88]	; 0x58
 8001106:	4b14      	ldr	r3, [pc, #80]	; (8001158 <HAL_UART_MspInit+0x80>)
 8001108:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800110a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110e:	613b      	str	r3, [r7, #16]
 8001110:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b11      	ldr	r3, [pc, #68]	; (8001158 <HAL_UART_MspInit+0x80>)
 8001114:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001116:	4a10      	ldr	r2, [pc, #64]	; (8001158 <HAL_UART_MspInit+0x80>)
 8001118:	f043 0301 	orr.w	r3, r3, #1
 800111c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800111e:	4b0e      	ldr	r3, [pc, #56]	; (8001158 <HAL_UART_MspInit+0x80>)
 8001120:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001122:	f003 0301 	and.w	r3, r3, #1
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800112a:	230c      	movs	r3, #12
 800112c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112e:	2302      	movs	r3, #2
 8001130:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001136:	2303      	movs	r3, #3
 8001138:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800113a:	2307      	movs	r3, #7
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	4619      	mov	r1, r3
 8001144:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001148:	f000 fc26 	bl	8001998 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800114c:	bf00      	nop
 800114e:	3728      	adds	r7, #40	; 0x28
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}
 8001154:	40004400 	.word	0x40004400
 8001158:	40021000 	.word	0x40021000

0800115c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800115c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001194 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001160:	f000 f826 	bl	80011b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001164:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001166:	e003      	b.n	8001170 <LoopCopyDataInit>

08001168 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001168:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800116a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800116c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800116e:	3104      	adds	r1, #4

08001170 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001170:	480a      	ldr	r0, [pc, #40]	; (800119c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001172:	4b0b      	ldr	r3, [pc, #44]	; (80011a0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001174:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001176:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001178:	d3f6      	bcc.n	8001168 <CopyDataInit>
	ldr	r2, =_sbss
 800117a:	4a0a      	ldr	r2, [pc, #40]	; (80011a4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800117c:	e002      	b.n	8001184 <LoopFillZerobss>

0800117e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800117e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001180:	f842 3b04 	str.w	r3, [r2], #4

08001184 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001184:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <LoopForever+0x16>)
	cmp	r2, r3
 8001186:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001188:	d3f9      	bcc.n	800117e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800118a:	f003 f8b5 	bl	80042f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800118e:	f7ff fa99 	bl	80006c4 <main>

08001192 <LoopForever>:

LoopForever:
    b LoopForever
 8001192:	e7fe      	b.n	8001192 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001194:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 8001198:	08005418 	.word	0x08005418
	ldr	r0, =_sdata
 800119c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80011a0:	20000070 	.word	0x20000070
	ldr	r2, =_sbss
 80011a4:	20000070 	.word	0x20000070
	ldr	r3, = _ebss
 80011a8:	20000334 	.word	0x20000334

080011ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80011ac:	e7fe      	b.n	80011ac <ADC1_2_IRQHandler>
	...

080011b0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011b4:	4b17      	ldr	r3, [pc, #92]	; (8001214 <SystemInit+0x64>)
 80011b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80011ba:	4a16      	ldr	r2, [pc, #88]	; (8001214 <SystemInit+0x64>)
 80011bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80011c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80011c4:	4b14      	ldr	r3, [pc, #80]	; (8001218 <SystemInit+0x68>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a13      	ldr	r2, [pc, #76]	; (8001218 <SystemInit+0x68>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80011d0:	4b11      	ldr	r3, [pc, #68]	; (8001218 <SystemInit+0x68>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80011d6:	4b10      	ldr	r3, [pc, #64]	; (8001218 <SystemInit+0x68>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4a0f      	ldr	r2, [pc, #60]	; (8001218 <SystemInit+0x68>)
 80011dc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80011e0:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80011e4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80011e6:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <SystemInit+0x68>)
 80011e8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011ec:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80011ee:	4b0a      	ldr	r3, [pc, #40]	; (8001218 <SystemInit+0x68>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a09      	ldr	r2, [pc, #36]	; (8001218 <SystemInit+0x68>)
 80011f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011f8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80011fa:	4b07      	ldr	r3, [pc, #28]	; (8001218 <SystemInit+0x68>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001200:	4b04      	ldr	r3, [pc, #16]	; (8001214 <SystemInit+0x64>)
 8001202:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001206:	609a      	str	r2, [r3, #8]
#endif
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	e000ed00 	.word	0xe000ed00
 8001218:	40021000 	.word	0x40021000

0800121c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	b082      	sub	sp, #8
 8001220:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001222:	2300      	movs	r3, #0
 8001224:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001226:	2003      	movs	r0, #3
 8001228:	f000 f93c 	bl	80014a4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800122c:	2000      	movs	r0, #0
 800122e:	f000 f80d 	bl	800124c <HAL_InitTick>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d002      	beq.n	800123e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001238:	2301      	movs	r3, #1
 800123a:	71fb      	strb	r3, [r7, #7]
 800123c:	e001      	b.n	8001242 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800123e:	f7ff fde5 	bl	8000e0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001242:	79fb      	ldrb	r3, [r7, #7]
}
 8001244:	4618      	mov	r0, r3
 8001246:	3708      	adds	r7, #8
 8001248:	46bd      	mov	sp, r7
 800124a:	bd80      	pop	{r7, pc}

0800124c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b084      	sub	sp, #16
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001254:	2300      	movs	r3, #0
 8001256:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001258:	4b17      	ldr	r3, [pc, #92]	; (80012b8 <HAL_InitTick+0x6c>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	2b00      	cmp	r3, #0
 800125e:	d023      	beq.n	80012a8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001260:	4b16      	ldr	r3, [pc, #88]	; (80012bc <HAL_InitTick+0x70>)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	4b14      	ldr	r3, [pc, #80]	; (80012b8 <HAL_InitTick+0x6c>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4619      	mov	r1, r3
 800126a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800126e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001272:	fbb2 f3f3 	udiv	r3, r2, r3
 8001276:	4618      	mov	r0, r3
 8001278:	f000 f949 	bl	800150e <HAL_SYSTICK_Config>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d10f      	bne.n	80012a2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2b0f      	cmp	r3, #15
 8001286:	d809      	bhi.n	800129c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001288:	2200      	movs	r2, #0
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	f04f 30ff 	mov.w	r0, #4294967295
 8001290:	f000 f913 	bl	80014ba <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001294:	4a0a      	ldr	r2, [pc, #40]	; (80012c0 <HAL_InitTick+0x74>)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	6013      	str	r3, [r2, #0]
 800129a:	e007      	b.n	80012ac <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	73fb      	strb	r3, [r7, #15]
 80012a0:	e004      	b.n	80012ac <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	73fb      	strb	r3, [r7, #15]
 80012a6:	e001      	b.n	80012ac <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80012a8:	2301      	movs	r3, #1
 80012aa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80012ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80012ae:	4618      	mov	r0, r3
 80012b0:	3710      	adds	r7, #16
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000008 	.word	0x20000008
 80012bc:	20000000 	.word	0x20000000
 80012c0:	20000004 	.word	0x20000004

080012c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012c8:	4b06      	ldr	r3, [pc, #24]	; (80012e4 <HAL_IncTick+0x20>)
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <HAL_IncTick+0x24>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	4413      	add	r3, r2
 80012d4:	4a04      	ldr	r2, [pc, #16]	; (80012e8 <HAL_IncTick+0x24>)
 80012d6:	6013      	str	r3, [r2, #0]
}
 80012d8:	bf00      	nop
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	20000008 	.word	0x20000008
 80012e8:	2000032c 	.word	0x2000032c

080012ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  return uwTick;
 80012f0:	4b03      	ldr	r3, [pc, #12]	; (8001300 <HAL_GetTick+0x14>)
 80012f2:	681b      	ldr	r3, [r3, #0]
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
 80012fe:	bf00      	nop
 8001300:	2000032c 	.word	0x2000032c

08001304 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001304:	b480      	push	{r7}
 8001306:	b085      	sub	sp, #20
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001314:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <__NVIC_SetPriorityGrouping+0x44>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800131a:	68ba      	ldr	r2, [r7, #8]
 800131c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001320:	4013      	ands	r3, r2
 8001322:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001324:	68fb      	ldr	r3, [r7, #12]
 8001326:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001328:	68bb      	ldr	r3, [r7, #8]
 800132a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800132c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001330:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001334:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001336:	4a04      	ldr	r2, [pc, #16]	; (8001348 <__NVIC_SetPriorityGrouping+0x44>)
 8001338:	68bb      	ldr	r3, [r7, #8]
 800133a:	60d3      	str	r3, [r2, #12]
}
 800133c:	bf00      	nop
 800133e:	3714      	adds	r7, #20
 8001340:	46bd      	mov	sp, r7
 8001342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001346:	4770      	bx	lr
 8001348:	e000ed00 	.word	0xe000ed00

0800134c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001350:	4b04      	ldr	r3, [pc, #16]	; (8001364 <__NVIC_GetPriorityGrouping+0x18>)
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	0a1b      	lsrs	r3, r3, #8
 8001356:	f003 0307 	and.w	r3, r3, #7
}
 800135a:	4618      	mov	r0, r3
 800135c:	46bd      	mov	sp, r7
 800135e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001362:	4770      	bx	lr
 8001364:	e000ed00 	.word	0xe000ed00

08001368 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	4603      	mov	r3, r0
 8001370:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001376:	2b00      	cmp	r3, #0
 8001378:	db0b      	blt.n	8001392 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800137a:	79fb      	ldrb	r3, [r7, #7]
 800137c:	f003 021f 	and.w	r2, r3, #31
 8001380:	4907      	ldr	r1, [pc, #28]	; (80013a0 <__NVIC_EnableIRQ+0x38>)
 8001382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001386:	095b      	lsrs	r3, r3, #5
 8001388:	2001      	movs	r0, #1
 800138a:	fa00 f202 	lsl.w	r2, r0, r2
 800138e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001392:	bf00      	nop
 8001394:	370c      	adds	r7, #12
 8001396:	46bd      	mov	sp, r7
 8001398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000e100 	.word	0xe000e100

080013a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	6039      	str	r1, [r7, #0]
 80013ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	db0a      	blt.n	80013ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b8:	683b      	ldr	r3, [r7, #0]
 80013ba:	b2da      	uxtb	r2, r3
 80013bc:	490c      	ldr	r1, [pc, #48]	; (80013f0 <__NVIC_SetPriority+0x4c>)
 80013be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c2:	0112      	lsls	r2, r2, #4
 80013c4:	b2d2      	uxtb	r2, r2
 80013c6:	440b      	add	r3, r1
 80013c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013cc:	e00a      	b.n	80013e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	b2da      	uxtb	r2, r3
 80013d2:	4908      	ldr	r1, [pc, #32]	; (80013f4 <__NVIC_SetPriority+0x50>)
 80013d4:	79fb      	ldrb	r3, [r7, #7]
 80013d6:	f003 030f 	and.w	r3, r3, #15
 80013da:	3b04      	subs	r3, #4
 80013dc:	0112      	lsls	r2, r2, #4
 80013de:	b2d2      	uxtb	r2, r2
 80013e0:	440b      	add	r3, r1
 80013e2:	761a      	strb	r2, [r3, #24]
}
 80013e4:	bf00      	nop
 80013e6:	370c      	adds	r7, #12
 80013e8:	46bd      	mov	sp, r7
 80013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ee:	4770      	bx	lr
 80013f0:	e000e100 	.word	0xe000e100
 80013f4:	e000ed00 	.word	0xe000ed00

080013f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b089      	sub	sp, #36	; 0x24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	60b9      	str	r1, [r7, #8]
 8001402:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	f003 0307 	and.w	r3, r3, #7
 800140a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800140c:	69fb      	ldr	r3, [r7, #28]
 800140e:	f1c3 0307 	rsb	r3, r3, #7
 8001412:	2b04      	cmp	r3, #4
 8001414:	bf28      	it	cs
 8001416:	2304      	movcs	r3, #4
 8001418:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	3304      	adds	r3, #4
 800141e:	2b06      	cmp	r3, #6
 8001420:	d902      	bls.n	8001428 <NVIC_EncodePriority+0x30>
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	3b03      	subs	r3, #3
 8001426:	e000      	b.n	800142a <NVIC_EncodePriority+0x32>
 8001428:	2300      	movs	r3, #0
 800142a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800142c:	f04f 32ff 	mov.w	r2, #4294967295
 8001430:	69bb      	ldr	r3, [r7, #24]
 8001432:	fa02 f303 	lsl.w	r3, r2, r3
 8001436:	43da      	mvns	r2, r3
 8001438:	68bb      	ldr	r3, [r7, #8]
 800143a:	401a      	ands	r2, r3
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001440:	f04f 31ff 	mov.w	r1, #4294967295
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	fa01 f303 	lsl.w	r3, r1, r3
 800144a:	43d9      	mvns	r1, r3
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001450:	4313      	orrs	r3, r2
         );
}
 8001452:	4618      	mov	r0, r3
 8001454:	3724      	adds	r7, #36	; 0x24
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
	...

08001460 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b082      	sub	sp, #8
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	3b01      	subs	r3, #1
 800146c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001470:	d301      	bcc.n	8001476 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001472:	2301      	movs	r3, #1
 8001474:	e00f      	b.n	8001496 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001476:	4a0a      	ldr	r2, [pc, #40]	; (80014a0 <SysTick_Config+0x40>)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	3b01      	subs	r3, #1
 800147c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800147e:	210f      	movs	r1, #15
 8001480:	f04f 30ff 	mov.w	r0, #4294967295
 8001484:	f7ff ff8e 	bl	80013a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001488:	4b05      	ldr	r3, [pc, #20]	; (80014a0 <SysTick_Config+0x40>)
 800148a:	2200      	movs	r2, #0
 800148c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800148e:	4b04      	ldr	r3, [pc, #16]	; (80014a0 <SysTick_Config+0x40>)
 8001490:	2207      	movs	r2, #7
 8001492:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	e000e010 	.word	0xe000e010

080014a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff ff29 	bl	8001304 <__NVIC_SetPriorityGrouping>
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b086      	sub	sp, #24
 80014be:	af00      	add	r7, sp, #0
 80014c0:	4603      	mov	r3, r0
 80014c2:	60b9      	str	r1, [r7, #8]
 80014c4:	607a      	str	r2, [r7, #4]
 80014c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014cc:	f7ff ff3e 	bl	800134c <__NVIC_GetPriorityGrouping>
 80014d0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014d2:	687a      	ldr	r2, [r7, #4]
 80014d4:	68b9      	ldr	r1, [r7, #8]
 80014d6:	6978      	ldr	r0, [r7, #20]
 80014d8:	f7ff ff8e 	bl	80013f8 <NVIC_EncodePriority>
 80014dc:	4602      	mov	r2, r0
 80014de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e2:	4611      	mov	r1, r2
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff ff5d 	bl	80013a4 <__NVIC_SetPriority>
}
 80014ea:	bf00      	nop
 80014ec:	3718      	adds	r7, #24
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f2:	b580      	push	{r7, lr}
 80014f4:	b082      	sub	sp, #8
 80014f6:	af00      	add	r7, sp, #0
 80014f8:	4603      	mov	r3, r0
 80014fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ff31 	bl	8001368 <__NVIC_EnableIRQ>
}
 8001506:	bf00      	nop
 8001508:	3708      	adds	r7, #8
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ffa2 	bl	8001460 <SysTick_Config>
 800151c:	4603      	mov	r3, r0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001528:	b480      	push	{r7}
 800152a:	b085      	sub	sp, #20
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	2b00      	cmp	r3, #0
 8001534:	d101      	bne.n	800153a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001536:	2301      	movs	r3, #1
 8001538:	e098      	b.n	800166c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	461a      	mov	r2, r3
 8001540:	4b4d      	ldr	r3, [pc, #308]	; (8001678 <HAL_DMA_Init+0x150>)
 8001542:	429a      	cmp	r2, r3
 8001544:	d80f      	bhi.n	8001566 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	461a      	mov	r2, r3
 800154c:	4b4b      	ldr	r3, [pc, #300]	; (800167c <HAL_DMA_Init+0x154>)
 800154e:	4413      	add	r3, r2
 8001550:	4a4b      	ldr	r2, [pc, #300]	; (8001680 <HAL_DMA_Init+0x158>)
 8001552:	fba2 2303 	umull	r2, r3, r2, r3
 8001556:	091b      	lsrs	r3, r3, #4
 8001558:	009a      	lsls	r2, r3, #2
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4a48      	ldr	r2, [pc, #288]	; (8001684 <HAL_DMA_Init+0x15c>)
 8001562:	641a      	str	r2, [r3, #64]	; 0x40
 8001564:	e00e      	b.n	8001584 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	461a      	mov	r2, r3
 800156c:	4b46      	ldr	r3, [pc, #280]	; (8001688 <HAL_DMA_Init+0x160>)
 800156e:	4413      	add	r3, r2
 8001570:	4a43      	ldr	r2, [pc, #268]	; (8001680 <HAL_DMA_Init+0x158>)
 8001572:	fba2 2303 	umull	r2, r3, r2, r3
 8001576:	091b      	lsrs	r3, r3, #4
 8001578:	009a      	lsls	r2, r3, #2
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	4a42      	ldr	r2, [pc, #264]	; (800168c <HAL_DMA_Init+0x164>)
 8001582:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2202      	movs	r2, #2
 8001588:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800159a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800159e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80015a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	691b      	ldr	r3, [r3, #16]
 80015ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a1b      	ldr	r3, [r3, #32]
 80015c6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80015c8:	68fa      	ldr	r2, [r7, #12]
 80015ca:	4313      	orrs	r3, r2
 80015cc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80015de:	d039      	beq.n	8001654 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e4:	4a27      	ldr	r2, [pc, #156]	; (8001684 <HAL_DMA_Init+0x15c>)
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d11a      	bne.n	8001620 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80015ea:	4b29      	ldr	r3, [pc, #164]	; (8001690 <HAL_DMA_Init+0x168>)
 80015ec:	681a      	ldr	r2, [r3, #0]
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80015f2:	f003 031c 	and.w	r3, r3, #28
 80015f6:	210f      	movs	r1, #15
 80015f8:	fa01 f303 	lsl.w	r3, r1, r3
 80015fc:	43db      	mvns	r3, r3
 80015fe:	4924      	ldr	r1, [pc, #144]	; (8001690 <HAL_DMA_Init+0x168>)
 8001600:	4013      	ands	r3, r2
 8001602:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001604:	4b22      	ldr	r3, [pc, #136]	; (8001690 <HAL_DMA_Init+0x168>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6859      	ldr	r1, [r3, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001610:	f003 031c 	and.w	r3, r3, #28
 8001614:	fa01 f303 	lsl.w	r3, r1, r3
 8001618:	491d      	ldr	r1, [pc, #116]	; (8001690 <HAL_DMA_Init+0x168>)
 800161a:	4313      	orrs	r3, r2
 800161c:	600b      	str	r3, [r1, #0]
 800161e:	e019      	b.n	8001654 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001620:	4b1c      	ldr	r3, [pc, #112]	; (8001694 <HAL_DMA_Init+0x16c>)
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001628:	f003 031c 	and.w	r3, r3, #28
 800162c:	210f      	movs	r1, #15
 800162e:	fa01 f303 	lsl.w	r3, r1, r3
 8001632:	43db      	mvns	r3, r3
 8001634:	4917      	ldr	r1, [pc, #92]	; (8001694 <HAL_DMA_Init+0x16c>)
 8001636:	4013      	ands	r3, r2
 8001638:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800163a:	4b16      	ldr	r3, [pc, #88]	; (8001694 <HAL_DMA_Init+0x16c>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	6859      	ldr	r1, [r3, #4]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001646:	f003 031c 	and.w	r3, r3, #28
 800164a:	fa01 f303 	lsl.w	r3, r1, r3
 800164e:	4911      	ldr	r1, [pc, #68]	; (8001694 <HAL_DMA_Init+0x16c>)
 8001650:	4313      	orrs	r3, r2
 8001652:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	2200      	movs	r2, #0
 8001658:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	2201      	movs	r2, #1
 800165e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	2200      	movs	r2, #0
 8001666:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800166a:	2300      	movs	r3, #0
}
 800166c:	4618      	mov	r0, r3
 800166e:	3714      	adds	r7, #20
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	40020407 	.word	0x40020407
 800167c:	bffdfff8 	.word	0xbffdfff8
 8001680:	cccccccd 	.word	0xcccccccd
 8001684:	40020000 	.word	0x40020000
 8001688:	bffdfbf8 	.word	0xbffdfbf8
 800168c:	40020400 	.word	0x40020400
 8001690:	400200a8 	.word	0x400200a8
 8001694:	400204a8 	.word	0x400204a8

08001698 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	60f8      	str	r0, [r7, #12]
 80016a0:	60b9      	str	r1, [r7, #8]
 80016a2:	607a      	str	r2, [r7, #4]
 80016a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80016a6:	2300      	movs	r3, #0
 80016a8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d101      	bne.n	80016b8 <HAL_DMA_Start_IT+0x20>
 80016b4:	2302      	movs	r3, #2
 80016b6:	e04b      	b.n	8001750 <HAL_DMA_Start_IT+0xb8>
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2201      	movs	r2, #1
 80016bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	2b01      	cmp	r3, #1
 80016ca:	d13a      	bne.n	8001742 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	2202      	movs	r2, #2
 80016d0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2200      	movs	r2, #0
 80016d8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f022 0201 	bic.w	r2, r2, #1
 80016e8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	687a      	ldr	r2, [r7, #4]
 80016ee:	68b9      	ldr	r1, [r7, #8]
 80016f0:	68f8      	ldr	r0, [r7, #12]
 80016f2:	f000 f921 	bl	8001938 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d008      	beq.n	8001710 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	681a      	ldr	r2, [r3, #0]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	f042 020e 	orr.w	r2, r2, #14
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	e00f      	b.n	8001730 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	681a      	ldr	r2, [r3, #0]
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f022 0204 	bic.w	r2, r2, #4
 800171e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f042 020a 	orr.w	r2, r2, #10
 800172e:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f042 0201 	orr.w	r2, r2, #1
 800173e:	601a      	str	r2, [r3, #0]
 8001740:	e005      	b.n	800174e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	2200      	movs	r2, #0
 8001746:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800174a:	2302      	movs	r3, #2
 800174c:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800174e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001750:	4618      	mov	r0, r3
 8001752:	3718      	adds	r7, #24
 8001754:	46bd      	mov	sp, r7
 8001756:	bd80      	pop	{r7, pc}

08001758 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001760:	2300      	movs	r3, #0
 8001762:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d005      	beq.n	800177c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2204      	movs	r2, #4
 8001774:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	73fb      	strb	r3, [r7, #15]
 800177a:	e029      	b.n	80017d0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	681a      	ldr	r2, [r3, #0]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f022 020e 	bic.w	r2, r2, #14
 800178a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f022 0201 	bic.w	r2, r2, #1
 800179a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017a0:	f003 021c 	and.w	r2, r3, #28
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017a8:	2101      	movs	r1, #1
 80017aa:	fa01 f202 	lsl.w	r2, r1, r2
 80017ae:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	2201      	movs	r2, #1
 80017b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2200      	movs	r2, #0
 80017bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d003      	beq.n	80017d0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	4798      	blx	r3
    }
  }
  return status;
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80017d2:	4618      	mov	r0, r3
 80017d4:	3710      	adds	r7, #16
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}

080017da <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017da:	b580      	push	{r7, lr}
 80017dc:	b084      	sub	sp, #16
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017f6:	f003 031c 	and.w	r3, r3, #28
 80017fa:	2204      	movs	r2, #4
 80017fc:	409a      	lsls	r2, r3
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	4013      	ands	r3, r2
 8001802:	2b00      	cmp	r3, #0
 8001804:	d026      	beq.n	8001854 <HAL_DMA_IRQHandler+0x7a>
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	f003 0304 	and.w	r3, r3, #4
 800180c:	2b00      	cmp	r3, #0
 800180e:	d021      	beq.n	8001854 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f003 0320 	and.w	r3, r3, #32
 800181a:	2b00      	cmp	r3, #0
 800181c:	d107      	bne.n	800182e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	681a      	ldr	r2, [r3, #0]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f022 0204 	bic.w	r2, r2, #4
 800182c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001832:	f003 021c 	and.w	r2, r3, #28
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183a:	2104      	movs	r1, #4
 800183c:	fa01 f202 	lsl.w	r2, r1, r2
 8001840:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	2b00      	cmp	r3, #0
 8001848:	d071      	beq.n	800192e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	6878      	ldr	r0, [r7, #4]
 8001850:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8001852:	e06c      	b.n	800192e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001858:	f003 031c 	and.w	r3, r3, #28
 800185c:	2202      	movs	r2, #2
 800185e:	409a      	lsls	r2, r3
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	4013      	ands	r3, r2
 8001864:	2b00      	cmp	r3, #0
 8001866:	d02e      	beq.n	80018c6 <HAL_DMA_IRQHandler+0xec>
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d029      	beq.n	80018c6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	f003 0320 	and.w	r3, r3, #32
 800187c:	2b00      	cmp	r3, #0
 800187e:	d10b      	bne.n	8001898 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f022 020a 	bic.w	r2, r2, #10
 800188e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800189c:	f003 021c 	and.w	r2, r3, #28
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a4:	2102      	movs	r1, #2
 80018a6:	fa01 f202 	lsl.w	r2, r1, r2
 80018aa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2200      	movs	r2, #0
 80018b0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d038      	beq.n	800192e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c0:	6878      	ldr	r0, [r7, #4]
 80018c2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80018c4:	e033      	b.n	800192e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ca:	f003 031c 	and.w	r3, r3, #28
 80018ce:	2208      	movs	r2, #8
 80018d0:	409a      	lsls	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	4013      	ands	r3, r2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d02a      	beq.n	8001930 <HAL_DMA_IRQHandler+0x156>
 80018da:	68bb      	ldr	r3, [r7, #8]
 80018dc:	f003 0308 	and.w	r3, r3, #8
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d025      	beq.n	8001930 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f022 020e 	bic.w	r2, r2, #14
 80018f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018f8:	f003 021c 	and.w	r2, r3, #28
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001900:	2101      	movs	r1, #1
 8001902:	fa01 f202 	lsl.w	r2, r1, r2
 8001906:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2201      	movs	r2, #1
 800190c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2201      	movs	r2, #1
 8001912:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2200      	movs	r2, #0
 800191a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001922:	2b00      	cmp	r3, #0
 8001924:	d004      	beq.n	8001930 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800192a:	6878      	ldr	r0, [r7, #4]
 800192c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800192e:	bf00      	nop
 8001930:	bf00      	nop
}
 8001932:	3710      	adds	r7, #16
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}

08001938 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001938:	b480      	push	{r7}
 800193a:	b085      	sub	sp, #20
 800193c:	af00      	add	r7, sp, #0
 800193e:	60f8      	str	r0, [r7, #12]
 8001940:	60b9      	str	r1, [r7, #8]
 8001942:	607a      	str	r2, [r7, #4]
 8001944:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800194a:	f003 021c 	and.w	r2, r3, #28
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001952:	2101      	movs	r1, #1
 8001954:	fa01 f202 	lsl.w	r2, r1, r2
 8001958:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	683a      	ldr	r2, [r7, #0]
 8001960:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	2b10      	cmp	r3, #16
 8001968:	d108      	bne.n	800197c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	68ba      	ldr	r2, [r7, #8]
 8001978:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800197a:	e007      	b.n	800198c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	68ba      	ldr	r2, [r7, #8]
 8001982:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	60da      	str	r2, [r3, #12]
}
 800198c:	bf00      	nop
 800198e:	3714      	adds	r7, #20
 8001990:	46bd      	mov	sp, r7
 8001992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001996:	4770      	bx	lr

08001998 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001998:	b480      	push	{r7}
 800199a:	b087      	sub	sp, #28
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80019a2:	2300      	movs	r3, #0
 80019a4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80019a6:	e14e      	b.n	8001c46 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	2101      	movs	r1, #1
 80019ae:	697b      	ldr	r3, [r7, #20]
 80019b0:	fa01 f303 	lsl.w	r3, r1, r3
 80019b4:	4013      	ands	r3, r2
 80019b6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	f000 8140 	beq.w	8001c40 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d00b      	beq.n	80019e0 <HAL_GPIO_Init+0x48>
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	2b02      	cmp	r3, #2
 80019ce:	d007      	beq.n	80019e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019d4:	2b11      	cmp	r3, #17
 80019d6:	d003      	beq.n	80019e0 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	2b12      	cmp	r3, #18
 80019de:	d130      	bne.n	8001a42 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80019e6:	697b      	ldr	r3, [r7, #20]
 80019e8:	005b      	lsls	r3, r3, #1
 80019ea:	2203      	movs	r2, #3
 80019ec:	fa02 f303 	lsl.w	r3, r2, r3
 80019f0:	43db      	mvns	r3, r3
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	4013      	ands	r3, r2
 80019f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	68da      	ldr	r2, [r3, #12]
 80019fc:	697b      	ldr	r3, [r7, #20]
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	fa02 f303 	lsl.w	r3, r2, r3
 8001a04:	693a      	ldr	r2, [r7, #16]
 8001a06:	4313      	orrs	r3, r2
 8001a08:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	693a      	ldr	r2, [r7, #16]
 8001a0e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001a16:	2201      	movs	r2, #1
 8001a18:	697b      	ldr	r3, [r7, #20]
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	693a      	ldr	r2, [r7, #16]
 8001a22:	4013      	ands	r3, r2
 8001a24:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	091b      	lsrs	r3, r3, #4
 8001a2c:	f003 0201 	and.w	r2, r3, #1
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	fa02 f303 	lsl.w	r3, r2, r3
 8001a36:	693a      	ldr	r2, [r7, #16]
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	693a      	ldr	r2, [r7, #16]
 8001a40:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	68db      	ldr	r3, [r3, #12]
 8001a46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	005b      	lsls	r3, r3, #1
 8001a4c:	2203      	movs	r2, #3
 8001a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001a52:	43db      	mvns	r3, r3
 8001a54:	693a      	ldr	r2, [r7, #16]
 8001a56:	4013      	ands	r3, r2
 8001a58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	689a      	ldr	r2, [r3, #8]
 8001a5e:	697b      	ldr	r3, [r7, #20]
 8001a60:	005b      	lsls	r3, r3, #1
 8001a62:	fa02 f303 	lsl.w	r3, r2, r3
 8001a66:	693a      	ldr	r2, [r7, #16]
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	693a      	ldr	r2, [r7, #16]
 8001a70:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001a72:	683b      	ldr	r3, [r7, #0]
 8001a74:	685b      	ldr	r3, [r3, #4]
 8001a76:	2b02      	cmp	r3, #2
 8001a78:	d003      	beq.n	8001a82 <HAL_GPIO_Init+0xea>
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	2b12      	cmp	r3, #18
 8001a80:	d123      	bne.n	8001aca <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	08da      	lsrs	r2, r3, #3
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	3208      	adds	r2, #8
 8001a8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a8e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	f003 0307 	and.w	r3, r3, #7
 8001a96:	009b      	lsls	r3, r3, #2
 8001a98:	220f      	movs	r2, #15
 8001a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a9e:	43db      	mvns	r3, r3
 8001aa0:	693a      	ldr	r2, [r7, #16]
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	691a      	ldr	r2, [r3, #16]
 8001aaa:	697b      	ldr	r3, [r7, #20]
 8001aac:	f003 0307 	and.w	r3, r3, #7
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ab6:	693a      	ldr	r2, [r7, #16]
 8001ab8:	4313      	orrs	r3, r2
 8001aba:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001abc:	697b      	ldr	r3, [r7, #20]
 8001abe:	08da      	lsrs	r2, r3, #3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	3208      	adds	r2, #8
 8001ac4:	6939      	ldr	r1, [r7, #16]
 8001ac6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	005b      	lsls	r3, r3, #1
 8001ad4:	2203      	movs	r2, #3
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	43db      	mvns	r3, r3
 8001adc:	693a      	ldr	r2, [r7, #16]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	f003 0203 	and.w	r2, r3, #3
 8001aea:	697b      	ldr	r3, [r7, #20]
 8001aec:	005b      	lsls	r3, r3, #1
 8001aee:	fa02 f303 	lsl.w	r3, r2, r3
 8001af2:	693a      	ldr	r2, [r7, #16]
 8001af4:	4313      	orrs	r3, r2
 8001af6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	f000 809a 	beq.w	8001c40 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b0c:	4b55      	ldr	r3, [pc, #340]	; (8001c64 <HAL_GPIO_Init+0x2cc>)
 8001b0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b10:	4a54      	ldr	r2, [pc, #336]	; (8001c64 <HAL_GPIO_Init+0x2cc>)
 8001b12:	f043 0301 	orr.w	r3, r3, #1
 8001b16:	6613      	str	r3, [r2, #96]	; 0x60
 8001b18:	4b52      	ldr	r3, [pc, #328]	; (8001c64 <HAL_GPIO_Init+0x2cc>)
 8001b1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001b1c:	f003 0301 	and.w	r3, r3, #1
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001b24:	4a50      	ldr	r2, [pc, #320]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	089b      	lsrs	r3, r3, #2
 8001b2a:	3302      	adds	r3, #2
 8001b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	f003 0303 	and.w	r3, r3, #3
 8001b38:	009b      	lsls	r3, r3, #2
 8001b3a:	220f      	movs	r2, #15
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	43db      	mvns	r3, r3
 8001b42:	693a      	ldr	r2, [r7, #16]
 8001b44:	4013      	ands	r3, r2
 8001b46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001b4e:	d013      	beq.n	8001b78 <HAL_GPIO_Init+0x1e0>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	4a46      	ldr	r2, [pc, #280]	; (8001c6c <HAL_GPIO_Init+0x2d4>)
 8001b54:	4293      	cmp	r3, r2
 8001b56:	d00d      	beq.n	8001b74 <HAL_GPIO_Init+0x1dc>
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	4a45      	ldr	r2, [pc, #276]	; (8001c70 <HAL_GPIO_Init+0x2d8>)
 8001b5c:	4293      	cmp	r3, r2
 8001b5e:	d007      	beq.n	8001b70 <HAL_GPIO_Init+0x1d8>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4a44      	ldr	r2, [pc, #272]	; (8001c74 <HAL_GPIO_Init+0x2dc>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d101      	bne.n	8001b6c <HAL_GPIO_Init+0x1d4>
 8001b68:	2303      	movs	r3, #3
 8001b6a:	e006      	b.n	8001b7a <HAL_GPIO_Init+0x1e2>
 8001b6c:	2307      	movs	r3, #7
 8001b6e:	e004      	b.n	8001b7a <HAL_GPIO_Init+0x1e2>
 8001b70:	2302      	movs	r3, #2
 8001b72:	e002      	b.n	8001b7a <HAL_GPIO_Init+0x1e2>
 8001b74:	2301      	movs	r3, #1
 8001b76:	e000      	b.n	8001b7a <HAL_GPIO_Init+0x1e2>
 8001b78:	2300      	movs	r3, #0
 8001b7a:	697a      	ldr	r2, [r7, #20]
 8001b7c:	f002 0203 	and.w	r2, r2, #3
 8001b80:	0092      	lsls	r2, r2, #2
 8001b82:	4093      	lsls	r3, r2
 8001b84:	693a      	ldr	r2, [r7, #16]
 8001b86:	4313      	orrs	r3, r2
 8001b88:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001b8a:	4937      	ldr	r1, [pc, #220]	; (8001c68 <HAL_GPIO_Init+0x2d0>)
 8001b8c:	697b      	ldr	r3, [r7, #20]
 8001b8e:	089b      	lsrs	r3, r3, #2
 8001b90:	3302      	adds	r3, #2
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b98:	4b37      	ldr	r3, [pc, #220]	; (8001c78 <HAL_GPIO_Init+0x2e0>)
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	43db      	mvns	r3, r3
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	4013      	ands	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d003      	beq.n	8001bbc <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8001bb4:	693a      	ldr	r2, [r7, #16]
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001bbc:	4a2e      	ldr	r2, [pc, #184]	; (8001c78 <HAL_GPIO_Init+0x2e0>)
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001bc2:	4b2d      	ldr	r3, [pc, #180]	; (8001c78 <HAL_GPIO_Init+0x2e0>)
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	43db      	mvns	r3, r3
 8001bcc:	693a      	ldr	r2, [r7, #16]
 8001bce:	4013      	ands	r3, r2
 8001bd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	685b      	ldr	r3, [r3, #4]
 8001bd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d003      	beq.n	8001be6 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8001bde:	693a      	ldr	r2, [r7, #16]
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	4313      	orrs	r3, r2
 8001be4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001be6:	4a24      	ldr	r2, [pc, #144]	; (8001c78 <HAL_GPIO_Init+0x2e0>)
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001bec:	4b22      	ldr	r3, [pc, #136]	; (8001c78 <HAL_GPIO_Init+0x2e0>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	693a      	ldr	r2, [r7, #16]
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	685b      	ldr	r3, [r3, #4]
 8001c00:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d003      	beq.n	8001c10 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8001c08:	693a      	ldr	r2, [r7, #16]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	4313      	orrs	r3, r2
 8001c0e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001c10:	4a19      	ldr	r2, [pc, #100]	; (8001c78 <HAL_GPIO_Init+0x2e0>)
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001c16:	4b18      	ldr	r3, [pc, #96]	; (8001c78 <HAL_GPIO_Init+0x2e0>)
 8001c18:	68db      	ldr	r3, [r3, #12]
 8001c1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	43db      	mvns	r3, r3
 8001c20:	693a      	ldr	r2, [r7, #16]
 8001c22:	4013      	ands	r3, r2
 8001c24:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d003      	beq.n	8001c3a <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001c3a:	4a0f      	ldr	r2, [pc, #60]	; (8001c78 <HAL_GPIO_Init+0x2e0>)
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001c40:	697b      	ldr	r3, [r7, #20]
 8001c42:	3301      	adds	r3, #1
 8001c44:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	fa22 f303 	lsr.w	r3, r2, r3
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	f47f aea9 	bne.w	80019a8 <HAL_GPIO_Init+0x10>
  }
}
 8001c56:	bf00      	nop
 8001c58:	371c      	adds	r7, #28
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40021000 	.word	0x40021000
 8001c68:	40010000 	.word	0x40010000
 8001c6c:	48000400 	.word	0x48000400
 8001c70:	48000800 	.word	0x48000800
 8001c74:	48000c00 	.word	0x48000c00
 8001c78:	40010400 	.word	0x40010400

08001c7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	460b      	mov	r3, r1
 8001c86:	807b      	strh	r3, [r7, #2]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001c8c:	787b      	ldrb	r3, [r7, #1]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001c92:	887a      	ldrh	r2, [r7, #2]
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001c98:	e002      	b.n	8001ca0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001c9a:	887a      	ldrh	r2, [r7, #2]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ca0:	bf00      	nop
 8001ca2:	370c      	adds	r7, #12
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001caa:	4770      	bx	lr

08001cac <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	460b      	mov	r3, r1
 8001cb6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cbe:	887a      	ldrh	r2, [r7, #2]
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	041a      	lsls	r2, r3, #16
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	43d9      	mvns	r1, r3
 8001cca:	887b      	ldrh	r3, [r7, #2]
 8001ccc:	400b      	ands	r3, r1
 8001cce:	431a      	orrs	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	619a      	str	r2, [r3, #24]
}
 8001cd4:	bf00      	nop
 8001cd6:	3714      	adds	r7, #20
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	4603      	mov	r3, r0
 8001ce8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001cea:	4b08      	ldr	r3, [pc, #32]	; (8001d0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cec:	695a      	ldr	r2, [r3, #20]
 8001cee:	88fb      	ldrh	r3, [r7, #6]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d006      	beq.n	8001d04 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001cf6:	4a05      	ldr	r2, [pc, #20]	; (8001d0c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001cf8:	88fb      	ldrh	r3, [r7, #6]
 8001cfa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001cfc:	88fb      	ldrh	r3, [r7, #6]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7fe fe72 	bl	80009e8 <HAL_GPIO_EXTI_Callback>
  }
}
 8001d04:	bf00      	nop
 8001d06:	3708      	adds	r7, #8
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40010400 	.word	0x40010400

08001d10 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d14:	4b05      	ldr	r3, [pc, #20]	; (8001d2c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	4a04      	ldr	r2, [pc, #16]	; (8001d2c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8001d1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d1e:	6013      	str	r3, [r2, #0]
}
 8001d20:	bf00      	nop
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	40007000 	.word	0x40007000

08001d30 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d34:	4b04      	ldr	r3, [pc, #16]	; (8001d48 <HAL_PWREx_GetVoltageRange+0x18>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	40007000 	.word	0x40007000

08001d4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b085      	sub	sp, #20
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d5a:	d130      	bne.n	8001dbe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d5c:	4b23      	ldr	r3, [pc, #140]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001d64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001d68:	d038      	beq.n	8001ddc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d6a:	4b20      	ldr	r3, [pc, #128]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001d72:	4a1e      	ldr	r2, [pc, #120]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001d78:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d7a:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2232      	movs	r2, #50	; 0x32
 8001d80:	fb02 f303 	mul.w	r3, r2, r3
 8001d84:	4a1b      	ldr	r2, [pc, #108]	; (8001df4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8001d86:	fba2 2303 	umull	r2, r3, r2, r3
 8001d8a:	0c9b      	lsrs	r3, r3, #18
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d90:	e002      	b.n	8001d98 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	3b01      	subs	r3, #1
 8001d96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d98:	4b14      	ldr	r3, [pc, #80]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001d9a:	695b      	ldr	r3, [r3, #20]
 8001d9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001da0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001da4:	d102      	bne.n	8001dac <HAL_PWREx_ControlVoltageScaling+0x60>
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d1f2      	bne.n	8001d92 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dae:	695b      	ldr	r3, [r3, #20]
 8001db0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001db4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001db8:	d110      	bne.n	8001ddc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e00f      	b.n	8001dde <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001dc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001dca:	d007      	beq.n	8001ddc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001dcc:	4b07      	ldr	r3, [pc, #28]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001dd4:	4a05      	ldr	r2, [pc, #20]	; (8001dec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8001dd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001dda:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001ddc:	2300      	movs	r3, #0
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3714      	adds	r7, #20
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	40007000 	.word	0x40007000
 8001df0:	20000000 	.word	0x20000000
 8001df4:	431bde83 	.word	0x431bde83

08001df8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b08a      	sub	sp, #40	; 0x28
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d102      	bne.n	8001e0c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	f000 bc56 	b.w	80026b8 <HAL_RCC_OscConfig+0x8c0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e0c:	4ba1      	ldr	r3, [pc, #644]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f003 030c 	and.w	r3, r3, #12
 8001e14:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e16:	4b9f      	ldr	r3, [pc, #636]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	f003 0303 	and.w	r3, r3, #3
 8001e1e:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	f003 0310 	and.w	r3, r3, #16
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	f000 80e6 	beq.w	8001ffa <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e2e:	6a3b      	ldr	r3, [r7, #32]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d007      	beq.n	8001e44 <HAL_RCC_OscConfig+0x4c>
 8001e34:	6a3b      	ldr	r3, [r7, #32]
 8001e36:	2b0c      	cmp	r3, #12
 8001e38:	f040 808d 	bne.w	8001f56 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001e3c:	69fb      	ldr	r3, [r7, #28]
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	f040 8089 	bne.w	8001f56 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001e44:	4b93      	ldr	r3, [pc, #588]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f003 0302 	and.w	r3, r3, #2
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d006      	beq.n	8001e5e <HAL_RCC_OscConfig+0x66>
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	69db      	ldr	r3, [r3, #28]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d102      	bne.n	8001e5e <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8001e58:	2301      	movs	r3, #1
 8001e5a:	f000 bc2d 	b.w	80026b8 <HAL_RCC_OscConfig+0x8c0>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e62:	4b8c      	ldr	r3, [pc, #560]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f003 0308 	and.w	r3, r3, #8
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d004      	beq.n	8001e78 <HAL_RCC_OscConfig+0x80>
 8001e6e:	4b89      	ldr	r3, [pc, #548]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e76:	e005      	b.n	8001e84 <HAL_RCC_OscConfig+0x8c>
 8001e78:	4b86      	ldr	r3, [pc, #536]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001e7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001e7e:	091b      	lsrs	r3, r3, #4
 8001e80:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d224      	bcs.n	8001ed2 <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f000 fdbd 	bl	8002a0c <RCC_SetFlashLatencyFromMSIRange>
 8001e92:	4603      	mov	r3, r0
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d002      	beq.n	8001e9e <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8001e98:	2301      	movs	r3, #1
 8001e9a:	f000 bc0d 	b.w	80026b8 <HAL_RCC_OscConfig+0x8c0>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001e9e:	4b7d      	ldr	r3, [pc, #500]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a7c      	ldr	r2, [pc, #496]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001ea4:	f043 0308 	orr.w	r3, r3, #8
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	4b7a      	ldr	r3, [pc, #488]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eb6:	4977      	ldr	r1, [pc, #476]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ebc:	4b75      	ldr	r3, [pc, #468]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6a1b      	ldr	r3, [r3, #32]
 8001ec8:	021b      	lsls	r3, r3, #8
 8001eca:	4972      	ldr	r1, [pc, #456]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	604b      	str	r3, [r1, #4]
 8001ed0:	e025      	b.n	8001f1e <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ed2:	4b70      	ldr	r3, [pc, #448]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a6f      	ldr	r2, [pc, #444]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001ed8:	f043 0308 	orr.w	r3, r3, #8
 8001edc:	6013      	str	r3, [r2, #0]
 8001ede:	4b6d      	ldr	r3, [pc, #436]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eea:	496a      	ldr	r1, [pc, #424]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001eec:	4313      	orrs	r3, r2
 8001eee:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001ef0:	4b68      	ldr	r3, [pc, #416]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6a1b      	ldr	r3, [r3, #32]
 8001efc:	021b      	lsls	r3, r3, #8
 8001efe:	4965      	ldr	r1, [pc, #404]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001f00:	4313      	orrs	r3, r2
 8001f02:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f04:	6a3b      	ldr	r3, [r7, #32]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d109      	bne.n	8001f1e <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f000 fd7c 	bl	8002a0c <RCC_SetFlashLatencyFromMSIRange>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e3cc      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f1e:	f000 fcb3 	bl	8002888 <HAL_RCC_GetSysClockFreq>
 8001f22:	4601      	mov	r1, r0
 8001f24:	4b5b      	ldr	r3, [pc, #364]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	091b      	lsrs	r3, r3, #4
 8001f2a:	f003 030f 	and.w	r3, r3, #15
 8001f2e:	4a5a      	ldr	r2, [pc, #360]	; (8002098 <HAL_RCC_OscConfig+0x2a0>)
 8001f30:	5cd3      	ldrb	r3, [r2, r3]
 8001f32:	f003 031f 	and.w	r3, r3, #31
 8001f36:	fa21 f303 	lsr.w	r3, r1, r3
 8001f3a:	4a58      	ldr	r2, [pc, #352]	; (800209c <HAL_RCC_OscConfig+0x2a4>)
 8001f3c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001f3e:	4b58      	ldr	r3, [pc, #352]	; (80020a0 <HAL_RCC_OscConfig+0x2a8>)
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff f982 	bl	800124c <HAL_InitTick>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8001f4c:	7dfb      	ldrb	r3, [r7, #23]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d052      	beq.n	8001ff8 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8001f52:	7dfb      	ldrb	r3, [r7, #23]
 8001f54:	e3b0      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	69db      	ldr	r3, [r3, #28]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d032      	beq.n	8001fc4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001f5e:	4b4d      	ldr	r3, [pc, #308]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a4c      	ldr	r2, [pc, #304]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001f64:	f043 0301 	orr.w	r3, r3, #1
 8001f68:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001f6a:	f7ff f9bf 	bl	80012ec <HAL_GetTick>
 8001f6e:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f70:	e008      	b.n	8001f84 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001f72:	f7ff f9bb 	bl	80012ec <HAL_GetTick>
 8001f76:	4602      	mov	r2, r0
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	1ad3      	subs	r3, r2, r3
 8001f7c:	2b02      	cmp	r3, #2
 8001f7e:	d901      	bls.n	8001f84 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8001f80:	2303      	movs	r3, #3
 8001f82:	e399      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001f84:	4b43      	ldr	r3, [pc, #268]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f003 0302 	and.w	r3, r3, #2
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d0f0      	beq.n	8001f72 <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f90:	4b40      	ldr	r3, [pc, #256]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a3f      	ldr	r2, [pc, #252]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001f96:	f043 0308 	orr.w	r3, r3, #8
 8001f9a:	6013      	str	r3, [r2, #0]
 8001f9c:	4b3d      	ldr	r3, [pc, #244]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fa8:	493a      	ldr	r1, [pc, #232]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fae:	4b39      	ldr	r3, [pc, #228]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a1b      	ldr	r3, [r3, #32]
 8001fba:	021b      	lsls	r3, r3, #8
 8001fbc:	4935      	ldr	r1, [pc, #212]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001fbe:	4313      	orrs	r3, r2
 8001fc0:	604b      	str	r3, [r1, #4]
 8001fc2:	e01a      	b.n	8001ffa <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001fc4:	4b33      	ldr	r3, [pc, #204]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a32      	ldr	r2, [pc, #200]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001fca:	f023 0301 	bic.w	r3, r3, #1
 8001fce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001fd0:	f7ff f98c 	bl	80012ec <HAL_GetTick>
 8001fd4:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001fd6:	e008      	b.n	8001fea <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001fd8:	f7ff f988 	bl	80012ec <HAL_GetTick>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	69bb      	ldr	r3, [r7, #24]
 8001fe0:	1ad3      	subs	r3, r2, r3
 8001fe2:	2b02      	cmp	r3, #2
 8001fe4:	d901      	bls.n	8001fea <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001fe6:	2303      	movs	r3, #3
 8001fe8:	e366      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001fea:	4b2a      	ldr	r3, [pc, #168]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f003 0302 	and.w	r3, r3, #2
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d1f0      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x1e0>
 8001ff6:	e000      	b.n	8001ffa <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ff8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f003 0301 	and.w	r3, r3, #1
 8002002:	2b00      	cmp	r3, #0
 8002004:	d073      	beq.n	80020ee <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002006:	6a3b      	ldr	r3, [r7, #32]
 8002008:	2b08      	cmp	r3, #8
 800200a:	d005      	beq.n	8002018 <HAL_RCC_OscConfig+0x220>
 800200c:	6a3b      	ldr	r3, [r7, #32]
 800200e:	2b0c      	cmp	r3, #12
 8002010:	d10e      	bne.n	8002030 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	2b03      	cmp	r3, #3
 8002016:	d10b      	bne.n	8002030 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002018:	4b1e      	ldr	r3, [pc, #120]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002020:	2b00      	cmp	r3, #0
 8002022:	d063      	beq.n	80020ec <HAL_RCC_OscConfig+0x2f4>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d15f      	bne.n	80020ec <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e343      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002038:	d106      	bne.n	8002048 <HAL_RCC_OscConfig+0x250>
 800203a:	4b16      	ldr	r3, [pc, #88]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a15      	ldr	r2, [pc, #84]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8002040:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002044:	6013      	str	r3, [r2, #0]
 8002046:	e01d      	b.n	8002084 <HAL_RCC_OscConfig+0x28c>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002050:	d10c      	bne.n	800206c <HAL_RCC_OscConfig+0x274>
 8002052:	4b10      	ldr	r3, [pc, #64]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a0f      	ldr	r2, [pc, #60]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8002058:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800205c:	6013      	str	r3, [r2, #0]
 800205e:	4b0d      	ldr	r3, [pc, #52]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a0c      	ldr	r2, [pc, #48]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8002064:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002068:	6013      	str	r3, [r2, #0]
 800206a:	e00b      	b.n	8002084 <HAL_RCC_OscConfig+0x28c>
 800206c:	4b09      	ldr	r3, [pc, #36]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a08      	ldr	r2, [pc, #32]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 8002072:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002076:	6013      	str	r3, [r2, #0]
 8002078:	4b06      	ldr	r3, [pc, #24]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a05      	ldr	r2, [pc, #20]	; (8002094 <HAL_RCC_OscConfig+0x29c>)
 800207e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002082:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	2b00      	cmp	r3, #0
 800208a:	d01b      	beq.n	80020c4 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800208c:	f7ff f92e 	bl	80012ec <HAL_GetTick>
 8002090:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002092:	e010      	b.n	80020b6 <HAL_RCC_OscConfig+0x2be>
 8002094:	40021000 	.word	0x40021000
 8002098:	08005328 	.word	0x08005328
 800209c:	20000000 	.word	0x20000000
 80020a0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020a4:	f7ff f922 	bl	80012ec <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b64      	cmp	r3, #100	; 0x64
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e300      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020b6:	4ba0      	ldr	r3, [pc, #640]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d0f0      	beq.n	80020a4 <HAL_RCC_OscConfig+0x2ac>
 80020c2:	e014      	b.n	80020ee <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020c4:	f7ff f912 	bl	80012ec <HAL_GetTick>
 80020c8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020ca:	e008      	b.n	80020de <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020cc:	f7ff f90e 	bl	80012ec <HAL_GetTick>
 80020d0:	4602      	mov	r2, r0
 80020d2:	69bb      	ldr	r3, [r7, #24]
 80020d4:	1ad3      	subs	r3, r2, r3
 80020d6:	2b64      	cmp	r3, #100	; 0x64
 80020d8:	d901      	bls.n	80020de <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 80020da:	2303      	movs	r3, #3
 80020dc:	e2ec      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020de:	4b96      	ldr	r3, [pc, #600]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d1f0      	bne.n	80020cc <HAL_RCC_OscConfig+0x2d4>
 80020ea:	e000      	b.n	80020ee <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d060      	beq.n	80021bc <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80020fa:	6a3b      	ldr	r3, [r7, #32]
 80020fc:	2b04      	cmp	r3, #4
 80020fe:	d005      	beq.n	800210c <HAL_RCC_OscConfig+0x314>
 8002100:	6a3b      	ldr	r3, [r7, #32]
 8002102:	2b0c      	cmp	r3, #12
 8002104:	d119      	bne.n	800213a <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002106:	69fb      	ldr	r3, [r7, #28]
 8002108:	2b02      	cmp	r3, #2
 800210a:	d116      	bne.n	800213a <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800210c:	4b8a      	ldr	r3, [pc, #552]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002114:	2b00      	cmp	r3, #0
 8002116:	d005      	beq.n	8002124 <HAL_RCC_OscConfig+0x32c>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	e2c9      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002124:	4b84      	ldr	r3, [pc, #528]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002126:	685b      	ldr	r3, [r3, #4]
 8002128:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	061b      	lsls	r3, r3, #24
 8002132:	4981      	ldr	r1, [pc, #516]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002134:	4313      	orrs	r3, r2
 8002136:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002138:	e040      	b.n	80021bc <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	68db      	ldr	r3, [r3, #12]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d023      	beq.n	800218a <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002142:	4b7d      	ldr	r3, [pc, #500]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	4a7c      	ldr	r2, [pc, #496]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800214c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800214e:	f7ff f8cd 	bl	80012ec <HAL_GetTick>
 8002152:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002154:	e008      	b.n	8002168 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002156:	f7ff f8c9 	bl	80012ec <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b02      	cmp	r3, #2
 8002162:	d901      	bls.n	8002168 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e2a7      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002168:	4b73      	ldr	r3, [pc, #460]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002170:	2b00      	cmp	r3, #0
 8002172:	d0f0      	beq.n	8002156 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002174:	4b70      	ldr	r3, [pc, #448]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002176:	685b      	ldr	r3, [r3, #4]
 8002178:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	691b      	ldr	r3, [r3, #16]
 8002180:	061b      	lsls	r3, r3, #24
 8002182:	496d      	ldr	r1, [pc, #436]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002184:	4313      	orrs	r3, r2
 8002186:	604b      	str	r3, [r1, #4]
 8002188:	e018      	b.n	80021bc <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800218a:	4b6b      	ldr	r3, [pc, #428]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a6a      	ldr	r2, [pc, #424]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002190:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002194:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002196:	f7ff f8a9 	bl	80012ec <HAL_GetTick>
 800219a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800219c:	e008      	b.n	80021b0 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800219e:	f7ff f8a5 	bl	80012ec <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	69bb      	ldr	r3, [r7, #24]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e283      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021b0:	4b61      	ldr	r3, [pc, #388]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1f0      	bne.n	800219e <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0308 	and.w	r3, r3, #8
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d07f      	beq.n	80022c8 <HAL_RCC_OscConfig+0x4d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	695b      	ldr	r3, [r3, #20]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d05f      	beq.n	8002290 <HAL_RCC_OscConfig+0x498>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 80021d0:	4b59      	ldr	r3, [pc, #356]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 80021d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80021d6:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	699a      	ldr	r2, [r3, #24]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	f003 0310 	and.w	r3, r3, #16
 80021e2:	429a      	cmp	r2, r3
 80021e4:	d037      	beq.n	8002256 <HAL_RCC_OscConfig+0x45e>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80021e6:	693b      	ldr	r3, [r7, #16]
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d006      	beq.n	80021fe <HAL_RCC_OscConfig+0x406>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_RCC_OscConfig+0x406>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e25c      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80021fe:	693b      	ldr	r3, [r7, #16]
 8002200:	f003 0301 	and.w	r3, r3, #1
 8002204:	2b00      	cmp	r3, #0
 8002206:	d01b      	beq.n	8002240 <HAL_RCC_OscConfig+0x448>
        {
          __HAL_RCC_LSI_DISABLE();
 8002208:	4b4b      	ldr	r3, [pc, #300]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 800220a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800220e:	4a4a      	ldr	r2, [pc, #296]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002210:	f023 0301 	bic.w	r3, r3, #1
 8002214:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002218:	f7ff f868 	bl	80012ec <HAL_GetTick>
 800221c:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800221e:	e008      	b.n	8002232 <HAL_RCC_OscConfig+0x43a>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002220:	f7ff f864 	bl	80012ec <HAL_GetTick>
 8002224:	4602      	mov	r2, r0
 8002226:	69bb      	ldr	r3, [r7, #24]
 8002228:	1ad3      	subs	r3, r2, r3
 800222a:	2b11      	cmp	r3, #17
 800222c:	d901      	bls.n	8002232 <HAL_RCC_OscConfig+0x43a>
            {
              return HAL_TIMEOUT;
 800222e:	2303      	movs	r3, #3
 8002230:	e242      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002232:	4b41      	ldr	r3, [pc, #260]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002234:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	2b00      	cmp	r3, #0
 800223e:	d1ef      	bne.n	8002220 <HAL_RCC_OscConfig+0x428>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8002240:	4b3d      	ldr	r3, [pc, #244]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002242:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002246:	f023 0210 	bic.w	r2, r3, #16
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	699b      	ldr	r3, [r3, #24]
 800224e:	493a      	ldr	r1, [pc, #232]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002250:	4313      	orrs	r3, r2
 8002252:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002256:	4b38      	ldr	r3, [pc, #224]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002258:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800225c:	4a36      	ldr	r2, [pc, #216]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 800225e:	f043 0301 	orr.w	r3, r3, #1
 8002262:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002266:	f7ff f841 	bl	80012ec <HAL_GetTick>
 800226a:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800226c:	e008      	b.n	8002280 <HAL_RCC_OscConfig+0x488>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800226e:	f7ff f83d 	bl	80012ec <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	69bb      	ldr	r3, [r7, #24]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b11      	cmp	r3, #17
 800227a:	d901      	bls.n	8002280 <HAL_RCC_OscConfig+0x488>
        {
          return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e21b      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002280:	4b2d      	ldr	r3, [pc, #180]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002282:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002286:	f003 0302 	and.w	r3, r3, #2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d0ef      	beq.n	800226e <HAL_RCC_OscConfig+0x476>
 800228e:	e01b      	b.n	80022c8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002290:	4b29      	ldr	r3, [pc, #164]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002292:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002296:	4a28      	ldr	r2, [pc, #160]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 8002298:	f023 0301 	bic.w	r3, r3, #1
 800229c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022a0:	f7ff f824 	bl	80012ec <HAL_GetTick>
 80022a4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022a6:	e008      	b.n	80022ba <HAL_RCC_OscConfig+0x4c2>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022a8:	f7ff f820 	bl	80012ec <HAL_GetTick>
 80022ac:	4602      	mov	r2, r0
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	2b11      	cmp	r3, #17
 80022b4:	d901      	bls.n	80022ba <HAL_RCC_OscConfig+0x4c2>
        {
          return HAL_TIMEOUT;
 80022b6:	2303      	movs	r3, #3
 80022b8:	e1fe      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80022ba:	4b1f      	ldr	r3, [pc, #124]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 80022bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80022c0:	f003 0302 	and.w	r3, r3, #2
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1ef      	bne.n	80022a8 <HAL_RCC_OscConfig+0x4b0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	f000 80c1 	beq.w	8002458 <HAL_RCC_OscConfig+0x660>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022d6:	2300      	movs	r3, #0
 80022d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80022dc:	4b16      	ldr	r3, [pc, #88]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 80022de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022e0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10e      	bne.n	8002306 <HAL_RCC_OscConfig+0x50e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022e8:	4b13      	ldr	r3, [pc, #76]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 80022ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022ec:	4a12      	ldr	r2, [pc, #72]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 80022ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022f2:	6593      	str	r3, [r2, #88]	; 0x58
 80022f4:	4b10      	ldr	r3, [pc, #64]	; (8002338 <HAL_RCC_OscConfig+0x540>)
 80022f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002300:	2301      	movs	r3, #1
 8002302:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002306:	4b0d      	ldr	r3, [pc, #52]	; (800233c <HAL_RCC_OscConfig+0x544>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800230e:	2b00      	cmp	r3, #0
 8002310:	d11c      	bne.n	800234c <HAL_RCC_OscConfig+0x554>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002312:	4b0a      	ldr	r3, [pc, #40]	; (800233c <HAL_RCC_OscConfig+0x544>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a09      	ldr	r2, [pc, #36]	; (800233c <HAL_RCC_OscConfig+0x544>)
 8002318:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800231c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800231e:	f7fe ffe5 	bl	80012ec <HAL_GetTick>
 8002322:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002324:	e00c      	b.n	8002340 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002326:	f7fe ffe1 	bl	80012ec <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	69bb      	ldr	r3, [r7, #24]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	2b02      	cmp	r3, #2
 8002332:	d905      	bls.n	8002340 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8002334:	2303      	movs	r3, #3
 8002336:	e1bf      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
 8002338:	40021000 	.word	0x40021000
 800233c:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002340:	4bb1      	ldr	r3, [pc, #708]	; (8002608 <HAL_RCC_OscConfig+0x810>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002348:	2b00      	cmp	r3, #0
 800234a:	d0ec      	beq.n	8002326 <HAL_RCC_OscConfig+0x52e>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 0301 	and.w	r3, r3, #1
 8002354:	2b00      	cmp	r3, #0
 8002356:	d02c      	beq.n	80023b2 <HAL_RCC_OscConfig+0x5ba>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8002358:	4bac      	ldr	r3, [pc, #688]	; (800260c <HAL_RCC_OscConfig+0x814>)
 800235a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800235e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800236a:	49a8      	ldr	r1, [pc, #672]	; (800260c <HAL_RCC_OscConfig+0x814>)
 800236c:	4313      	orrs	r3, r2
 800236e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	f003 0304 	and.w	r3, r3, #4
 800237a:	2b00      	cmp	r3, #0
 800237c:	d010      	beq.n	80023a0 <HAL_RCC_OscConfig+0x5a8>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800237e:	4ba3      	ldr	r3, [pc, #652]	; (800260c <HAL_RCC_OscConfig+0x814>)
 8002380:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002384:	4aa1      	ldr	r2, [pc, #644]	; (800260c <HAL_RCC_OscConfig+0x814>)
 8002386:	f043 0304 	orr.w	r3, r3, #4
 800238a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800238e:	4b9f      	ldr	r3, [pc, #636]	; (800260c <HAL_RCC_OscConfig+0x814>)
 8002390:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002394:	4a9d      	ldr	r2, [pc, #628]	; (800260c <HAL_RCC_OscConfig+0x814>)
 8002396:	f043 0301 	orr.w	r3, r3, #1
 800239a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800239e:	e018      	b.n	80023d2 <HAL_RCC_OscConfig+0x5da>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80023a0:	4b9a      	ldr	r3, [pc, #616]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80023a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023a6:	4a99      	ldr	r2, [pc, #612]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80023a8:	f043 0301 	orr.w	r3, r3, #1
 80023ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80023b0:	e00f      	b.n	80023d2 <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80023b2:	4b96      	ldr	r3, [pc, #600]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80023b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023b8:	4a94      	ldr	r2, [pc, #592]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80023ba:	f023 0301 	bic.w	r3, r3, #1
 80023be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80023c2:	4b92      	ldr	r3, [pc, #584]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80023c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023c8:	4a90      	ldr	r2, [pc, #576]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80023ca:	f023 0304 	bic.w	r3, r3, #4
 80023ce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d016      	beq.n	8002408 <HAL_RCC_OscConfig+0x610>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023da:	f7fe ff87 	bl	80012ec <HAL_GetTick>
 80023de:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023e0:	e00a      	b.n	80023f8 <HAL_RCC_OscConfig+0x600>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023e2:	f7fe ff83 	bl	80012ec <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80023f0:	4293      	cmp	r3, r2
 80023f2:	d901      	bls.n	80023f8 <HAL_RCC_OscConfig+0x600>
        {
          return HAL_TIMEOUT;
 80023f4:	2303      	movs	r3, #3
 80023f6:	e15f      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80023f8:	4b84      	ldr	r3, [pc, #528]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80023fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d0ed      	beq.n	80023e2 <HAL_RCC_OscConfig+0x5ea>
 8002406:	e01d      	b.n	8002444 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002408:	f7fe ff70 	bl	80012ec <HAL_GetTick>
 800240c:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800240e:	e00a      	b.n	8002426 <HAL_RCC_OscConfig+0x62e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002410:	f7fe ff6c 	bl	80012ec <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	69bb      	ldr	r3, [r7, #24]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	f241 3288 	movw	r2, #5000	; 0x1388
 800241e:	4293      	cmp	r3, r2
 8002420:	d901      	bls.n	8002426 <HAL_RCC_OscConfig+0x62e>
        {
          return HAL_TIMEOUT;
 8002422:	2303      	movs	r3, #3
 8002424:	e148      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002426:	4b79      	ldr	r3, [pc, #484]	; (800260c <HAL_RCC_OscConfig+0x814>)
 8002428:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800242c:	f003 0302 	and.w	r3, r3, #2
 8002430:	2b00      	cmp	r3, #0
 8002432:	d1ed      	bne.n	8002410 <HAL_RCC_OscConfig+0x618>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 8002434:	4b75      	ldr	r3, [pc, #468]	; (800260c <HAL_RCC_OscConfig+0x814>)
 8002436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800243a:	4a74      	ldr	r2, [pc, #464]	; (800260c <HAL_RCC_OscConfig+0x814>)
 800243c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002440:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002444:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002448:	2b01      	cmp	r3, #1
 800244a:	d105      	bne.n	8002458 <HAL_RCC_OscConfig+0x660>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800244c:	4b6f      	ldr	r3, [pc, #444]	; (800260c <HAL_RCC_OscConfig+0x814>)
 800244e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002450:	4a6e      	ldr	r2, [pc, #440]	; (800260c <HAL_RCC_OscConfig+0x814>)
 8002452:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002456:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f003 0320 	and.w	r3, r3, #32
 8002460:	2b00      	cmp	r3, #0
 8002462:	d03c      	beq.n	80024de <HAL_RCC_OscConfig+0x6e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002468:	2b00      	cmp	r3, #0
 800246a:	d01c      	beq.n	80024a6 <HAL_RCC_OscConfig+0x6ae>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800246c:	4b67      	ldr	r3, [pc, #412]	; (800260c <HAL_RCC_OscConfig+0x814>)
 800246e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8002472:	4a66      	ldr	r2, [pc, #408]	; (800260c <HAL_RCC_OscConfig+0x814>)
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800247c:	f7fe ff36 	bl	80012ec <HAL_GetTick>
 8002480:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002484:	f7fe ff32 	bl	80012ec <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	69bb      	ldr	r3, [r7, #24]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b02      	cmp	r3, #2
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e110      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002496:	4b5d      	ldr	r3, [pc, #372]	; (800260c <HAL_RCC_OscConfig+0x814>)
 8002498:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800249c:	f003 0302 	and.w	r3, r3, #2
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d0ef      	beq.n	8002484 <HAL_RCC_OscConfig+0x68c>
 80024a4:	e01b      	b.n	80024de <HAL_RCC_OscConfig+0x6e6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80024a6:	4b59      	ldr	r3, [pc, #356]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80024a8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024ac:	4a57      	ldr	r2, [pc, #348]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80024ae:	f023 0301 	bic.w	r3, r3, #1
 80024b2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80024b6:	f7fe ff19 	bl	80012ec <HAL_GetTick>
 80024ba:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024bc:	e008      	b.n	80024d0 <HAL_RCC_OscConfig+0x6d8>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80024be:	f7fe ff15 	bl	80012ec <HAL_GetTick>
 80024c2:	4602      	mov	r2, r0
 80024c4:	69bb      	ldr	r3, [r7, #24]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d901      	bls.n	80024d0 <HAL_RCC_OscConfig+0x6d8>
        {
          return HAL_TIMEOUT;
 80024cc:	2303      	movs	r3, #3
 80024ce:	e0f3      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80024d0:	4b4e      	ldr	r3, [pc, #312]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80024d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80024d6:	f003 0302 	and.w	r3, r3, #2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1ef      	bne.n	80024be <HAL_RCC_OscConfig+0x6c6>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f000 80e7 	beq.w	80026b6 <HAL_RCC_OscConfig+0x8be>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	f040 80b7 	bne.w	8002660 <HAL_RCC_OscConfig+0x868>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80024f2:	4b46      	ldr	r3, [pc, #280]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80024f8:	69fb      	ldr	r3, [r7, #28]
 80024fa:	f003 0203 	and.w	r2, r3, #3
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002502:	429a      	cmp	r2, r3
 8002504:	d124      	bne.n	8002550 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002510:	3b01      	subs	r3, #1
 8002512:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002514:	429a      	cmp	r2, r3
 8002516:	d11b      	bne.n	8002550 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002518:	69fb      	ldr	r3, [r7, #28]
 800251a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002522:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002524:	429a      	cmp	r2, r3
 8002526:	d113      	bne.n	8002550 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002528:	69fb      	ldr	r3, [r7, #28]
 800252a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002532:	085b      	lsrs	r3, r3, #1
 8002534:	3b01      	subs	r3, #1
 8002536:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002538:	429a      	cmp	r2, r3
 800253a:	d109      	bne.n	8002550 <HAL_RCC_OscConfig+0x758>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	085b      	lsrs	r3, r3, #1
 8002548:	3b01      	subs	r3, #1
 800254a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800254c:	429a      	cmp	r2, r3
 800254e:	d061      	beq.n	8002614 <HAL_RCC_OscConfig+0x81c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002550:	6a3b      	ldr	r3, [r7, #32]
 8002552:	2b0c      	cmp	r3, #12
 8002554:	d056      	beq.n	8002604 <HAL_RCC_OscConfig+0x80c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002556:	4b2d      	ldr	r3, [pc, #180]	; (800260c <HAL_RCC_OscConfig+0x814>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	4a2c      	ldr	r2, [pc, #176]	; (800260c <HAL_RCC_OscConfig+0x814>)
 800255c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002560:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002562:	f7fe fec3 	bl	80012ec <HAL_GetTick>
 8002566:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002568:	e008      	b.n	800257c <HAL_RCC_OscConfig+0x784>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800256a:	f7fe febf 	bl	80012ec <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	69bb      	ldr	r3, [r7, #24]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	2b02      	cmp	r3, #2
 8002576:	d901      	bls.n	800257c <HAL_RCC_OscConfig+0x784>
              {
                return HAL_TIMEOUT;
 8002578:	2303      	movs	r3, #3
 800257a:	e09d      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800257c:	4b23      	ldr	r3, [pc, #140]	; (800260c <HAL_RCC_OscConfig+0x814>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002584:	2b00      	cmp	r3, #0
 8002586:	d1f0      	bne.n	800256a <HAL_RCC_OscConfig+0x772>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002588:	4b20      	ldr	r3, [pc, #128]	; (800260c <HAL_RCC_OscConfig+0x814>)
 800258a:	68da      	ldr	r2, [r3, #12]
 800258c:	4b20      	ldr	r3, [pc, #128]	; (8002610 <HAL_RCC_OscConfig+0x818>)
 800258e:	4013      	ands	r3, r2
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002598:	3a01      	subs	r2, #1
 800259a:	0112      	lsls	r2, r2, #4
 800259c:	4311      	orrs	r1, r2
 800259e:	687a      	ldr	r2, [r7, #4]
 80025a0:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80025a2:	0212      	lsls	r2, r2, #8
 80025a4:	4311      	orrs	r1, r2
 80025a6:	687a      	ldr	r2, [r7, #4]
 80025a8:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80025aa:	0852      	lsrs	r2, r2, #1
 80025ac:	3a01      	subs	r2, #1
 80025ae:	0552      	lsls	r2, r2, #21
 80025b0:	4311      	orrs	r1, r2
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80025b6:	0852      	lsrs	r2, r2, #1
 80025b8:	3a01      	subs	r2, #1
 80025ba:	0652      	lsls	r2, r2, #25
 80025bc:	430a      	orrs	r2, r1
 80025be:	4913      	ldr	r1, [pc, #76]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80025c4:	4b11      	ldr	r3, [pc, #68]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a10      	ldr	r2, [pc, #64]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80025ca:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025ce:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80025d0:	4b0e      	ldr	r3, [pc, #56]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80025d2:	68db      	ldr	r3, [r3, #12]
 80025d4:	4a0d      	ldr	r2, [pc, #52]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80025d6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80025da:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80025dc:	f7fe fe86 	bl	80012ec <HAL_GetTick>
 80025e0:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025e2:	e008      	b.n	80025f6 <HAL_RCC_OscConfig+0x7fe>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e4:	f7fe fe82 	bl	80012ec <HAL_GetTick>
 80025e8:	4602      	mov	r2, r0
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	1ad3      	subs	r3, r2, r3
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d901      	bls.n	80025f6 <HAL_RCC_OscConfig+0x7fe>
              {
                return HAL_TIMEOUT;
 80025f2:	2303      	movs	r3, #3
 80025f4:	e060      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80025f6:	4b05      	ldr	r3, [pc, #20]	; (800260c <HAL_RCC_OscConfig+0x814>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d0f0      	beq.n	80025e4 <HAL_RCC_OscConfig+0x7ec>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002602:	e058      	b.n	80026b6 <HAL_RCC_OscConfig+0x8be>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e057      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
 8002608:	40007000 	.word	0x40007000
 800260c:	40021000 	.word	0x40021000
 8002610:	f99f808c 	.word	0xf99f808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002614:	4b2a      	ldr	r3, [pc, #168]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800261c:	2b00      	cmp	r3, #0
 800261e:	d14a      	bne.n	80026b6 <HAL_RCC_OscConfig+0x8be>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002620:	4b27      	ldr	r3, [pc, #156]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a26      	ldr	r2, [pc, #152]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 8002626:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800262a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800262c:	4b24      	ldr	r3, [pc, #144]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	4a23      	ldr	r2, [pc, #140]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 8002632:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002636:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002638:	f7fe fe58 	bl	80012ec <HAL_GetTick>
 800263c:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800263e:	e008      	b.n	8002652 <HAL_RCC_OscConfig+0x85a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002640:	f7fe fe54 	bl	80012ec <HAL_GetTick>
 8002644:	4602      	mov	r2, r0
 8002646:	69bb      	ldr	r3, [r7, #24]
 8002648:	1ad3      	subs	r3, r2, r3
 800264a:	2b02      	cmp	r3, #2
 800264c:	d901      	bls.n	8002652 <HAL_RCC_OscConfig+0x85a>
            {
              return HAL_TIMEOUT;
 800264e:	2303      	movs	r3, #3
 8002650:	e032      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002652:	4b1b      	ldr	r3, [pc, #108]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800265a:	2b00      	cmp	r3, #0
 800265c:	d0f0      	beq.n	8002640 <HAL_RCC_OscConfig+0x848>
 800265e:	e02a      	b.n	80026b6 <HAL_RCC_OscConfig+0x8be>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002660:	6a3b      	ldr	r3, [r7, #32]
 8002662:	2b0c      	cmp	r3, #12
 8002664:	d025      	beq.n	80026b2 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002666:	4b16      	ldr	r3, [pc, #88]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	4a15      	ldr	r2, [pc, #84]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 800266c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002670:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002672:	4b13      	ldr	r3, [pc, #76]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 8002674:	68db      	ldr	r3, [r3, #12]
 8002676:	4a12      	ldr	r2, [pc, #72]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 8002678:	f023 0303 	bic.w	r3, r3, #3
 800267c:	60d3      	str	r3, [r2, #12]
#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 800267e:	4b10      	ldr	r3, [pc, #64]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 8002680:	68db      	ldr	r3, [r3, #12]
 8002682:	4a0f      	ldr	r2, [pc, #60]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 8002684:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002688:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268a:	f7fe fe2f 	bl	80012ec <HAL_GetTick>
 800268e:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x8ac>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002692:	f7fe fe2b 	bl	80012ec <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	69bb      	ldr	r3, [r7, #24]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e009      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80026a4:	4b06      	ldr	r3, [pc, #24]	; (80026c0 <HAL_RCC_OscConfig+0x8c8>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d1f0      	bne.n	8002692 <HAL_RCC_OscConfig+0x89a>
 80026b0:	e001      	b.n	80026b6 <HAL_RCC_OscConfig+0x8be>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80026b2:	2301      	movs	r3, #1
 80026b4:	e000      	b.n	80026b8 <HAL_RCC_OscConfig+0x8c0>
      }
    }
  }
  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3728      	adds	r7, #40	; 0x28
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	40021000 	.word	0x40021000

080026c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d101      	bne.n	80026d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80026d4:	2301      	movs	r3, #1
 80026d6:	e0c8      	b.n	800286a <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80026d8:	4b66      	ldr	r3, [pc, #408]	; (8002874 <HAL_RCC_ClockConfig+0x1b0>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0307 	and.w	r3, r3, #7
 80026e0:	683a      	ldr	r2, [r7, #0]
 80026e2:	429a      	cmp	r2, r3
 80026e4:	d910      	bls.n	8002708 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026e6:	4b63      	ldr	r3, [pc, #396]	; (8002874 <HAL_RCC_ClockConfig+0x1b0>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f023 0207 	bic.w	r2, r3, #7
 80026ee:	4961      	ldr	r1, [pc, #388]	; (8002874 <HAL_RCC_ClockConfig+0x1b0>)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	4313      	orrs	r3, r2
 80026f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80026f6:	4b5f      	ldr	r3, [pc, #380]	; (8002874 <HAL_RCC_ClockConfig+0x1b0>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0307 	and.w	r3, r3, #7
 80026fe:	683a      	ldr	r2, [r7, #0]
 8002700:	429a      	cmp	r2, r3
 8002702:	d001      	beq.n	8002708 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e0b0      	b.n	800286a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 0301 	and.w	r3, r3, #1
 8002710:	2b00      	cmp	r3, #0
 8002712:	d04c      	beq.n	80027ae <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	2b03      	cmp	r3, #3
 800271a:	d107      	bne.n	800272c <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800271c:	4b56      	ldr	r3, [pc, #344]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d121      	bne.n	800276c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e09e      	b.n	800286a <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	2b02      	cmp	r3, #2
 8002732:	d107      	bne.n	8002744 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002734:	4b50      	ldr	r3, [pc, #320]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d115      	bne.n	800276c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	e092      	b.n	800286a <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d107      	bne.n	800275c <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800274c:	4b4a      	ldr	r3, [pc, #296]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	f003 0302 	and.w	r3, r3, #2
 8002754:	2b00      	cmp	r3, #0
 8002756:	d109      	bne.n	800276c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e086      	b.n	800286a <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800275c:	4b46      	ldr	r3, [pc, #280]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002764:	2b00      	cmp	r3, #0
 8002766:	d101      	bne.n	800276c <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
 800276a:	e07e      	b.n	800286a <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800276c:	4b42      	ldr	r3, [pc, #264]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f023 0203 	bic.w	r2, r3, #3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	493f      	ldr	r1, [pc, #252]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 800277a:	4313      	orrs	r3, r2
 800277c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800277e:	f7fe fdb5 	bl	80012ec <HAL_GetTick>
 8002782:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002784:	e00a      	b.n	800279c <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002786:	f7fe fdb1 	bl	80012ec <HAL_GetTick>
 800278a:	4602      	mov	r2, r0
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	1ad3      	subs	r3, r2, r3
 8002790:	f241 3288 	movw	r2, #5000	; 0x1388
 8002794:	4293      	cmp	r3, r2
 8002796:	d901      	bls.n	800279c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e066      	b.n	800286a <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800279c:	4b36      	ldr	r3, [pc, #216]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	f003 020c 	and.w	r2, r3, #12
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	009b      	lsls	r3, r3, #2
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d1eb      	bne.n	8002786 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 0302 	and.w	r3, r3, #2
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d008      	beq.n	80027cc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80027ba:	4b2f      	ldr	r3, [pc, #188]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 80027bc:	689b      	ldr	r3, [r3, #8]
 80027be:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	492c      	ldr	r1, [pc, #176]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 80027c8:	4313      	orrs	r3, r2
 80027ca:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027cc:	4b29      	ldr	r3, [pc, #164]	; (8002874 <HAL_RCC_ClockConfig+0x1b0>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0307 	and.w	r3, r3, #7
 80027d4:	683a      	ldr	r2, [r7, #0]
 80027d6:	429a      	cmp	r2, r3
 80027d8:	d210      	bcs.n	80027fc <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027da:	4b26      	ldr	r3, [pc, #152]	; (8002874 <HAL_RCC_ClockConfig+0x1b0>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f023 0207 	bic.w	r2, r3, #7
 80027e2:	4924      	ldr	r1, [pc, #144]	; (8002874 <HAL_RCC_ClockConfig+0x1b0>)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ea:	4b22      	ldr	r3, [pc, #136]	; (8002874 <HAL_RCC_ClockConfig+0x1b0>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0307 	and.w	r3, r3, #7
 80027f2:	683a      	ldr	r2, [r7, #0]
 80027f4:	429a      	cmp	r2, r3
 80027f6:	d001      	beq.n	80027fc <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80027f8:	2301      	movs	r3, #1
 80027fa:	e036      	b.n	800286a <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f003 0304 	and.w	r3, r3, #4
 8002804:	2b00      	cmp	r3, #0
 8002806:	d008      	beq.n	800281a <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002808:	4b1b      	ldr	r3, [pc, #108]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	4918      	ldr	r1, [pc, #96]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 8002816:	4313      	orrs	r3, r2
 8002818:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0308 	and.w	r3, r3, #8
 8002822:	2b00      	cmp	r3, #0
 8002824:	d009      	beq.n	800283a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002826:	4b14      	ldr	r3, [pc, #80]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	691b      	ldr	r3, [r3, #16]
 8002832:	00db      	lsls	r3, r3, #3
 8002834:	4910      	ldr	r1, [pc, #64]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 8002836:	4313      	orrs	r3, r2
 8002838:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800283a:	f000 f825 	bl	8002888 <HAL_RCC_GetSysClockFreq>
 800283e:	4601      	mov	r1, r0
 8002840:	4b0d      	ldr	r3, [pc, #52]	; (8002878 <HAL_RCC_ClockConfig+0x1b4>)
 8002842:	689b      	ldr	r3, [r3, #8]
 8002844:	091b      	lsrs	r3, r3, #4
 8002846:	f003 030f 	and.w	r3, r3, #15
 800284a:	4a0c      	ldr	r2, [pc, #48]	; (800287c <HAL_RCC_ClockConfig+0x1b8>)
 800284c:	5cd3      	ldrb	r3, [r2, r3]
 800284e:	f003 031f 	and.w	r3, r3, #31
 8002852:	fa21 f303 	lsr.w	r3, r1, r3
 8002856:	4a0a      	ldr	r2, [pc, #40]	; (8002880 <HAL_RCC_ClockConfig+0x1bc>)
 8002858:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800285a:	4b0a      	ldr	r3, [pc, #40]	; (8002884 <HAL_RCC_ClockConfig+0x1c0>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	4618      	mov	r0, r3
 8002860:	f7fe fcf4 	bl	800124c <HAL_InitTick>
 8002864:	4603      	mov	r3, r0
 8002866:	72fb      	strb	r3, [r7, #11]

  return status;
 8002868:	7afb      	ldrb	r3, [r7, #11]
}
 800286a:	4618      	mov	r0, r3
 800286c:	3710      	adds	r7, #16
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40022000 	.word	0x40022000
 8002878:	40021000 	.word	0x40021000
 800287c:	08005328 	.word	0x08005328
 8002880:	20000000 	.word	0x20000000
 8002884:	20000004 	.word	0x20000004

08002888 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002888:	b480      	push	{r7}
 800288a:	b089      	sub	sp, #36	; 0x24
 800288c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800288e:	2300      	movs	r3, #0
 8002890:	61fb      	str	r3, [r7, #28]
 8002892:	2300      	movs	r3, #0
 8002894:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002896:	4b3d      	ldr	r3, [pc, #244]	; (800298c <HAL_RCC_GetSysClockFreq+0x104>)
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	f003 030c 	and.w	r3, r3, #12
 800289e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80028a0:	4b3a      	ldr	r3, [pc, #232]	; (800298c <HAL_RCC_GetSysClockFreq+0x104>)
 80028a2:	68db      	ldr	r3, [r3, #12]
 80028a4:	f003 0303 	and.w	r3, r3, #3
 80028a8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80028aa:	693b      	ldr	r3, [r7, #16]
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d005      	beq.n	80028bc <HAL_RCC_GetSysClockFreq+0x34>
 80028b0:	693b      	ldr	r3, [r7, #16]
 80028b2:	2b0c      	cmp	r3, #12
 80028b4:	d121      	bne.n	80028fa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2b01      	cmp	r3, #1
 80028ba:	d11e      	bne.n	80028fa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80028bc:	4b33      	ldr	r3, [pc, #204]	; (800298c <HAL_RCC_GetSysClockFreq+0x104>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f003 0308 	and.w	r3, r3, #8
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d107      	bne.n	80028d8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80028c8:	4b30      	ldr	r3, [pc, #192]	; (800298c <HAL_RCC_GetSysClockFreq+0x104>)
 80028ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80028ce:	0a1b      	lsrs	r3, r3, #8
 80028d0:	f003 030f 	and.w	r3, r3, #15
 80028d4:	61fb      	str	r3, [r7, #28]
 80028d6:	e005      	b.n	80028e4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80028d8:	4b2c      	ldr	r3, [pc, #176]	; (800298c <HAL_RCC_GetSysClockFreq+0x104>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	091b      	lsrs	r3, r3, #4
 80028de:	f003 030f 	and.w	r3, r3, #15
 80028e2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80028e4:	4a2a      	ldr	r2, [pc, #168]	; (8002990 <HAL_RCC_GetSysClockFreq+0x108>)
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ec:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d10d      	bne.n	8002910 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80028f8:	e00a      	b.n	8002910 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	2b04      	cmp	r3, #4
 80028fe:	d102      	bne.n	8002906 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002900:	4b24      	ldr	r3, [pc, #144]	; (8002994 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002902:	61bb      	str	r3, [r7, #24]
 8002904:	e004      	b.n	8002910 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	2b08      	cmp	r3, #8
 800290a:	d101      	bne.n	8002910 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800290c:	4b22      	ldr	r3, [pc, #136]	; (8002998 <HAL_RCC_GetSysClockFreq+0x110>)
 800290e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	2b0c      	cmp	r3, #12
 8002914:	d133      	bne.n	800297e <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002916:	4b1d      	ldr	r3, [pc, #116]	; (800298c <HAL_RCC_GetSysClockFreq+0x104>)
 8002918:	68db      	ldr	r3, [r3, #12]
 800291a:	f003 0303 	and.w	r3, r3, #3
 800291e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	2b02      	cmp	r3, #2
 8002924:	d002      	beq.n	800292c <HAL_RCC_GetSysClockFreq+0xa4>
 8002926:	2b03      	cmp	r3, #3
 8002928:	d003      	beq.n	8002932 <HAL_RCC_GetSysClockFreq+0xaa>
 800292a:	e005      	b.n	8002938 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800292c:	4b19      	ldr	r3, [pc, #100]	; (8002994 <HAL_RCC_GetSysClockFreq+0x10c>)
 800292e:	617b      	str	r3, [r7, #20]
      break;
 8002930:	e005      	b.n	800293e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002932:	4b19      	ldr	r3, [pc, #100]	; (8002998 <HAL_RCC_GetSysClockFreq+0x110>)
 8002934:	617b      	str	r3, [r7, #20]
      break;
 8002936:	e002      	b.n	800293e <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002938:	69fb      	ldr	r3, [r7, #28]
 800293a:	617b      	str	r3, [r7, #20]
      break;
 800293c:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800293e:	4b13      	ldr	r3, [pc, #76]	; (800298c <HAL_RCC_GetSysClockFreq+0x104>)
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	091b      	lsrs	r3, r3, #4
 8002944:	f003 0307 	and.w	r3, r3, #7
 8002948:	3301      	adds	r3, #1
 800294a:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800294c:	4b0f      	ldr	r3, [pc, #60]	; (800298c <HAL_RCC_GetSysClockFreq+0x104>)
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	0a1b      	lsrs	r3, r3, #8
 8002952:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002956:	697a      	ldr	r2, [r7, #20]
 8002958:	fb02 f203 	mul.w	r2, r2, r3
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002962:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002964:	4b09      	ldr	r3, [pc, #36]	; (800298c <HAL_RCC_GetSysClockFreq+0x104>)
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	0e5b      	lsrs	r3, r3, #25
 800296a:	f003 0303 	and.w	r3, r3, #3
 800296e:	3301      	adds	r3, #1
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002974:	697a      	ldr	r2, [r7, #20]
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	fbb2 f3f3 	udiv	r3, r2, r3
 800297c:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800297e:	69bb      	ldr	r3, [r7, #24]
}
 8002980:	4618      	mov	r0, r3
 8002982:	3724      	adds	r7, #36	; 0x24
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr
 800298c:	40021000 	.word	0x40021000
 8002990:	08005340 	.word	0x08005340
 8002994:	00f42400 	.word	0x00f42400
 8002998:	007a1200 	.word	0x007a1200

0800299c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800299c:	b480      	push	{r7}
 800299e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029a0:	4b03      	ldr	r3, [pc, #12]	; (80029b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80029a2:	681b      	ldr	r3, [r3, #0]
}
 80029a4:	4618      	mov	r0, r3
 80029a6:	46bd      	mov	sp, r7
 80029a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	20000000 	.word	0x20000000

080029b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80029b8:	f7ff fff0 	bl	800299c <HAL_RCC_GetHCLKFreq>
 80029bc:	4601      	mov	r1, r0
 80029be:	4b06      	ldr	r3, [pc, #24]	; (80029d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	0a1b      	lsrs	r3, r3, #8
 80029c4:	f003 0307 	and.w	r3, r3, #7
 80029c8:	4a04      	ldr	r2, [pc, #16]	; (80029dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80029ca:	5cd3      	ldrb	r3, [r2, r3]
 80029cc:	f003 031f 	and.w	r3, r3, #31
 80029d0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80029d4:	4618      	mov	r0, r3
 80029d6:	bd80      	pop	{r7, pc}
 80029d8:	40021000 	.word	0x40021000
 80029dc:	08005338 	.word	0x08005338

080029e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80029e4:	f7ff ffda 	bl	800299c <HAL_RCC_GetHCLKFreq>
 80029e8:	4601      	mov	r1, r0
 80029ea:	4b06      	ldr	r3, [pc, #24]	; (8002a04 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029ec:	689b      	ldr	r3, [r3, #8]
 80029ee:	0adb      	lsrs	r3, r3, #11
 80029f0:	f003 0307 	and.w	r3, r3, #7
 80029f4:	4a04      	ldr	r2, [pc, #16]	; (8002a08 <HAL_RCC_GetPCLK2Freq+0x28>)
 80029f6:	5cd3      	ldrb	r3, [r2, r3]
 80029f8:	f003 031f 	and.w	r3, r3, #31
 80029fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	40021000 	.word	0x40021000
 8002a08:	08005338 	.word	0x08005338

08002a0c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002a14:	2300      	movs	r3, #0
 8002a16:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002a18:	4b2a      	ldr	r3, [pc, #168]	; (8002ac4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d003      	beq.n	8002a2c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002a24:	f7ff f984 	bl	8001d30 <HAL_PWREx_GetVoltageRange>
 8002a28:	6178      	str	r0, [r7, #20]
 8002a2a:	e014      	b.n	8002a56 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a2c:	4b25      	ldr	r3, [pc, #148]	; (8002ac4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a30:	4a24      	ldr	r2, [pc, #144]	; (8002ac4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a36:	6593      	str	r3, [r2, #88]	; 0x58
 8002a38:	4b22      	ldr	r3, [pc, #136]	; (8002ac4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a40:	60fb      	str	r3, [r7, #12]
 8002a42:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002a44:	f7ff f974 	bl	8001d30 <HAL_PWREx_GetVoltageRange>
 8002a48:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002a4a:	4b1e      	ldr	r3, [pc, #120]	; (8002ac4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a4e:	4a1d      	ldr	r2, [pc, #116]	; (8002ac4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002a50:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002a54:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a5c:	d10b      	bne.n	8002a76 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	2b80      	cmp	r3, #128	; 0x80
 8002a62:	d919      	bls.n	8002a98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	2ba0      	cmp	r3, #160	; 0xa0
 8002a68:	d902      	bls.n	8002a70 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	613b      	str	r3, [r7, #16]
 8002a6e:	e013      	b.n	8002a98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a70:	2301      	movs	r3, #1
 8002a72:	613b      	str	r3, [r7, #16]
 8002a74:	e010      	b.n	8002a98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	2b80      	cmp	r3, #128	; 0x80
 8002a7a:	d902      	bls.n	8002a82 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	613b      	str	r3, [r7, #16]
 8002a80:	e00a      	b.n	8002a98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	2b80      	cmp	r3, #128	; 0x80
 8002a86:	d102      	bne.n	8002a8e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002a88:	2302      	movs	r3, #2
 8002a8a:	613b      	str	r3, [r7, #16]
 8002a8c:	e004      	b.n	8002a98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b70      	cmp	r3, #112	; 0x70
 8002a92:	d101      	bne.n	8002a98 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002a94:	2301      	movs	r3, #1
 8002a96:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002a98:	4b0b      	ldr	r3, [pc, #44]	; (8002ac8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f023 0207 	bic.w	r2, r3, #7
 8002aa0:	4909      	ldr	r1, [pc, #36]	; (8002ac8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002aa8:	4b07      	ldr	r3, [pc, #28]	; (8002ac8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	f003 0307 	and.w	r3, r3, #7
 8002ab0:	693a      	ldr	r2, [r7, #16]
 8002ab2:	429a      	cmp	r2, r3
 8002ab4:	d001      	beq.n	8002aba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002ab6:	2301      	movs	r3, #1
 8002ab8:	e000      	b.n	8002abc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002aba:	2300      	movs	r3, #0
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	3718      	adds	r7, #24
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40021000 	.word	0x40021000
 8002ac8:	40022000 	.word	0x40022000

08002acc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b086      	sub	sp, #24
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002ad4:	2300      	movs	r3, #0
 8002ad6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002ad8:	2300      	movs	r3, #0
 8002ada:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	f000 809e 	beq.w	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002aea:	2300      	movs	r3, #0
 8002aec:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002aee:	4b46      	ldr	r3, [pc, #280]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002af0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002af2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d101      	bne.n	8002afe <HAL_RCCEx_PeriphCLKConfig+0x32>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e000      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x34>
 8002afe:	2300      	movs	r3, #0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d00d      	beq.n	8002b20 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b04:	4b40      	ldr	r3, [pc, #256]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002b06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b08:	4a3f      	ldr	r2, [pc, #252]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002b0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b0e:	6593      	str	r3, [r2, #88]	; 0x58
 8002b10:	4b3d      	ldr	r3, [pc, #244]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002b12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b18:	60bb      	str	r3, [r7, #8]
 8002b1a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002b20:	4b3a      	ldr	r3, [pc, #232]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a39      	ldr	r2, [pc, #228]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002b26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b2a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b2c:	f7fe fbde 	bl	80012ec <HAL_GetTick>
 8002b30:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b32:	e009      	b.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b34:	f7fe fbda 	bl	80012ec <HAL_GetTick>
 8002b38:	4602      	mov	r2, r0
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	2b02      	cmp	r3, #2
 8002b40:	d902      	bls.n	8002b48 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      {
        ret = HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	74fb      	strb	r3, [r7, #19]
        break;
 8002b46:	e005      	b.n	8002b54 <HAL_RCCEx_PeriphCLKConfig+0x88>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002b48:	4b30      	ldr	r3, [pc, #192]	; (8002c0c <HAL_RCCEx_PeriphCLKConfig+0x140>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d0ef      	beq.n	8002b34 <HAL_RCCEx_PeriphCLKConfig+0x68>
      }
    }

    if(ret == HAL_OK)
 8002b54:	7cfb      	ldrb	r3, [r7, #19]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d15a      	bne.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x144>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002b5a:	4b2b      	ldr	r3, [pc, #172]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002b5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b60:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b64:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d01e      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0xde>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b70:	697a      	ldr	r2, [r7, #20]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d019      	beq.n	8002baa <HAL_RCCEx_PeriphCLKConfig+0xde>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002b76:	4b24      	ldr	r3, [pc, #144]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b7c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b80:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8002b82:	4b21      	ldr	r3, [pc, #132]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002b84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b88:	4a1f      	ldr	r2, [pc, #124]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002b8a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b8e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002b92:	4b1d      	ldr	r3, [pc, #116]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002b94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002b98:	4a1b      	ldr	r2, [pc, #108]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002b9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002ba2:	4a19      	ldr	r2, [pc, #100]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	f003 0301 	and.w	r3, r3, #1
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d016      	beq.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb4:	f7fe fb9a 	bl	80012ec <HAL_GetTick>
 8002bb8:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bba:	e00b      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bbc:	f7fe fb96 	bl	80012ec <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d902      	bls.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            ret = HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	74fb      	strb	r3, [r7, #19]
            break;
 8002bd2:	e006      	b.n	8002be2 <HAL_RCCEx_PeriphCLKConfig+0x116>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002bd4:	4b0c      	ldr	r3, [pc, #48]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d0ec      	beq.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0xf0>
          }
        }
      }

      if(ret == HAL_OK)
 8002be2:	7cfb      	ldrb	r3, [r7, #19]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d10b      	bne.n	8002c00 <HAL_RCCEx_PeriphCLKConfig+0x134>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002be8:	4b07      	ldr	r3, [pc, #28]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002bee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	4904      	ldr	r1, [pc, #16]	; (8002c08 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002bfe:	e009      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x148>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002c00:	7cfb      	ldrb	r3, [r7, #19]
 8002c02:	74bb      	strb	r3, [r7, #18]
 8002c04:	e006      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x148>
 8002c06:	bf00      	nop
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002c10:	7cfb      	ldrb	r3, [r7, #19]
 8002c12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002c14:	7c7b      	ldrb	r3, [r7, #17]
 8002c16:	2b01      	cmp	r3, #1
 8002c18:	d105      	bne.n	8002c26 <HAL_RCCEx_PeriphCLKConfig+0x15a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c1a:	4b6e      	ldr	r3, [pc, #440]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002c1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c1e:	4a6d      	ldr	r2, [pc, #436]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002c20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c24:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d00a      	beq.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x17c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c32:	4b68      	ldr	r3, [pc, #416]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c38:	f023 0203 	bic.w	r2, r3, #3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	4964      	ldr	r1, [pc, #400]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f003 0302 	and.w	r3, r3, #2
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d00a      	beq.n	8002c6a <HAL_RCCEx_PeriphCLKConfig+0x19e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c54:	4b5f      	ldr	r3, [pc, #380]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c5a:	f023 020c 	bic.w	r2, r3, #12
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	495c      	ldr	r1, [pc, #368]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002c64:	4313      	orrs	r3, r2
 8002c66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0304 	and.w	r3, r3, #4
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d00a      	beq.n	8002c8c <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002c76:	4b57      	ldr	r3, [pc, #348]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c7c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	4953      	ldr	r1, [pc, #332]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002c86:	4313      	orrs	r3, r2
 8002c88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f003 0320 	and.w	r3, r3, #32
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00a      	beq.n	8002cae <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c98:	4b4e      	ldr	r3, [pc, #312]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c9e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	691b      	ldr	r3, [r3, #16]
 8002ca6:	494b      	ldr	r1, [pc, #300]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002ca8:	4313      	orrs	r3, r2
 8002caa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d00a      	beq.n	8002cd0 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002cba:	4b46      	ldr	r3, [pc, #280]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002cc0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	4942      	ldr	r1, [pc, #264]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002cca:	4313      	orrs	r3, r2
 8002ccc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d00a      	beq.n	8002cf2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002cdc:	4b3d      	ldr	r3, [pc, #244]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ce2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cea:	493a      	ldr	r1, [pc, #232]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002cec:	4313      	orrs	r3, r2
 8002cee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00a      	beq.n	8002d14 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cfe:	4b35      	ldr	r3, [pc, #212]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d04:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	4931      	ldr	r1, [pc, #196]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d00a      	beq.n	8002d36 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002d20:	4b2c      	ldr	r3, [pc, #176]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d26:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	699b      	ldr	r3, [r3, #24]
 8002d2e:	4929      	ldr	r1, [pc, #164]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d30:	4313      	orrs	r3, r2
 8002d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00a      	beq.n	8002d58 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002d42:	4b24      	ldr	r3, [pc, #144]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d48:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	69db      	ldr	r3, [r3, #28]
 8002d50:	4920      	ldr	r1, [pc, #128]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d52:	4313      	orrs	r3, r2
 8002d54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d015      	beq.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002d64:	4b1b      	ldr	r3, [pc, #108]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d6a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d72:	4918      	ldr	r1, [pc, #96]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d74:	4313      	orrs	r3, r2
 8002d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002d82:	d105      	bne.n	8002d90 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002d84:	4b13      	ldr	r3, [pc, #76]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d86:	68db      	ldr	r3, [r3, #12]
 8002d88:	4a12      	ldr	r2, [pc, #72]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002d8e:	60d3      	str	r3, [r2, #12]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d015      	beq.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002d9c:	4b0d      	ldr	r3, [pc, #52]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002da2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002daa:	490a      	ldr	r1, [pc, #40]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002dac:	4313      	orrs	r3, r2
 8002dae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002dba:	d105      	bne.n	8002dc8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002dbc:	4b05      	ldr	r3, [pc, #20]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	4a04      	ldr	r2, [pc, #16]	; (8002dd4 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002dc2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002dc6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002dc8:	7cbb      	ldrb	r3, [r7, #18]
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	40021000 	.word	0x40021000

08002dd8 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8002ddc:	4b05      	ldr	r3, [pc, #20]	; (8002df4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a04      	ldr	r2, [pc, #16]	; (8002df4 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8002de2:	f043 0304 	orr.w	r3, r3, #4
 8002de6:	6013      	str	r3, [r2, #0]
}
 8002de8:	bf00      	nop
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	40021000 	.word	0x40021000

08002df8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b084      	sub	sp, #16
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e095      	b.n	8002f36 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d108      	bne.n	8002e24 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002e1a:	d009      	beq.n	8002e30 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	61da      	str	r2, [r3, #28]
 8002e22:	e005      	b.n	8002e30 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	2200      	movs	r2, #0
 8002e34:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d106      	bne.n	8002e50 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2200      	movs	r2, #0
 8002e46:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7fd fe84 	bl	8000b58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2202      	movs	r2, #2
 8002e54:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	681a      	ldr	r2, [r3, #0]
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002e66:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	68db      	ldr	r3, [r3, #12]
 8002e6c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002e70:	d902      	bls.n	8002e78 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002e72:	2300      	movs	r3, #0
 8002e74:	60fb      	str	r3, [r7, #12]
 8002e76:	e002      	b.n	8002e7e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002e78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002e7c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68db      	ldr	r3, [r3, #12]
 8002e82:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8002e86:	d007      	beq.n	8002e98 <HAL_SPI_Init+0xa0>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	68db      	ldr	r3, [r3, #12]
 8002e8c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8002e90:	d002      	beq.n	8002e98 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	f003 0302 	and.w	r3, r3, #2
 8002eb2:	431a      	orrs	r2, r3
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	695b      	ldr	r3, [r3, #20]
 8002eb8:	f003 0301 	and.w	r3, r3, #1
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	699b      	ldr	r3, [r3, #24]
 8002ec2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	69db      	ldr	r3, [r3, #28]
 8002ecc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002ed0:	431a      	orrs	r2, r3
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a1b      	ldr	r3, [r3, #32]
 8002ed6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eda:	ea42 0103 	orr.w	r1, r2, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee2:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	0c1b      	lsrs	r3, r3, #16
 8002ef4:	f003 0204 	and.w	r2, r3, #4
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efc:	f003 0310 	and.w	r3, r3, #16
 8002f00:	431a      	orrs	r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f06:	f003 0308 	and.w	r3, r3, #8
 8002f0a:	431a      	orrs	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	68db      	ldr	r3, [r3, #12]
 8002f10:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8002f14:	ea42 0103 	orr.w	r1, r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	430a      	orrs	r2, r1
 8002f24:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3710      	adds	r7, #16
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bd80      	pop	{r7, pc}
	...

08002f40 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b086      	sub	sp, #24
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
 8002f4c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d101      	bne.n	8002f60 <HAL_SPI_TransmitReceive_DMA+0x20>
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e16c      	b.n	800323a <HAL_SPI_TransmitReceive_DMA+0x2fa>
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002f6e:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8002f76:	7dbb      	ldrb	r3, [r7, #22]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d00d      	beq.n	8002f98 <HAL_SPI_TransmitReceive_DMA+0x58>
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f82:	d106      	bne.n	8002f92 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d102      	bne.n	8002f92 <HAL_SPI_TransmitReceive_DMA+0x52>
 8002f8c:	7dbb      	ldrb	r3, [r7, #22]
 8002f8e:	2b04      	cmp	r3, #4
 8002f90:	d002      	beq.n	8002f98 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 8002f92:	2302      	movs	r3, #2
 8002f94:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002f96:	e14b      	b.n	8003230 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d005      	beq.n	8002faa <HAL_SPI_TransmitReceive_DMA+0x6a>
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d002      	beq.n	8002faa <HAL_SPI_TransmitReceive_DMA+0x6a>
 8002fa4:	887b      	ldrh	r3, [r7, #2]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d102      	bne.n	8002fb0 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002fae:	e13f      	b.n	8003230 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8002fb6:	b2db      	uxtb	r3, r3
 8002fb8:	2b04      	cmp	r3, #4
 8002fba:	d003      	beq.n	8002fc4 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	2205      	movs	r2, #5
 8002fc0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	68ba      	ldr	r2, [r7, #8]
 8002fce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	887a      	ldrh	r2, [r7, #2]
 8002fd4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	887a      	ldrh	r2, [r7, #2]
 8002fda:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	687a      	ldr	r2, [r7, #4]
 8002fe0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	887a      	ldrh	r2, [r7, #2]
 8002fe6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	887a      	ldrh	r2, [r7, #2]
 8002fee:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800300c:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8003016:	d908      	bls.n	800302a <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	685a      	ldr	r2, [r3, #4]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003026:	605a      	str	r2, [r3, #4]
 8003028:	e06f      	b.n	800310a <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003038:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800303e:	699b      	ldr	r3, [r3, #24]
 8003040:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003044:	d126      	bne.n	8003094 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d10f      	bne.n	8003072 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003060:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003066:	b29b      	uxth	r3, r3
 8003068:	085b      	lsrs	r3, r3, #1
 800306a:	b29a      	uxth	r2, r3
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003070:	e010      	b.n	8003094 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	685a      	ldr	r2, [r3, #4]
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003080:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003086:	b29b      	uxth	r3, r3
 8003088:	085b      	lsrs	r3, r3, #1
 800308a:	b29b      	uxth	r3, r3
 800308c:	3301      	adds	r3, #1
 800308e:	b29a      	uxth	r2, r3
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800309e:	d134      	bne.n	800310a <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	685a      	ldr	r2, [r3, #4]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80030ae:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80030b6:	b29b      	uxth	r3, r3
 80030b8:	f003 0301 	and.w	r3, r3, #1
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d111      	bne.n	80030e4 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	685a      	ldr	r2, [r3, #4]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80030ce:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80030d6:	b29b      	uxth	r3, r3
 80030d8:	085b      	lsrs	r3, r3, #1
 80030da:	b29a      	uxth	r2, r3
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80030e2:	e012      	b.n	800310a <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	685a      	ldr	r2, [r3, #4]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80030f2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80030fa:	b29b      	uxth	r3, r3
 80030fc:	085b      	lsrs	r3, r3, #1
 80030fe:	b29b      	uxth	r3, r3
 8003100:	3301      	adds	r3, #1
 8003102:	b29a      	uxth	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b04      	cmp	r3, #4
 8003114:	d108      	bne.n	8003128 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800311a:	4a4a      	ldr	r2, [pc, #296]	; (8003244 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800311c:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003122:	4a49      	ldr	r2, [pc, #292]	; (8003248 <HAL_SPI_TransmitReceive_DMA+0x308>)
 8003124:	62da      	str	r2, [r3, #44]	; 0x2c
 8003126:	e007      	b.n	8003138 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800312c:	4a47      	ldr	r2, [pc, #284]	; (800324c <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800312e:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003134:	4a46      	ldr	r2, [pc, #280]	; (8003250 <HAL_SPI_TransmitReceive_DMA+0x310>)
 8003136:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313c:	4a45      	ldr	r2, [pc, #276]	; (8003254 <HAL_SPI_TransmitReceive_DMA+0x314>)
 800313e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003144:	2200      	movs	r2, #0
 8003146:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	330c      	adds	r3, #12
 8003152:	4619      	mov	r1, r3
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003158:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8003160:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003162:	f7fe fa99 	bl	8001698 <HAL_DMA_Start_IT>
 8003166:	4603      	mov	r3, r0
 8003168:	2b00      	cmp	r3, #0
 800316a:	d00c      	beq.n	8003186 <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003170:	f043 0210 	orr.w	r2, r3, #16
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 8003184:	e054      	b.n	8003230 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	685a      	ldr	r2, [r3, #4]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f042 0201 	orr.w	r2, r2, #1
 8003194:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800319a:	2200      	movs	r2, #0
 800319c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031a2:	2200      	movs	r2, #0
 80031a4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031aa:	2200      	movs	r2, #0
 80031ac:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031b2:	2200      	movs	r2, #0
 80031b4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6d58      	ldr	r0, [r3, #84]	; 0x54
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031be:	4619      	mov	r1, r3
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	330c      	adds	r3, #12
 80031c6:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80031cc:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80031ce:	f7fe fa63 	bl	8001698 <HAL_DMA_Start_IT>
 80031d2:	4603      	mov	r3, r0
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d00c      	beq.n	80031f2 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031dc:	f043 0210 	orr.w	r2, r3, #16
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 80031e4:	2301      	movs	r3, #1
 80031e6:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	2201      	movs	r2, #1
 80031ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 80031f0:	e01e      	b.n	8003230 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031fc:	2b40      	cmp	r3, #64	; 0x40
 80031fe:	d007      	beq.n	8003210 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800320e:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	685a      	ldr	r2, [r3, #4]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f042 0220 	orr.w	r2, r2, #32
 800321e:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f042 0202 	orr.w	r2, r2, #2
 800322e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	2200      	movs	r2, #0
 8003234:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8003238:	7dfb      	ldrb	r3, [r7, #23]
}
 800323a:	4618      	mov	r0, r3
 800323c:	3718      	adds	r7, #24
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	080035ed 	.word	0x080035ed
 8003248:	080034b5 	.word	0x080034b5
 800324c:	08003609 	.word	0x08003609
 8003250:	0800355d 	.word	0x0800355d
 8003254:	08003625 	.word	0x08003625

08003258 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b088      	sub	sp, #32
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	099b      	lsrs	r3, r3, #6
 8003274:	f003 0301 	and.w	r3, r3, #1
 8003278:	2b00      	cmp	r3, #0
 800327a:	d10f      	bne.n	800329c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800327c:	69bb      	ldr	r3, [r7, #24]
 800327e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003282:	2b00      	cmp	r3, #0
 8003284:	d00a      	beq.n	800329c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003286:	69fb      	ldr	r3, [r7, #28]
 8003288:	099b      	lsrs	r3, r3, #6
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b00      	cmp	r3, #0
 8003290:	d004      	beq.n	800329c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003296:	6878      	ldr	r0, [r7, #4]
 8003298:	4798      	blx	r3
    return;
 800329a:	e0d8      	b.n	800344e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800329c:	69bb      	ldr	r3, [r7, #24]
 800329e:	085b      	lsrs	r3, r3, #1
 80032a0:	f003 0301 	and.w	r3, r3, #1
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d00a      	beq.n	80032be <HAL_SPI_IRQHandler+0x66>
 80032a8:	69fb      	ldr	r3, [r7, #28]
 80032aa:	09db      	lsrs	r3, r3, #7
 80032ac:	f003 0301 	and.w	r3, r3, #1
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d004      	beq.n	80032be <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80032b8:	6878      	ldr	r0, [r7, #4]
 80032ba:	4798      	blx	r3
    return;
 80032bc:	e0c7      	b.n	800344e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	095b      	lsrs	r3, r3, #5
 80032c2:	f003 0301 	and.w	r3, r3, #1
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d10c      	bne.n	80032e4 <HAL_SPI_IRQHandler+0x8c>
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	099b      	lsrs	r3, r3, #6
 80032ce:	f003 0301 	and.w	r3, r3, #1
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d106      	bne.n	80032e4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80032d6:	69bb      	ldr	r3, [r7, #24]
 80032d8:	0a1b      	lsrs	r3, r3, #8
 80032da:	f003 0301 	and.w	r3, r3, #1
 80032de:	2b00      	cmp	r3, #0
 80032e0:	f000 80b5 	beq.w	800344e <HAL_SPI_IRQHandler+0x1f6>
 80032e4:	69fb      	ldr	r3, [r7, #28]
 80032e6:	095b      	lsrs	r3, r3, #5
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	f000 80ae 	beq.w	800344e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	099b      	lsrs	r3, r3, #6
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d023      	beq.n	8003346 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8003304:	b2db      	uxtb	r3, r3
 8003306:	2b03      	cmp	r3, #3
 8003308:	d011      	beq.n	800332e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800330e:	f043 0204 	orr.w	r2, r3, #4
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003316:	2300      	movs	r3, #0
 8003318:	617b      	str	r3, [r7, #20]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	617b      	str	r3, [r7, #20]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	617b      	str	r3, [r7, #20]
 800332a:	697b      	ldr	r3, [r7, #20]
 800332c:	e00b      	b.n	8003346 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800332e:	2300      	movs	r3, #0
 8003330:	613b      	str	r3, [r7, #16]
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	613b      	str	r3, [r7, #16]
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	613b      	str	r3, [r7, #16]
 8003342:	693b      	ldr	r3, [r7, #16]
        return;
 8003344:	e083      	b.n	800344e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003346:	69bb      	ldr	r3, [r7, #24]
 8003348:	095b      	lsrs	r3, r3, #5
 800334a:	f003 0301 	and.w	r3, r3, #1
 800334e:	2b00      	cmp	r3, #0
 8003350:	d014      	beq.n	800337c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003356:	f043 0201 	orr.w	r2, r3, #1
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800335e:	2300      	movs	r3, #0
 8003360:	60fb      	str	r3, [r7, #12]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003378:	601a      	str	r2, [r3, #0]
 800337a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800337c:	69bb      	ldr	r3, [r7, #24]
 800337e:	0a1b      	lsrs	r3, r3, #8
 8003380:	f003 0301 	and.w	r3, r3, #1
 8003384:	2b00      	cmp	r3, #0
 8003386:	d00c      	beq.n	80033a2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800338c:	f043 0208 	orr.w	r2, r3, #8
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003394:	2300      	movs	r3, #0
 8003396:	60bb      	str	r3, [r7, #8]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	60bb      	str	r3, [r7, #8]
 80033a0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d050      	beq.n	800344c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	685a      	ldr	r2, [r3, #4]
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80033b8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2201      	movs	r2, #1
 80033be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	f003 0302 	and.w	r3, r3, #2
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d104      	bne.n	80033d6 <HAL_SPI_IRQHandler+0x17e>
 80033cc:	69fb      	ldr	r3, [r7, #28]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d034      	beq.n	8003440 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685a      	ldr	r2, [r3, #4]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f022 0203 	bic.w	r2, r2, #3
 80033e4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d011      	beq.n	8003412 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033f2:	4a18      	ldr	r2, [pc, #96]	; (8003454 <HAL_SPI_IRQHandler+0x1fc>)
 80033f4:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033fa:	4618      	mov	r0, r3
 80033fc:	f7fe f9ac 	bl	8001758 <HAL_DMA_Abort_IT>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d005      	beq.n	8003412 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800340a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003416:	2b00      	cmp	r3, #0
 8003418:	d016      	beq.n	8003448 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800341e:	4a0d      	ldr	r2, [pc, #52]	; (8003454 <HAL_SPI_IRQHandler+0x1fc>)
 8003420:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003426:	4618      	mov	r0, r3
 8003428:	f7fe f996 	bl	8001758 <HAL_DMA_Abort_IT>
 800342c:	4603      	mov	r3, r0
 800342e:	2b00      	cmp	r3, #0
 8003430:	d00a      	beq.n	8003448 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003436:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800343e:	e003      	b.n	8003448 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003440:	6878      	ldr	r0, [r7, #4]
 8003442:	f7fd faed 	bl	8000a20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003446:	e000      	b.n	800344a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003448:	bf00      	nop
    return;
 800344a:	bf00      	nop
 800344c:	bf00      	nop
  }
}
 800344e:	3720      	adds	r7, #32
 8003450:	46bd      	mov	sp, r7
 8003452:	bd80      	pop	{r7, pc}
 8003454:	08003665 	.word	0x08003665

08003458 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800348e:	b2db      	uxtb	r3, r3
}
 8003490:	4618      	mov	r0, r3
 8003492:	370c      	adds	r7, #12
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <HAL_SPI_GetError>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI error code in bitmap format
  */
uint32_t HAL_SPI_GetError(SPI_HandleTypeDef *hspi)
{
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  /* Return SPI ErrorCode */
  return hspi->ErrorCode;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	370c      	adds	r7, #12
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr

080034b4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034c0:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80034c2:	f7fd ff13 	bl	80012ec <HAL_GetTick>
 80034c6:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0320 	and.w	r3, r3, #32
 80034d2:	2b20      	cmp	r3, #32
 80034d4:	d03c      	beq.n	8003550 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	685a      	ldr	r2, [r3, #4]
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f022 0220 	bic.w	r2, r2, #32
 80034e4:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d10d      	bne.n	800350a <SPI_DMAReceiveCplt+0x56>
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80034f6:	d108      	bne.n	800350a <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	685a      	ldr	r2, [r3, #4]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f022 0203 	bic.w	r2, r2, #3
 8003506:	605a      	str	r2, [r3, #4]
 8003508:	e007      	b.n	800351a <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	685a      	ldr	r2, [r3, #4]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 0201 	bic.w	r2, r2, #1
 8003518:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800351a:	68ba      	ldr	r2, [r7, #8]
 800351c:	2164      	movs	r1, #100	; 0x64
 800351e:	68f8      	ldr	r0, [r7, #12]
 8003520:	f000 f9cc 	bl	80038bc <SPI_EndRxTransaction>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d002      	beq.n	8003530 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2220      	movs	r2, #32
 800352e:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	2200      	movs	r2, #0
 8003534:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2201      	movs	r2, #1
 800353c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003544:	2b00      	cmp	r3, #0
 8003546:	d003      	beq.n	8003550 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003548:	68f8      	ldr	r0, [r7, #12]
 800354a:	f7fd fa69 	bl	8000a20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800354e:	e002      	b.n	8003556 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8003550:	68f8      	ldr	r0, [r7, #12]
 8003552:	f7fd fa2b 	bl	80009ac <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003556:	3710      	adds	r7, #16
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}

0800355c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003568:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800356a:	f7fd febf 	bl	80012ec <HAL_GetTick>
 800356e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0320 	and.w	r3, r3, #32
 800357a:	2b20      	cmp	r3, #32
 800357c:	d030      	beq.n	80035e0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f022 0220 	bic.w	r2, r2, #32
 800358c:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800358e:	68ba      	ldr	r2, [r7, #8]
 8003590:	2164      	movs	r1, #100	; 0x64
 8003592:	68f8      	ldr	r0, [r7, #12]
 8003594:	f000 f9ea 	bl	800396c <SPI_EndRxTxTransaction>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d005      	beq.n	80035aa <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035a2:	f043 0220 	orr.w	r2, r3, #32
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	685a      	ldr	r2, [r3, #4]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f022 0203 	bic.w	r2, r2, #3
 80035b8:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2200      	movs	r2, #0
 80035be:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	2200      	movs	r2, #0
 80035c4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d003      	beq.n	80035e0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80035d8:	68f8      	ldr	r0, [r7, #12]
 80035da:	f7fd fa21 	bl	8000a20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80035de:	e002      	b.n	80035e6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f7fd f9cb 	bl	800097c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f7ff ff2c 	bl	8003458 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003600:	bf00      	nop
 8003602:	3710      	adds	r7, #16
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b084      	sub	sp, #16
 800360c:	af00      	add	r7, sp, #0
 800360e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003614:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f7ff ff28 	bl	800346c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800361c:	bf00      	nop
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b084      	sub	sp, #16
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003630:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	685a      	ldr	r2, [r3, #4]
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f022 0203 	bic.w	r2, r2, #3
 8003640:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003646:	f043 0210 	orr.w	r2, r3, #16
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2201      	movs	r2, #1
 8003652:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003656:	68f8      	ldr	r0, [r7, #12]
 8003658:	f7fd f9e2 	bl	8000a20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800365c:	bf00      	nop
 800365e:	3710      	adds	r7, #16
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b084      	sub	sp, #16
 8003668:	af00      	add	r7, sp, #0
 800366a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003670:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2200      	movs	r2, #0
 800367e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f7fd f9cd 	bl	8000a20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003686:	bf00      	nop
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
	...

08003690 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003690:	b580      	push	{r7, lr}
 8003692:	b088      	sub	sp, #32
 8003694:	af00      	add	r7, sp, #0
 8003696:	60f8      	str	r0, [r7, #12]
 8003698:	60b9      	str	r1, [r7, #8]
 800369a:	603b      	str	r3, [r7, #0]
 800369c:	4613      	mov	r3, r2
 800369e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80036a0:	f7fd fe24 	bl	80012ec <HAL_GetTick>
 80036a4:	4602      	mov	r2, r0
 80036a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036a8:	1a9b      	subs	r3, r3, r2
 80036aa:	683a      	ldr	r2, [r7, #0]
 80036ac:	4413      	add	r3, r2
 80036ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80036b0:	f7fd fe1c 	bl	80012ec <HAL_GetTick>
 80036b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80036b6:	4b39      	ldr	r3, [pc, #228]	; (800379c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	015b      	lsls	r3, r3, #5
 80036bc:	0d1b      	lsrs	r3, r3, #20
 80036be:	69fa      	ldr	r2, [r7, #28]
 80036c0:	fb02 f303 	mul.w	r3, r2, r3
 80036c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80036c6:	e054      	b.n	8003772 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ce:	d050      	beq.n	8003772 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80036d0:	f7fd fe0c 	bl	80012ec <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	69bb      	ldr	r3, [r7, #24]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	69fa      	ldr	r2, [r7, #28]
 80036dc:	429a      	cmp	r2, r3
 80036de:	d902      	bls.n	80036e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80036e0:	69fb      	ldr	r3, [r7, #28]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d13d      	bne.n	8003762 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80036f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80036fe:	d111      	bne.n	8003724 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	689b      	ldr	r3, [r3, #8]
 8003704:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003708:	d004      	beq.n	8003714 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	689b      	ldr	r3, [r3, #8]
 800370e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003712:	d107      	bne.n	8003724 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681a      	ldr	r2, [r3, #0]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003722:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003728:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800372c:	d10f      	bne.n	800374e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800373c:	601a      	str	r2, [r3, #0]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800374c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2201      	movs	r2, #1
 8003752:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2200      	movs	r2, #0
 800375a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800375e:	2303      	movs	r3, #3
 8003760:	e017      	b.n	8003792 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003762:	697b      	ldr	r3, [r7, #20]
 8003764:	2b00      	cmp	r3, #0
 8003766:	d101      	bne.n	800376c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	3b01      	subs	r3, #1
 8003770:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	4013      	ands	r3, r2
 800377c:	68ba      	ldr	r2, [r7, #8]
 800377e:	429a      	cmp	r2, r3
 8003780:	bf0c      	ite	eq
 8003782:	2301      	moveq	r3, #1
 8003784:	2300      	movne	r3, #0
 8003786:	b2db      	uxtb	r3, r3
 8003788:	461a      	mov	r2, r3
 800378a:	79fb      	ldrb	r3, [r7, #7]
 800378c:	429a      	cmp	r2, r3
 800378e:	d19b      	bne.n	80036c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003790:	2300      	movs	r3, #0
}
 8003792:	4618      	mov	r0, r3
 8003794:	3720      	adds	r7, #32
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}
 800379a:	bf00      	nop
 800379c:	20000000 	.word	0x20000000

080037a0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80037a0:	b580      	push	{r7, lr}
 80037a2:	b088      	sub	sp, #32
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	607a      	str	r2, [r7, #4]
 80037ac:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80037ae:	f7fd fd9d 	bl	80012ec <HAL_GetTick>
 80037b2:	4602      	mov	r2, r0
 80037b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b6:	1a9b      	subs	r3, r3, r2
 80037b8:	683a      	ldr	r2, [r7, #0]
 80037ba:	4413      	add	r3, r2
 80037bc:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80037be:	f7fd fd95 	bl	80012ec <HAL_GetTick>
 80037c2:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80037c4:	4b3c      	ldr	r3, [pc, #240]	; (80038b8 <SPI_WaitFifoStateUntilTimeout+0x118>)
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	4613      	mov	r3, r2
 80037ca:	009b      	lsls	r3, r3, #2
 80037cc:	4413      	add	r3, r2
 80037ce:	00da      	lsls	r2, r3, #3
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	0d1b      	lsrs	r3, r3, #20
 80037d4:	69fa      	ldr	r2, [r7, #28]
 80037d6:	fb02 f303 	mul.w	r3, r2, r3
 80037da:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 80037dc:	e05f      	b.n	800389e <SPI_WaitFifoStateUntilTimeout+0xfe>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80037de:	68bb      	ldr	r3, [r7, #8]
 80037e0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80037e4:	d106      	bne.n	80037f4 <SPI_WaitFifoStateUntilTimeout+0x54>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d103      	bne.n	80037f4 <SPI_WaitFifoStateUntilTimeout+0x54>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	330c      	adds	r3, #12
 80037f2:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037fa:	d050      	beq.n	800389e <SPI_WaitFifoStateUntilTimeout+0xfe>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80037fc:	f7fd fd76 	bl	80012ec <HAL_GetTick>
 8003800:	4602      	mov	r2, r0
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	1ad3      	subs	r3, r2, r3
 8003806:	69fa      	ldr	r2, [r7, #28]
 8003808:	429a      	cmp	r2, r3
 800380a:	d902      	bls.n	8003812 <SPI_WaitFifoStateUntilTimeout+0x72>
 800380c:	69fb      	ldr	r3, [r7, #28]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d13d      	bne.n	800388e <SPI_WaitFifoStateUntilTimeout+0xee>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	685a      	ldr	r2, [r3, #4]
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003820:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800382a:	d111      	bne.n	8003850 <SPI_WaitFifoStateUntilTimeout+0xb0>
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003834:	d004      	beq.n	8003840 <SPI_WaitFifoStateUntilTimeout+0xa0>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	689b      	ldr	r3, [r3, #8]
 800383a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800383e:	d107      	bne.n	8003850 <SPI_WaitFifoStateUntilTimeout+0xb0>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800384e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003854:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003858:	d10f      	bne.n	800387a <SPI_WaitFifoStateUntilTimeout+0xda>
        {
          SPI_RESET_CRC(hspi);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003868:	601a      	str	r2, [r3, #0]
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	681a      	ldr	r2, [r3, #0]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003878:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2201      	movs	r2, #1
 800387e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2200      	movs	r2, #0
 8003886:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e010      	b.n	80038b0 <SPI_WaitFifoStateUntilTimeout+0x110>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800388e:	697b      	ldr	r3, [r7, #20]
 8003890:	2b00      	cmp	r3, #0
 8003892:	d101      	bne.n	8003898 <SPI_WaitFifoStateUntilTimeout+0xf8>
      {
        tmp_timeout = 0U;
 8003894:	2300      	movs	r3, #0
 8003896:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	3b01      	subs	r3, #1
 800389c:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	68bb      	ldr	r3, [r7, #8]
 80038a6:	4013      	ands	r3, r2
 80038a8:	687a      	ldr	r2, [r7, #4]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d197      	bne.n	80037de <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3720      	adds	r7, #32
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	20000000 	.word	0x20000000

080038bc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b086      	sub	sp, #24
 80038c0:	af02      	add	r7, sp, #8
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	685b      	ldr	r3, [r3, #4]
 80038cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038d0:	d111      	bne.n	80038f6 <SPI_EndRxTransaction+0x3a>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038da:	d004      	beq.n	80038e6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	689b      	ldr	r3, [r3, #8]
 80038e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038e4:	d107      	bne.n	80038f6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038f4:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	9300      	str	r3, [sp, #0]
 80038fa:	68bb      	ldr	r3, [r7, #8]
 80038fc:	2200      	movs	r2, #0
 80038fe:	2180      	movs	r1, #128	; 0x80
 8003900:	68f8      	ldr	r0, [r7, #12]
 8003902:	f7ff fec5 	bl	8003690 <SPI_WaitFlagStateUntilTimeout>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	d007      	beq.n	800391c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003910:	f043 0220 	orr.w	r2, r3, #32
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e023      	b.n	8003964 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003924:	d11d      	bne.n	8003962 <SPI_EndRxTransaction+0xa6>
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	689b      	ldr	r3, [r3, #8]
 800392a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800392e:	d004      	beq.n	800393a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003938:	d113      	bne.n	8003962 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	9300      	str	r3, [sp, #0]
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	2200      	movs	r2, #0
 8003942:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8003946:	68f8      	ldr	r0, [r7, #12]
 8003948:	f7ff ff2a 	bl	80037a0 <SPI_WaitFifoStateUntilTimeout>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d007      	beq.n	8003962 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003956:	f043 0220 	orr.w	r2, r3, #32
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e000      	b.n	8003964 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8003962:	2300      	movs	r3, #0
}
 8003964:	4618      	mov	r0, r3
 8003966:	3710      	adds	r7, #16
 8003968:	46bd      	mov	sp, r7
 800396a:	bd80      	pop	{r7, pc}

0800396c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b086      	sub	sp, #24
 8003970:	af02      	add	r7, sp, #8
 8003972:	60f8      	str	r0, [r7, #12]
 8003974:	60b9      	str	r1, [r7, #8]
 8003976:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	9300      	str	r3, [sp, #0]
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	2200      	movs	r2, #0
 8003980:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f7ff ff0b 	bl	80037a0 <SPI_WaitFifoStateUntilTimeout>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d007      	beq.n	80039a0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003994:	f043 0220 	orr.w	r2, r3, #32
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800399c:	2303      	movs	r3, #3
 800399e:	e027      	b.n	80039f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	9300      	str	r3, [sp, #0]
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	2200      	movs	r2, #0
 80039a8:	2180      	movs	r1, #128	; 0x80
 80039aa:	68f8      	ldr	r0, [r7, #12]
 80039ac:	f7ff fe70 	bl	8003690 <SPI_WaitFlagStateUntilTimeout>
 80039b0:	4603      	mov	r3, r0
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d007      	beq.n	80039c6 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039ba:	f043 0220 	orr.w	r2, r3, #32
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80039c2:	2303      	movs	r3, #3
 80039c4:	e014      	b.n	80039f0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	9300      	str	r3, [sp, #0]
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	2200      	movs	r2, #0
 80039ce:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80039d2:	68f8      	ldr	r0, [r7, #12]
 80039d4:	f7ff fee4 	bl	80037a0 <SPI_WaitFifoStateUntilTimeout>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d007      	beq.n	80039ee <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80039e2:	f043 0220 	orr.w	r2, r3, #32
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80039ea:	2303      	movs	r3, #3
 80039ec:	e000      	b.n	80039f0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80039ee:	2300      	movs	r3, #0
}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d101      	bne.n	8003a0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e040      	b.n	8003a8c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d106      	bne.n	8003a20 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003a1a:	6878      	ldr	r0, [r7, #4]
 8003a1c:	f7fd fb5c 	bl	80010d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2224      	movs	r2, #36	; 0x24
 8003a24:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f022 0201 	bic.w	r2, r2, #1
 8003a34:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003a36:	6878      	ldr	r0, [r7, #4]
 8003a38:	f000 f8c0 	bl	8003bbc <UART_SetConfig>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	2b01      	cmp	r3, #1
 8003a40:	d101      	bne.n	8003a46 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e022      	b.n	8003a8c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d002      	beq.n	8003a54 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003a4e:	6878      	ldr	r0, [r7, #4]
 8003a50:	f000 faea 	bl	8004028 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	685a      	ldr	r2, [r3, #4]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003a62:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	689a      	ldr	r2, [r3, #8]
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003a72:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	681a      	ldr	r2, [r3, #0]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f042 0201 	orr.w	r2, r2, #1
 8003a82:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f000 fb71 	bl	800416c <UART_CheckIdleState>
 8003a8a:	4603      	mov	r3, r0
}
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	3708      	adds	r7, #8
 8003a90:	46bd      	mov	sp, r7
 8003a92:	bd80      	pop	{r7, pc}

08003a94 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b08a      	sub	sp, #40	; 0x28
 8003a98:	af02      	add	r7, sp, #8
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	603b      	str	r3, [r7, #0]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aa8:	2b20      	cmp	r3, #32
 8003aaa:	f040 8081 	bne.w	8003bb0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003aae:	68bb      	ldr	r3, [r7, #8]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d002      	beq.n	8003aba <HAL_UART_Transmit+0x26>
 8003ab4:	88fb      	ldrh	r3, [r7, #6]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d101      	bne.n	8003abe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	e079      	b.n	8003bb2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8003ac4:	2b01      	cmp	r3, #1
 8003ac6:	d101      	bne.n	8003acc <HAL_UART_Transmit+0x38>
 8003ac8:	2302      	movs	r3, #2
 8003aca:	e072      	b.n	8003bb2 <HAL_UART_Transmit+0x11e>
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2221      	movs	r2, #33	; 0x21
 8003ade:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8003ae0:	f7fd fc04 	bl	80012ec <HAL_GetTick>
 8003ae4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	88fa      	ldrh	r2, [r7, #6]
 8003aea:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	88fa      	ldrh	r2, [r7, #6]
 8003af2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	689b      	ldr	r3, [r3, #8]
 8003afa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003afe:	d108      	bne.n	8003b12 <HAL_UART_Transmit+0x7e>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	691b      	ldr	r3, [r3, #16]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d104      	bne.n	8003b12 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8003b08:	2300      	movs	r3, #0
 8003b0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	61bb      	str	r3, [r7, #24]
 8003b10:	e003      	b.n	8003b1a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b16:	2300      	movs	r3, #0
 8003b18:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 8003b22:	e02d      	b.n	8003b80 <HAL_UART_Transmit+0xec>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	9300      	str	r3, [sp, #0]
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	2180      	movs	r1, #128	; 0x80
 8003b2e:	68f8      	ldr	r0, [r7, #12]
 8003b30:	f000 fb61 	bl	80041f6 <UART_WaitOnFlagUntilTimeout>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d001      	beq.n	8003b3e <HAL_UART_Transmit+0xaa>
      {
        return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e039      	b.n	8003bb2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8003b3e:	69fb      	ldr	r3, [r7, #28]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d10b      	bne.n	8003b5c <HAL_UART_Transmit+0xc8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003b44:	69bb      	ldr	r3, [r7, #24]
 8003b46:	881a      	ldrh	r2, [r3, #0]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003b50:	b292      	uxth	r2, r2
 8003b52:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003b54:	69bb      	ldr	r3, [r7, #24]
 8003b56:	3302      	adds	r3, #2
 8003b58:	61bb      	str	r3, [r7, #24]
 8003b5a:	e008      	b.n	8003b6e <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	781a      	ldrb	r2, [r3, #0]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	b292      	uxth	r2, r2
 8003b66:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003b68:	69fb      	ldr	r3, [r7, #28]
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003b74:	b29b      	uxth	r3, r3
 8003b76:	3b01      	subs	r3, #1
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d1cb      	bne.n	8003b24 <HAL_UART_Transmit+0x90>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	9300      	str	r3, [sp, #0]
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	2200      	movs	r2, #0
 8003b94:	2140      	movs	r1, #64	; 0x40
 8003b96:	68f8      	ldr	r0, [r7, #12]
 8003b98:	f000 fb2d 	bl	80041f6 <UART_WaitOnFlagUntilTimeout>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <HAL_UART_Transmit+0x112>
    {
      return HAL_TIMEOUT;
 8003ba2:	2303      	movs	r3, #3
 8003ba4:	e005      	b.n	8003bb2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	2220      	movs	r2, #32
 8003baa:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 8003bac:	2300      	movs	r3, #0
 8003bae:	e000      	b.n	8003bb2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8003bb0:	2302      	movs	r3, #2
  }
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3720      	adds	r7, #32
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
	...

08003bbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003bbc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8003bc0:	b088      	sub	sp, #32
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	689a      	ldr	r2, [r3, #8]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	691b      	ldr	r3, [r3, #16]
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	695b      	ldr	r3, [r3, #20]
 8003bd8:	431a      	orrs	r2, r3
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	69db      	ldr	r3, [r3, #28]
 8003bde:	4313      	orrs	r3, r2
 8003be0:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	681a      	ldr	r2, [r3, #0]
 8003be8:	4baa      	ldr	r3, [pc, #680]	; (8003e94 <UART_SetConfig+0x2d8>)
 8003bea:	4013      	ands	r3, r2
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	6812      	ldr	r2, [r2, #0]
 8003bf0:	69f9      	ldr	r1, [r7, #28]
 8003bf2:	430b      	orrs	r3, r1
 8003bf4:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	685b      	ldr	r3, [r3, #4]
 8003bfc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	68da      	ldr	r2, [r3, #12]
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	430a      	orrs	r2, r1
 8003c0a:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	699b      	ldr	r3, [r3, #24]
 8003c10:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	4aa0      	ldr	r2, [pc, #640]	; (8003e98 <UART_SetConfig+0x2dc>)
 8003c18:	4293      	cmp	r3, r2
 8003c1a:	d004      	beq.n	8003c26 <UART_SetConfig+0x6a>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a1b      	ldr	r3, [r3, #32]
 8003c20:	69fa      	ldr	r2, [r7, #28]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	69fa      	ldr	r2, [r7, #28]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a97      	ldr	r2, [pc, #604]	; (8003e9c <UART_SetConfig+0x2e0>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d121      	bne.n	8003c88 <UART_SetConfig+0xcc>
 8003c44:	4b96      	ldr	r3, [pc, #600]	; (8003ea0 <UART_SetConfig+0x2e4>)
 8003c46:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c4a:	f003 0303 	and.w	r3, r3, #3
 8003c4e:	2b03      	cmp	r3, #3
 8003c50:	d816      	bhi.n	8003c80 <UART_SetConfig+0xc4>
 8003c52:	a201      	add	r2, pc, #4	; (adr r2, 8003c58 <UART_SetConfig+0x9c>)
 8003c54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c58:	08003c69 	.word	0x08003c69
 8003c5c:	08003c75 	.word	0x08003c75
 8003c60:	08003c6f 	.word	0x08003c6f
 8003c64:	08003c7b 	.word	0x08003c7b
 8003c68:	2301      	movs	r3, #1
 8003c6a:	76fb      	strb	r3, [r7, #27]
 8003c6c:	e098      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	76fb      	strb	r3, [r7, #27]
 8003c72:	e095      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003c74:	2304      	movs	r3, #4
 8003c76:	76fb      	strb	r3, [r7, #27]
 8003c78:	e092      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003c7a:	2308      	movs	r3, #8
 8003c7c:	76fb      	strb	r3, [r7, #27]
 8003c7e:	e08f      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003c80:	2310      	movs	r3, #16
 8003c82:	76fb      	strb	r3, [r7, #27]
 8003c84:	bf00      	nop
 8003c86:	e08b      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	4a85      	ldr	r2, [pc, #532]	; (8003ea4 <UART_SetConfig+0x2e8>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d134      	bne.n	8003cfc <UART_SetConfig+0x140>
 8003c92:	4b83      	ldr	r3, [pc, #524]	; (8003ea0 <UART_SetConfig+0x2e4>)
 8003c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c98:	f003 030c 	and.w	r3, r3, #12
 8003c9c:	2b0c      	cmp	r3, #12
 8003c9e:	d829      	bhi.n	8003cf4 <UART_SetConfig+0x138>
 8003ca0:	a201      	add	r2, pc, #4	; (adr r2, 8003ca8 <UART_SetConfig+0xec>)
 8003ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca6:	bf00      	nop
 8003ca8:	08003cdd 	.word	0x08003cdd
 8003cac:	08003cf5 	.word	0x08003cf5
 8003cb0:	08003cf5 	.word	0x08003cf5
 8003cb4:	08003cf5 	.word	0x08003cf5
 8003cb8:	08003ce9 	.word	0x08003ce9
 8003cbc:	08003cf5 	.word	0x08003cf5
 8003cc0:	08003cf5 	.word	0x08003cf5
 8003cc4:	08003cf5 	.word	0x08003cf5
 8003cc8:	08003ce3 	.word	0x08003ce3
 8003ccc:	08003cf5 	.word	0x08003cf5
 8003cd0:	08003cf5 	.word	0x08003cf5
 8003cd4:	08003cf5 	.word	0x08003cf5
 8003cd8:	08003cef 	.word	0x08003cef
 8003cdc:	2300      	movs	r3, #0
 8003cde:	76fb      	strb	r3, [r7, #27]
 8003ce0:	e05e      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003ce2:	2302      	movs	r3, #2
 8003ce4:	76fb      	strb	r3, [r7, #27]
 8003ce6:	e05b      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003ce8:	2304      	movs	r3, #4
 8003cea:	76fb      	strb	r3, [r7, #27]
 8003cec:	e058      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003cee:	2308      	movs	r3, #8
 8003cf0:	76fb      	strb	r3, [r7, #27]
 8003cf2:	e055      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003cf4:	2310      	movs	r3, #16
 8003cf6:	76fb      	strb	r3, [r7, #27]
 8003cf8:	bf00      	nop
 8003cfa:	e051      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a69      	ldr	r2, [pc, #420]	; (8003ea8 <UART_SetConfig+0x2ec>)
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d120      	bne.n	8003d48 <UART_SetConfig+0x18c>
 8003d06:	4b66      	ldr	r3, [pc, #408]	; (8003ea0 <UART_SetConfig+0x2e4>)
 8003d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003d10:	2b10      	cmp	r3, #16
 8003d12:	d00f      	beq.n	8003d34 <UART_SetConfig+0x178>
 8003d14:	2b10      	cmp	r3, #16
 8003d16:	d802      	bhi.n	8003d1e <UART_SetConfig+0x162>
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d005      	beq.n	8003d28 <UART_SetConfig+0x16c>
 8003d1c:	e010      	b.n	8003d40 <UART_SetConfig+0x184>
 8003d1e:	2b20      	cmp	r3, #32
 8003d20:	d005      	beq.n	8003d2e <UART_SetConfig+0x172>
 8003d22:	2b30      	cmp	r3, #48	; 0x30
 8003d24:	d009      	beq.n	8003d3a <UART_SetConfig+0x17e>
 8003d26:	e00b      	b.n	8003d40 <UART_SetConfig+0x184>
 8003d28:	2300      	movs	r3, #0
 8003d2a:	76fb      	strb	r3, [r7, #27]
 8003d2c:	e038      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003d2e:	2302      	movs	r3, #2
 8003d30:	76fb      	strb	r3, [r7, #27]
 8003d32:	e035      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003d34:	2304      	movs	r3, #4
 8003d36:	76fb      	strb	r3, [r7, #27]
 8003d38:	e032      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003d3a:	2308      	movs	r3, #8
 8003d3c:	76fb      	strb	r3, [r7, #27]
 8003d3e:	e02f      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003d40:	2310      	movs	r3, #16
 8003d42:	76fb      	strb	r3, [r7, #27]
 8003d44:	bf00      	nop
 8003d46:	e02b      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	4a52      	ldr	r2, [pc, #328]	; (8003e98 <UART_SetConfig+0x2dc>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d124      	bne.n	8003d9c <UART_SetConfig+0x1e0>
 8003d52:	4b53      	ldr	r3, [pc, #332]	; (8003ea0 <UART_SetConfig+0x2e4>)
 8003d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d58:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003d5c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d60:	d012      	beq.n	8003d88 <UART_SetConfig+0x1cc>
 8003d62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d66:	d802      	bhi.n	8003d6e <UART_SetConfig+0x1b2>
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d007      	beq.n	8003d7c <UART_SetConfig+0x1c0>
 8003d6c:	e012      	b.n	8003d94 <UART_SetConfig+0x1d8>
 8003d6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d72:	d006      	beq.n	8003d82 <UART_SetConfig+0x1c6>
 8003d74:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003d78:	d009      	beq.n	8003d8e <UART_SetConfig+0x1d2>
 8003d7a:	e00b      	b.n	8003d94 <UART_SetConfig+0x1d8>
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	76fb      	strb	r3, [r7, #27]
 8003d80:	e00e      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003d82:	2302      	movs	r3, #2
 8003d84:	76fb      	strb	r3, [r7, #27]
 8003d86:	e00b      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003d88:	2304      	movs	r3, #4
 8003d8a:	76fb      	strb	r3, [r7, #27]
 8003d8c:	e008      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003d8e:	2308      	movs	r3, #8
 8003d90:	76fb      	strb	r3, [r7, #27]
 8003d92:	e005      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003d94:	2310      	movs	r3, #16
 8003d96:	76fb      	strb	r3, [r7, #27]
 8003d98:	bf00      	nop
 8003d9a:	e001      	b.n	8003da0 <UART_SetConfig+0x1e4>
 8003d9c:	2310      	movs	r3, #16
 8003d9e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a3c      	ldr	r2, [pc, #240]	; (8003e98 <UART_SetConfig+0x2dc>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	f040 8082 	bne.w	8003eb0 <UART_SetConfig+0x2f4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003dac:	7efb      	ldrb	r3, [r7, #27]
 8003dae:	2b08      	cmp	r3, #8
 8003db0:	d823      	bhi.n	8003dfa <UART_SetConfig+0x23e>
 8003db2:	a201      	add	r2, pc, #4	; (adr r2, 8003db8 <UART_SetConfig+0x1fc>)
 8003db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003db8:	08003ddd 	.word	0x08003ddd
 8003dbc:	08003dfb 	.word	0x08003dfb
 8003dc0:	08003de5 	.word	0x08003de5
 8003dc4:	08003dfb 	.word	0x08003dfb
 8003dc8:	08003deb 	.word	0x08003deb
 8003dcc:	08003dfb 	.word	0x08003dfb
 8003dd0:	08003dfb 	.word	0x08003dfb
 8003dd4:	08003dfb 	.word	0x08003dfb
 8003dd8:	08003df3 	.word	0x08003df3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003ddc:	f7fe fdea 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 8003de0:	6178      	str	r0, [r7, #20]
        break;
 8003de2:	e00f      	b.n	8003e04 <UART_SetConfig+0x248>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003de4:	4b31      	ldr	r3, [pc, #196]	; (8003eac <UART_SetConfig+0x2f0>)
 8003de6:	617b      	str	r3, [r7, #20]
        break;
 8003de8:	e00c      	b.n	8003e04 <UART_SetConfig+0x248>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dea:	f7fe fd4d 	bl	8002888 <HAL_RCC_GetSysClockFreq>
 8003dee:	6178      	str	r0, [r7, #20]
        break;
 8003df0:	e008      	b.n	8003e04 <UART_SetConfig+0x248>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003df2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003df6:	617b      	str	r3, [r7, #20]
        break;
 8003df8:	e004      	b.n	8003e04 <UART_SetConfig+0x248>
      default:
        pclk = 0U;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	76bb      	strb	r3, [r7, #26]
        break;
 8003e02:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003e04:	697b      	ldr	r3, [r7, #20]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	f000 8100 	beq.w	800400c <UART_SetConfig+0x450>
        }
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685a      	ldr	r2, [r3, #4]
 8003e10:	4613      	mov	r3, r2
 8003e12:	005b      	lsls	r3, r3, #1
 8003e14:	4413      	add	r3, r2
 8003e16:	697a      	ldr	r2, [r7, #20]
 8003e18:	429a      	cmp	r2, r3
 8003e1a:	d305      	bcc.n	8003e28 <UART_SetConfig+0x26c>
          (pclk > (4096U * huart->Init.BaudRate)))
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8003e22:	697a      	ldr	r2, [r7, #20]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d902      	bls.n	8003e2e <UART_SetConfig+0x272>
      {
        ret = HAL_ERROR;
 8003e28:	2301      	movs	r3, #1
 8003e2a:	76bb      	strb	r3, [r7, #26]
 8003e2c:	e0ee      	b.n	800400c <UART_SetConfig+0x450>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate));
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	4619      	mov	r1, r3
 8003e32:	f04f 0200 	mov.w	r2, #0
 8003e36:	f04f 0300 	mov.w	r3, #0
 8003e3a:	f04f 0400 	mov.w	r4, #0
 8003e3e:	0214      	lsls	r4, r2, #8
 8003e40:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8003e44:	020b      	lsls	r3, r1, #8
 8003e46:	687a      	ldr	r2, [r7, #4]
 8003e48:	6852      	ldr	r2, [r2, #4]
 8003e4a:	0852      	lsrs	r2, r2, #1
 8003e4c:	4611      	mov	r1, r2
 8003e4e:	f04f 0200 	mov.w	r2, #0
 8003e52:	eb13 0b01 	adds.w	fp, r3, r1
 8003e56:	eb44 0c02 	adc.w	ip, r4, r2
 8003e5a:	4658      	mov	r0, fp
 8003e5c:	4661      	mov	r1, ip
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	685b      	ldr	r3, [r3, #4]
 8003e62:	f04f 0400 	mov.w	r4, #0
 8003e66:	461a      	mov	r2, r3
 8003e68:	4623      	mov	r3, r4
 8003e6a:	f7fc fa01 	bl	8000270 <__aeabi_uldivmod>
 8003e6e:	4603      	mov	r3, r0
 8003e70:	460c      	mov	r4, r1
 8003e72:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e7a:	d308      	bcc.n	8003e8e <UART_SetConfig+0x2d2>
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003e82:	d204      	bcs.n	8003e8e <UART_SetConfig+0x2d2>
        {
          huart->Instance->BRR = usartdiv;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	60da      	str	r2, [r3, #12]
 8003e8c:	e0be      	b.n	800400c <UART_SetConfig+0x450>
        }
        else
        {
          ret = HAL_ERROR;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	76bb      	strb	r3, [r7, #26]
 8003e92:	e0bb      	b.n	800400c <UART_SetConfig+0x450>
 8003e94:	efff69f3 	.word	0xefff69f3
 8003e98:	40008000 	.word	0x40008000
 8003e9c:	40013800 	.word	0x40013800
 8003ea0:	40021000 	.word	0x40021000
 8003ea4:	40004400 	.word	0x40004400
 8003ea8:	40004800 	.word	0x40004800
 8003eac:	00f42400 	.word	0x00f42400
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	69db      	ldr	r3, [r3, #28]
 8003eb4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003eb8:	d15c      	bne.n	8003f74 <UART_SetConfig+0x3b8>
  {
    switch (clocksource)
 8003eba:	7efb      	ldrb	r3, [r7, #27]
 8003ebc:	2b08      	cmp	r3, #8
 8003ebe:	d828      	bhi.n	8003f12 <UART_SetConfig+0x356>
 8003ec0:	a201      	add	r2, pc, #4	; (adr r2, 8003ec8 <UART_SetConfig+0x30c>)
 8003ec2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ec6:	bf00      	nop
 8003ec8:	08003eed 	.word	0x08003eed
 8003ecc:	08003ef5 	.word	0x08003ef5
 8003ed0:	08003efd 	.word	0x08003efd
 8003ed4:	08003f13 	.word	0x08003f13
 8003ed8:	08003f03 	.word	0x08003f03
 8003edc:	08003f13 	.word	0x08003f13
 8003ee0:	08003f13 	.word	0x08003f13
 8003ee4:	08003f13 	.word	0x08003f13
 8003ee8:	08003f0b 	.word	0x08003f0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003eec:	f7fe fd62 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 8003ef0:	6178      	str	r0, [r7, #20]
        break;
 8003ef2:	e013      	b.n	8003f1c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003ef4:	f7fe fd74 	bl	80029e0 <HAL_RCC_GetPCLK2Freq>
 8003ef8:	6178      	str	r0, [r7, #20]
        break;
 8003efa:	e00f      	b.n	8003f1c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003efc:	4b49      	ldr	r3, [pc, #292]	; (8004024 <UART_SetConfig+0x468>)
 8003efe:	617b      	str	r3, [r7, #20]
        break;
 8003f00:	e00c      	b.n	8003f1c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f02:	f7fe fcc1 	bl	8002888 <HAL_RCC_GetSysClockFreq>
 8003f06:	6178      	str	r0, [r7, #20]
        break;
 8003f08:	e008      	b.n	8003f1c <UART_SetConfig+0x360>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003f0e:	617b      	str	r3, [r7, #20]
        break;
 8003f10:	e004      	b.n	8003f1c <UART_SetConfig+0x360>
      default:
        pclk = 0U;
 8003f12:	2300      	movs	r3, #0
 8003f14:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	76bb      	strb	r3, [r7, #26]
        break;
 8003f1a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d074      	beq.n	800400c <UART_SetConfig+0x450>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	005a      	lsls	r2, r3, #1
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	685b      	ldr	r3, [r3, #4]
 8003f2a:	085b      	lsrs	r3, r3, #1
 8003f2c:	441a      	add	r2, r3
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f3a:	693b      	ldr	r3, [r7, #16]
 8003f3c:	2b0f      	cmp	r3, #15
 8003f3e:	d916      	bls.n	8003f6e <UART_SetConfig+0x3b2>
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f46:	d212      	bcs.n	8003f6e <UART_SetConfig+0x3b2>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	b29b      	uxth	r3, r3
 8003f4c:	f023 030f 	bic.w	r3, r3, #15
 8003f50:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	085b      	lsrs	r3, r3, #1
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	f003 0307 	and.w	r3, r3, #7
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	89fb      	ldrh	r3, [r7, #14]
 8003f60:	4313      	orrs	r3, r2
 8003f62:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	89fa      	ldrh	r2, [r7, #14]
 8003f6a:	60da      	str	r2, [r3, #12]
 8003f6c:	e04e      	b.n	800400c <UART_SetConfig+0x450>
      }
      else
      {
        ret = HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	76bb      	strb	r3, [r7, #26]
 8003f72:	e04b      	b.n	800400c <UART_SetConfig+0x450>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003f74:	7efb      	ldrb	r3, [r7, #27]
 8003f76:	2b08      	cmp	r3, #8
 8003f78:	d827      	bhi.n	8003fca <UART_SetConfig+0x40e>
 8003f7a:	a201      	add	r2, pc, #4	; (adr r2, 8003f80 <UART_SetConfig+0x3c4>)
 8003f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f80:	08003fa5 	.word	0x08003fa5
 8003f84:	08003fad 	.word	0x08003fad
 8003f88:	08003fb5 	.word	0x08003fb5
 8003f8c:	08003fcb 	.word	0x08003fcb
 8003f90:	08003fbb 	.word	0x08003fbb
 8003f94:	08003fcb 	.word	0x08003fcb
 8003f98:	08003fcb 	.word	0x08003fcb
 8003f9c:	08003fcb 	.word	0x08003fcb
 8003fa0:	08003fc3 	.word	0x08003fc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fa4:	f7fe fd06 	bl	80029b4 <HAL_RCC_GetPCLK1Freq>
 8003fa8:	6178      	str	r0, [r7, #20]
        break;
 8003faa:	e013      	b.n	8003fd4 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fac:	f7fe fd18 	bl	80029e0 <HAL_RCC_GetPCLK2Freq>
 8003fb0:	6178      	str	r0, [r7, #20]
        break;
 8003fb2:	e00f      	b.n	8003fd4 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fb4:	4b1b      	ldr	r3, [pc, #108]	; (8004024 <UART_SetConfig+0x468>)
 8003fb6:	617b      	str	r3, [r7, #20]
        break;
 8003fb8:	e00c      	b.n	8003fd4 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fba:	f7fe fc65 	bl	8002888 <HAL_RCC_GetSysClockFreq>
 8003fbe:	6178      	str	r0, [r7, #20]
        break;
 8003fc0:	e008      	b.n	8003fd4 <UART_SetConfig+0x418>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003fc6:	617b      	str	r3, [r7, #20]
        break;
 8003fc8:	e004      	b.n	8003fd4 <UART_SetConfig+0x418>
      default:
        pclk = 0U;
 8003fca:	2300      	movs	r3, #0
 8003fcc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	76bb      	strb	r3, [r7, #26]
        break;
 8003fd2:	bf00      	nop
    }

    if (pclk != 0U)
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d018      	beq.n	800400c <UART_SetConfig+0x450>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	685b      	ldr	r3, [r3, #4]
 8003fde:	085a      	lsrs	r2, r3, #1
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	441a      	add	r2, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	685b      	ldr	r3, [r3, #4]
 8003fe8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ff0:	693b      	ldr	r3, [r7, #16]
 8003ff2:	2b0f      	cmp	r3, #15
 8003ff4:	d908      	bls.n	8004008 <UART_SetConfig+0x44c>
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ffc:	d204      	bcs.n	8004008 <UART_SetConfig+0x44c>
      {
        huart->Instance->BRR = usartdiv;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	60da      	str	r2, [r3, #12]
 8004006:	e001      	b.n	800400c <UART_SetConfig+0x450>
      }
      else
      {
        ret = HAL_ERROR;
 8004008:	2301      	movs	r3, #1
 800400a:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2200      	movs	r2, #0
 8004010:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2200      	movs	r2, #0
 8004016:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8004018:	7ebb      	ldrb	r3, [r7, #26]
}
 800401a:	4618      	mov	r0, r3
 800401c:	3720      	adds	r7, #32
 800401e:	46bd      	mov	sp, r7
 8004020:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8004024:	00f42400 	.word	0x00f42400

08004028 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004028:	b480      	push	{r7}
 800402a:	b083      	sub	sp, #12
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004034:	f003 0301 	and.w	r3, r3, #1
 8004038:	2b00      	cmp	r3, #0
 800403a:	d00a      	beq.n	8004052 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	430a      	orrs	r2, r1
 8004050:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004056:	f003 0302 	and.w	r3, r3, #2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00a      	beq.n	8004074 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	430a      	orrs	r2, r1
 8004072:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004078:	f003 0304 	and.w	r3, r3, #4
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00a      	beq.n	8004096 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	430a      	orrs	r2, r1
 8004094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800409a:	f003 0308 	and.w	r3, r3, #8
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00a      	beq.n	80040b8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	430a      	orrs	r2, r1
 80040b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040bc:	f003 0310 	and.w	r3, r3, #16
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d00a      	beq.n	80040da <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	430a      	orrs	r2, r1
 80040d8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040de:	f003 0320 	and.w	r3, r3, #32
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d00a      	beq.n	80040fc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004100:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004104:	2b00      	cmp	r3, #0
 8004106:	d01a      	beq.n	800413e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	685b      	ldr	r3, [r3, #4]
 800410e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	430a      	orrs	r2, r1
 800411c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004122:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004126:	d10a      	bne.n	800413e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	430a      	orrs	r2, r1
 800413c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00a      	beq.n	8004160 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	605a      	str	r2, [r3, #4]
  }
}
 8004160:	bf00      	nop
 8004162:	370c      	adds	r7, #12
 8004164:	46bd      	mov	sp, r7
 8004166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800416a:	4770      	bx	lr

0800416c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b086      	sub	sp, #24
 8004170:	af02      	add	r7, sp, #8
 8004172:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800417a:	f7fd f8b7 	bl	80012ec <HAL_GetTick>
 800417e:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	f003 0308 	and.w	r3, r3, #8
 800418a:	2b08      	cmp	r3, #8
 800418c:	d10e      	bne.n	80041ac <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800418e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004192:	9300      	str	r3, [sp, #0]
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2200      	movs	r2, #0
 8004198:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 f82a 	bl	80041f6 <UART_WaitOnFlagUntilTimeout>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d001      	beq.n	80041ac <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041a8:	2303      	movs	r3, #3
 80041aa:	e020      	b.n	80041ee <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f003 0304 	and.w	r3, r3, #4
 80041b6:	2b04      	cmp	r3, #4
 80041b8:	d10e      	bne.n	80041d8 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041ba:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80041be:	9300      	str	r3, [sp, #0]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2200      	movs	r2, #0
 80041c4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f000 f814 	bl	80041f6 <UART_WaitOnFlagUntilTimeout>
 80041ce:	4603      	mov	r3, r0
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d001      	beq.n	80041d8 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041d4:	2303      	movs	r3, #3
 80041d6:	e00a      	b.n	80041ee <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2220      	movs	r2, #32
 80041dc:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2220      	movs	r2, #32
 80041e2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 80041ec:	2300      	movs	r3, #0
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3710      	adds	r7, #16
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b084      	sub	sp, #16
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	60f8      	str	r0, [r7, #12]
 80041fe:	60b9      	str	r1, [r7, #8]
 8004200:	603b      	str	r3, [r7, #0]
 8004202:	4613      	mov	r3, r2
 8004204:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004206:	e05d      	b.n	80042c4 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004208:	69bb      	ldr	r3, [r7, #24]
 800420a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800420e:	d059      	beq.n	80042c4 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004210:	f7fd f86c 	bl	80012ec <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	429a      	cmp	r2, r3
 800421e:	d302      	bcc.n	8004226 <UART_WaitOnFlagUntilTimeout+0x30>
 8004220:	69bb      	ldr	r3, [r7, #24]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d11b      	bne.n	800425e <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004234:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	689a      	ldr	r2, [r3, #8]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f022 0201 	bic.w	r2, r2, #1
 8004244:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2220      	movs	r2, #32
 800424a:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2220      	movs	r2, #32
 8004250:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2200      	movs	r2, #0
 8004256:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800425a:	2303      	movs	r3, #3
 800425c:	e042      	b.n	80042e4 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0304 	and.w	r3, r3, #4
 8004268:	2b00      	cmp	r3, #0
 800426a:	d02b      	beq.n	80042c4 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	69db      	ldr	r3, [r3, #28]
 8004272:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004276:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800427a:	d123      	bne.n	80042c4 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004284:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004294:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	689a      	ldr	r2, [r3, #8]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f022 0201 	bic.w	r2, r2, #1
 80042a4:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	2220      	movs	r2, #32
 80042aa:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	2220      	movs	r2, #32
 80042b0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2220      	movs	r2, #32
 80042b6:	67da      	str	r2, [r3, #124]	; 0x7c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	2200      	movs	r2, #0
 80042bc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

          return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e00f      	b.n	80042e4 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	69da      	ldr	r2, [r3, #28]
 80042ca:	68bb      	ldr	r3, [r7, #8]
 80042cc:	4013      	ands	r3, r2
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	bf0c      	ite	eq
 80042d4:	2301      	moveq	r3, #1
 80042d6:	2300      	movne	r3, #0
 80042d8:	b2db      	uxtb	r3, r3
 80042da:	461a      	mov	r2, r3
 80042dc:	79fb      	ldrb	r3, [r7, #7]
 80042de:	429a      	cmp	r2, r3
 80042e0:	d092      	beq.n	8004208 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042e2:	2300      	movs	r3, #0
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3710      	adds	r7, #16
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}

080042ec <__errno>:
 80042ec:	4b01      	ldr	r3, [pc, #4]	; (80042f4 <__errno+0x8>)
 80042ee:	6818      	ldr	r0, [r3, #0]
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	2000000c 	.word	0x2000000c

080042f8 <__libc_init_array>:
 80042f8:	b570      	push	{r4, r5, r6, lr}
 80042fa:	4e0d      	ldr	r6, [pc, #52]	; (8004330 <__libc_init_array+0x38>)
 80042fc:	4c0d      	ldr	r4, [pc, #52]	; (8004334 <__libc_init_array+0x3c>)
 80042fe:	1ba4      	subs	r4, r4, r6
 8004300:	10a4      	asrs	r4, r4, #2
 8004302:	2500      	movs	r5, #0
 8004304:	42a5      	cmp	r5, r4
 8004306:	d109      	bne.n	800431c <__libc_init_array+0x24>
 8004308:	4e0b      	ldr	r6, [pc, #44]	; (8004338 <__libc_init_array+0x40>)
 800430a:	4c0c      	ldr	r4, [pc, #48]	; (800433c <__libc_init_array+0x44>)
 800430c:	f000 ff68 	bl	80051e0 <_init>
 8004310:	1ba4      	subs	r4, r4, r6
 8004312:	10a4      	asrs	r4, r4, #2
 8004314:	2500      	movs	r5, #0
 8004316:	42a5      	cmp	r5, r4
 8004318:	d105      	bne.n	8004326 <__libc_init_array+0x2e>
 800431a:	bd70      	pop	{r4, r5, r6, pc}
 800431c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004320:	4798      	blx	r3
 8004322:	3501      	adds	r5, #1
 8004324:	e7ee      	b.n	8004304 <__libc_init_array+0xc>
 8004326:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800432a:	4798      	blx	r3
 800432c:	3501      	adds	r5, #1
 800432e:	e7f2      	b.n	8004316 <__libc_init_array+0x1e>
 8004330:	08005410 	.word	0x08005410
 8004334:	08005410 	.word	0x08005410
 8004338:	08005410 	.word	0x08005410
 800433c:	08005414 	.word	0x08005414

08004340 <memset>:
 8004340:	4402      	add	r2, r0
 8004342:	4603      	mov	r3, r0
 8004344:	4293      	cmp	r3, r2
 8004346:	d100      	bne.n	800434a <memset+0xa>
 8004348:	4770      	bx	lr
 800434a:	f803 1b01 	strb.w	r1, [r3], #1
 800434e:	e7f9      	b.n	8004344 <memset+0x4>

08004350 <iprintf>:
 8004350:	b40f      	push	{r0, r1, r2, r3}
 8004352:	4b0a      	ldr	r3, [pc, #40]	; (800437c <iprintf+0x2c>)
 8004354:	b513      	push	{r0, r1, r4, lr}
 8004356:	681c      	ldr	r4, [r3, #0]
 8004358:	b124      	cbz	r4, 8004364 <iprintf+0x14>
 800435a:	69a3      	ldr	r3, [r4, #24]
 800435c:	b913      	cbnz	r3, 8004364 <iprintf+0x14>
 800435e:	4620      	mov	r0, r4
 8004360:	f000 fa22 	bl	80047a8 <__sinit>
 8004364:	ab05      	add	r3, sp, #20
 8004366:	9a04      	ldr	r2, [sp, #16]
 8004368:	68a1      	ldr	r1, [r4, #8]
 800436a:	9301      	str	r3, [sp, #4]
 800436c:	4620      	mov	r0, r4
 800436e:	f000 fbdb 	bl	8004b28 <_vfiprintf_r>
 8004372:	b002      	add	sp, #8
 8004374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004378:	b004      	add	sp, #16
 800437a:	4770      	bx	lr
 800437c:	2000000c 	.word	0x2000000c

08004380 <_puts_r>:
 8004380:	b570      	push	{r4, r5, r6, lr}
 8004382:	460e      	mov	r6, r1
 8004384:	4605      	mov	r5, r0
 8004386:	b118      	cbz	r0, 8004390 <_puts_r+0x10>
 8004388:	6983      	ldr	r3, [r0, #24]
 800438a:	b90b      	cbnz	r3, 8004390 <_puts_r+0x10>
 800438c:	f000 fa0c 	bl	80047a8 <__sinit>
 8004390:	69ab      	ldr	r3, [r5, #24]
 8004392:	68ac      	ldr	r4, [r5, #8]
 8004394:	b913      	cbnz	r3, 800439c <_puts_r+0x1c>
 8004396:	4628      	mov	r0, r5
 8004398:	f000 fa06 	bl	80047a8 <__sinit>
 800439c:	4b23      	ldr	r3, [pc, #140]	; (800442c <_puts_r+0xac>)
 800439e:	429c      	cmp	r4, r3
 80043a0:	d117      	bne.n	80043d2 <_puts_r+0x52>
 80043a2:	686c      	ldr	r4, [r5, #4]
 80043a4:	89a3      	ldrh	r3, [r4, #12]
 80043a6:	071b      	lsls	r3, r3, #28
 80043a8:	d51d      	bpl.n	80043e6 <_puts_r+0x66>
 80043aa:	6923      	ldr	r3, [r4, #16]
 80043ac:	b1db      	cbz	r3, 80043e6 <_puts_r+0x66>
 80043ae:	3e01      	subs	r6, #1
 80043b0:	68a3      	ldr	r3, [r4, #8]
 80043b2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80043b6:	3b01      	subs	r3, #1
 80043b8:	60a3      	str	r3, [r4, #8]
 80043ba:	b9e9      	cbnz	r1, 80043f8 <_puts_r+0x78>
 80043bc:	2b00      	cmp	r3, #0
 80043be:	da2e      	bge.n	800441e <_puts_r+0x9e>
 80043c0:	4622      	mov	r2, r4
 80043c2:	210a      	movs	r1, #10
 80043c4:	4628      	mov	r0, r5
 80043c6:	f000 f83f 	bl	8004448 <__swbuf_r>
 80043ca:	3001      	adds	r0, #1
 80043cc:	d011      	beq.n	80043f2 <_puts_r+0x72>
 80043ce:	200a      	movs	r0, #10
 80043d0:	e011      	b.n	80043f6 <_puts_r+0x76>
 80043d2:	4b17      	ldr	r3, [pc, #92]	; (8004430 <_puts_r+0xb0>)
 80043d4:	429c      	cmp	r4, r3
 80043d6:	d101      	bne.n	80043dc <_puts_r+0x5c>
 80043d8:	68ac      	ldr	r4, [r5, #8]
 80043da:	e7e3      	b.n	80043a4 <_puts_r+0x24>
 80043dc:	4b15      	ldr	r3, [pc, #84]	; (8004434 <_puts_r+0xb4>)
 80043de:	429c      	cmp	r4, r3
 80043e0:	bf08      	it	eq
 80043e2:	68ec      	ldreq	r4, [r5, #12]
 80043e4:	e7de      	b.n	80043a4 <_puts_r+0x24>
 80043e6:	4621      	mov	r1, r4
 80043e8:	4628      	mov	r0, r5
 80043ea:	f000 f87f 	bl	80044ec <__swsetup_r>
 80043ee:	2800      	cmp	r0, #0
 80043f0:	d0dd      	beq.n	80043ae <_puts_r+0x2e>
 80043f2:	f04f 30ff 	mov.w	r0, #4294967295
 80043f6:	bd70      	pop	{r4, r5, r6, pc}
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	da04      	bge.n	8004406 <_puts_r+0x86>
 80043fc:	69a2      	ldr	r2, [r4, #24]
 80043fe:	429a      	cmp	r2, r3
 8004400:	dc06      	bgt.n	8004410 <_puts_r+0x90>
 8004402:	290a      	cmp	r1, #10
 8004404:	d004      	beq.n	8004410 <_puts_r+0x90>
 8004406:	6823      	ldr	r3, [r4, #0]
 8004408:	1c5a      	adds	r2, r3, #1
 800440a:	6022      	str	r2, [r4, #0]
 800440c:	7019      	strb	r1, [r3, #0]
 800440e:	e7cf      	b.n	80043b0 <_puts_r+0x30>
 8004410:	4622      	mov	r2, r4
 8004412:	4628      	mov	r0, r5
 8004414:	f000 f818 	bl	8004448 <__swbuf_r>
 8004418:	3001      	adds	r0, #1
 800441a:	d1c9      	bne.n	80043b0 <_puts_r+0x30>
 800441c:	e7e9      	b.n	80043f2 <_puts_r+0x72>
 800441e:	6823      	ldr	r3, [r4, #0]
 8004420:	200a      	movs	r0, #10
 8004422:	1c5a      	adds	r2, r3, #1
 8004424:	6022      	str	r2, [r4, #0]
 8004426:	7018      	strb	r0, [r3, #0]
 8004428:	e7e5      	b.n	80043f6 <_puts_r+0x76>
 800442a:	bf00      	nop
 800442c:	08005394 	.word	0x08005394
 8004430:	080053b4 	.word	0x080053b4
 8004434:	08005374 	.word	0x08005374

08004438 <puts>:
 8004438:	4b02      	ldr	r3, [pc, #8]	; (8004444 <puts+0xc>)
 800443a:	4601      	mov	r1, r0
 800443c:	6818      	ldr	r0, [r3, #0]
 800443e:	f7ff bf9f 	b.w	8004380 <_puts_r>
 8004442:	bf00      	nop
 8004444:	2000000c 	.word	0x2000000c

08004448 <__swbuf_r>:
 8004448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800444a:	460e      	mov	r6, r1
 800444c:	4614      	mov	r4, r2
 800444e:	4605      	mov	r5, r0
 8004450:	b118      	cbz	r0, 800445a <__swbuf_r+0x12>
 8004452:	6983      	ldr	r3, [r0, #24]
 8004454:	b90b      	cbnz	r3, 800445a <__swbuf_r+0x12>
 8004456:	f000 f9a7 	bl	80047a8 <__sinit>
 800445a:	4b21      	ldr	r3, [pc, #132]	; (80044e0 <__swbuf_r+0x98>)
 800445c:	429c      	cmp	r4, r3
 800445e:	d12a      	bne.n	80044b6 <__swbuf_r+0x6e>
 8004460:	686c      	ldr	r4, [r5, #4]
 8004462:	69a3      	ldr	r3, [r4, #24]
 8004464:	60a3      	str	r3, [r4, #8]
 8004466:	89a3      	ldrh	r3, [r4, #12]
 8004468:	071a      	lsls	r2, r3, #28
 800446a:	d52e      	bpl.n	80044ca <__swbuf_r+0x82>
 800446c:	6923      	ldr	r3, [r4, #16]
 800446e:	b363      	cbz	r3, 80044ca <__swbuf_r+0x82>
 8004470:	6923      	ldr	r3, [r4, #16]
 8004472:	6820      	ldr	r0, [r4, #0]
 8004474:	1ac0      	subs	r0, r0, r3
 8004476:	6963      	ldr	r3, [r4, #20]
 8004478:	b2f6      	uxtb	r6, r6
 800447a:	4283      	cmp	r3, r0
 800447c:	4637      	mov	r7, r6
 800447e:	dc04      	bgt.n	800448a <__swbuf_r+0x42>
 8004480:	4621      	mov	r1, r4
 8004482:	4628      	mov	r0, r5
 8004484:	f000 f926 	bl	80046d4 <_fflush_r>
 8004488:	bb28      	cbnz	r0, 80044d6 <__swbuf_r+0x8e>
 800448a:	68a3      	ldr	r3, [r4, #8]
 800448c:	3b01      	subs	r3, #1
 800448e:	60a3      	str	r3, [r4, #8]
 8004490:	6823      	ldr	r3, [r4, #0]
 8004492:	1c5a      	adds	r2, r3, #1
 8004494:	6022      	str	r2, [r4, #0]
 8004496:	701e      	strb	r6, [r3, #0]
 8004498:	6963      	ldr	r3, [r4, #20]
 800449a:	3001      	adds	r0, #1
 800449c:	4283      	cmp	r3, r0
 800449e:	d004      	beq.n	80044aa <__swbuf_r+0x62>
 80044a0:	89a3      	ldrh	r3, [r4, #12]
 80044a2:	07db      	lsls	r3, r3, #31
 80044a4:	d519      	bpl.n	80044da <__swbuf_r+0x92>
 80044a6:	2e0a      	cmp	r6, #10
 80044a8:	d117      	bne.n	80044da <__swbuf_r+0x92>
 80044aa:	4621      	mov	r1, r4
 80044ac:	4628      	mov	r0, r5
 80044ae:	f000 f911 	bl	80046d4 <_fflush_r>
 80044b2:	b190      	cbz	r0, 80044da <__swbuf_r+0x92>
 80044b4:	e00f      	b.n	80044d6 <__swbuf_r+0x8e>
 80044b6:	4b0b      	ldr	r3, [pc, #44]	; (80044e4 <__swbuf_r+0x9c>)
 80044b8:	429c      	cmp	r4, r3
 80044ba:	d101      	bne.n	80044c0 <__swbuf_r+0x78>
 80044bc:	68ac      	ldr	r4, [r5, #8]
 80044be:	e7d0      	b.n	8004462 <__swbuf_r+0x1a>
 80044c0:	4b09      	ldr	r3, [pc, #36]	; (80044e8 <__swbuf_r+0xa0>)
 80044c2:	429c      	cmp	r4, r3
 80044c4:	bf08      	it	eq
 80044c6:	68ec      	ldreq	r4, [r5, #12]
 80044c8:	e7cb      	b.n	8004462 <__swbuf_r+0x1a>
 80044ca:	4621      	mov	r1, r4
 80044cc:	4628      	mov	r0, r5
 80044ce:	f000 f80d 	bl	80044ec <__swsetup_r>
 80044d2:	2800      	cmp	r0, #0
 80044d4:	d0cc      	beq.n	8004470 <__swbuf_r+0x28>
 80044d6:	f04f 37ff 	mov.w	r7, #4294967295
 80044da:	4638      	mov	r0, r7
 80044dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80044de:	bf00      	nop
 80044e0:	08005394 	.word	0x08005394
 80044e4:	080053b4 	.word	0x080053b4
 80044e8:	08005374 	.word	0x08005374

080044ec <__swsetup_r>:
 80044ec:	4b32      	ldr	r3, [pc, #200]	; (80045b8 <__swsetup_r+0xcc>)
 80044ee:	b570      	push	{r4, r5, r6, lr}
 80044f0:	681d      	ldr	r5, [r3, #0]
 80044f2:	4606      	mov	r6, r0
 80044f4:	460c      	mov	r4, r1
 80044f6:	b125      	cbz	r5, 8004502 <__swsetup_r+0x16>
 80044f8:	69ab      	ldr	r3, [r5, #24]
 80044fa:	b913      	cbnz	r3, 8004502 <__swsetup_r+0x16>
 80044fc:	4628      	mov	r0, r5
 80044fe:	f000 f953 	bl	80047a8 <__sinit>
 8004502:	4b2e      	ldr	r3, [pc, #184]	; (80045bc <__swsetup_r+0xd0>)
 8004504:	429c      	cmp	r4, r3
 8004506:	d10f      	bne.n	8004528 <__swsetup_r+0x3c>
 8004508:	686c      	ldr	r4, [r5, #4]
 800450a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800450e:	b29a      	uxth	r2, r3
 8004510:	0715      	lsls	r5, r2, #28
 8004512:	d42c      	bmi.n	800456e <__swsetup_r+0x82>
 8004514:	06d0      	lsls	r0, r2, #27
 8004516:	d411      	bmi.n	800453c <__swsetup_r+0x50>
 8004518:	2209      	movs	r2, #9
 800451a:	6032      	str	r2, [r6, #0]
 800451c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004520:	81a3      	strh	r3, [r4, #12]
 8004522:	f04f 30ff 	mov.w	r0, #4294967295
 8004526:	e03e      	b.n	80045a6 <__swsetup_r+0xba>
 8004528:	4b25      	ldr	r3, [pc, #148]	; (80045c0 <__swsetup_r+0xd4>)
 800452a:	429c      	cmp	r4, r3
 800452c:	d101      	bne.n	8004532 <__swsetup_r+0x46>
 800452e:	68ac      	ldr	r4, [r5, #8]
 8004530:	e7eb      	b.n	800450a <__swsetup_r+0x1e>
 8004532:	4b24      	ldr	r3, [pc, #144]	; (80045c4 <__swsetup_r+0xd8>)
 8004534:	429c      	cmp	r4, r3
 8004536:	bf08      	it	eq
 8004538:	68ec      	ldreq	r4, [r5, #12]
 800453a:	e7e6      	b.n	800450a <__swsetup_r+0x1e>
 800453c:	0751      	lsls	r1, r2, #29
 800453e:	d512      	bpl.n	8004566 <__swsetup_r+0x7a>
 8004540:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004542:	b141      	cbz	r1, 8004556 <__swsetup_r+0x6a>
 8004544:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004548:	4299      	cmp	r1, r3
 800454a:	d002      	beq.n	8004552 <__swsetup_r+0x66>
 800454c:	4630      	mov	r0, r6
 800454e:	f000 fa19 	bl	8004984 <_free_r>
 8004552:	2300      	movs	r3, #0
 8004554:	6363      	str	r3, [r4, #52]	; 0x34
 8004556:	89a3      	ldrh	r3, [r4, #12]
 8004558:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800455c:	81a3      	strh	r3, [r4, #12]
 800455e:	2300      	movs	r3, #0
 8004560:	6063      	str	r3, [r4, #4]
 8004562:	6923      	ldr	r3, [r4, #16]
 8004564:	6023      	str	r3, [r4, #0]
 8004566:	89a3      	ldrh	r3, [r4, #12]
 8004568:	f043 0308 	orr.w	r3, r3, #8
 800456c:	81a3      	strh	r3, [r4, #12]
 800456e:	6923      	ldr	r3, [r4, #16]
 8004570:	b94b      	cbnz	r3, 8004586 <__swsetup_r+0x9a>
 8004572:	89a3      	ldrh	r3, [r4, #12]
 8004574:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004578:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800457c:	d003      	beq.n	8004586 <__swsetup_r+0x9a>
 800457e:	4621      	mov	r1, r4
 8004580:	4630      	mov	r0, r6
 8004582:	f000 f9bf 	bl	8004904 <__smakebuf_r>
 8004586:	89a2      	ldrh	r2, [r4, #12]
 8004588:	f012 0301 	ands.w	r3, r2, #1
 800458c:	d00c      	beq.n	80045a8 <__swsetup_r+0xbc>
 800458e:	2300      	movs	r3, #0
 8004590:	60a3      	str	r3, [r4, #8]
 8004592:	6963      	ldr	r3, [r4, #20]
 8004594:	425b      	negs	r3, r3
 8004596:	61a3      	str	r3, [r4, #24]
 8004598:	6923      	ldr	r3, [r4, #16]
 800459a:	b953      	cbnz	r3, 80045b2 <__swsetup_r+0xc6>
 800459c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045a0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80045a4:	d1ba      	bne.n	800451c <__swsetup_r+0x30>
 80045a6:	bd70      	pop	{r4, r5, r6, pc}
 80045a8:	0792      	lsls	r2, r2, #30
 80045aa:	bf58      	it	pl
 80045ac:	6963      	ldrpl	r3, [r4, #20]
 80045ae:	60a3      	str	r3, [r4, #8]
 80045b0:	e7f2      	b.n	8004598 <__swsetup_r+0xac>
 80045b2:	2000      	movs	r0, #0
 80045b4:	e7f7      	b.n	80045a6 <__swsetup_r+0xba>
 80045b6:	bf00      	nop
 80045b8:	2000000c 	.word	0x2000000c
 80045bc:	08005394 	.word	0x08005394
 80045c0:	080053b4 	.word	0x080053b4
 80045c4:	08005374 	.word	0x08005374

080045c8 <__sflush_r>:
 80045c8:	898a      	ldrh	r2, [r1, #12]
 80045ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045ce:	4605      	mov	r5, r0
 80045d0:	0710      	lsls	r0, r2, #28
 80045d2:	460c      	mov	r4, r1
 80045d4:	d458      	bmi.n	8004688 <__sflush_r+0xc0>
 80045d6:	684b      	ldr	r3, [r1, #4]
 80045d8:	2b00      	cmp	r3, #0
 80045da:	dc05      	bgt.n	80045e8 <__sflush_r+0x20>
 80045dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80045de:	2b00      	cmp	r3, #0
 80045e0:	dc02      	bgt.n	80045e8 <__sflush_r+0x20>
 80045e2:	2000      	movs	r0, #0
 80045e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045ea:	2e00      	cmp	r6, #0
 80045ec:	d0f9      	beq.n	80045e2 <__sflush_r+0x1a>
 80045ee:	2300      	movs	r3, #0
 80045f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80045f4:	682f      	ldr	r7, [r5, #0]
 80045f6:	6a21      	ldr	r1, [r4, #32]
 80045f8:	602b      	str	r3, [r5, #0]
 80045fa:	d032      	beq.n	8004662 <__sflush_r+0x9a>
 80045fc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80045fe:	89a3      	ldrh	r3, [r4, #12]
 8004600:	075a      	lsls	r2, r3, #29
 8004602:	d505      	bpl.n	8004610 <__sflush_r+0x48>
 8004604:	6863      	ldr	r3, [r4, #4]
 8004606:	1ac0      	subs	r0, r0, r3
 8004608:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800460a:	b10b      	cbz	r3, 8004610 <__sflush_r+0x48>
 800460c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800460e:	1ac0      	subs	r0, r0, r3
 8004610:	2300      	movs	r3, #0
 8004612:	4602      	mov	r2, r0
 8004614:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004616:	6a21      	ldr	r1, [r4, #32]
 8004618:	4628      	mov	r0, r5
 800461a:	47b0      	blx	r6
 800461c:	1c43      	adds	r3, r0, #1
 800461e:	89a3      	ldrh	r3, [r4, #12]
 8004620:	d106      	bne.n	8004630 <__sflush_r+0x68>
 8004622:	6829      	ldr	r1, [r5, #0]
 8004624:	291d      	cmp	r1, #29
 8004626:	d848      	bhi.n	80046ba <__sflush_r+0xf2>
 8004628:	4a29      	ldr	r2, [pc, #164]	; (80046d0 <__sflush_r+0x108>)
 800462a:	40ca      	lsrs	r2, r1
 800462c:	07d6      	lsls	r6, r2, #31
 800462e:	d544      	bpl.n	80046ba <__sflush_r+0xf2>
 8004630:	2200      	movs	r2, #0
 8004632:	6062      	str	r2, [r4, #4]
 8004634:	04d9      	lsls	r1, r3, #19
 8004636:	6922      	ldr	r2, [r4, #16]
 8004638:	6022      	str	r2, [r4, #0]
 800463a:	d504      	bpl.n	8004646 <__sflush_r+0x7e>
 800463c:	1c42      	adds	r2, r0, #1
 800463e:	d101      	bne.n	8004644 <__sflush_r+0x7c>
 8004640:	682b      	ldr	r3, [r5, #0]
 8004642:	b903      	cbnz	r3, 8004646 <__sflush_r+0x7e>
 8004644:	6560      	str	r0, [r4, #84]	; 0x54
 8004646:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004648:	602f      	str	r7, [r5, #0]
 800464a:	2900      	cmp	r1, #0
 800464c:	d0c9      	beq.n	80045e2 <__sflush_r+0x1a>
 800464e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004652:	4299      	cmp	r1, r3
 8004654:	d002      	beq.n	800465c <__sflush_r+0x94>
 8004656:	4628      	mov	r0, r5
 8004658:	f000 f994 	bl	8004984 <_free_r>
 800465c:	2000      	movs	r0, #0
 800465e:	6360      	str	r0, [r4, #52]	; 0x34
 8004660:	e7c0      	b.n	80045e4 <__sflush_r+0x1c>
 8004662:	2301      	movs	r3, #1
 8004664:	4628      	mov	r0, r5
 8004666:	47b0      	blx	r6
 8004668:	1c41      	adds	r1, r0, #1
 800466a:	d1c8      	bne.n	80045fe <__sflush_r+0x36>
 800466c:	682b      	ldr	r3, [r5, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d0c5      	beq.n	80045fe <__sflush_r+0x36>
 8004672:	2b1d      	cmp	r3, #29
 8004674:	d001      	beq.n	800467a <__sflush_r+0xb2>
 8004676:	2b16      	cmp	r3, #22
 8004678:	d101      	bne.n	800467e <__sflush_r+0xb6>
 800467a:	602f      	str	r7, [r5, #0]
 800467c:	e7b1      	b.n	80045e2 <__sflush_r+0x1a>
 800467e:	89a3      	ldrh	r3, [r4, #12]
 8004680:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004684:	81a3      	strh	r3, [r4, #12]
 8004686:	e7ad      	b.n	80045e4 <__sflush_r+0x1c>
 8004688:	690f      	ldr	r7, [r1, #16]
 800468a:	2f00      	cmp	r7, #0
 800468c:	d0a9      	beq.n	80045e2 <__sflush_r+0x1a>
 800468e:	0793      	lsls	r3, r2, #30
 8004690:	680e      	ldr	r6, [r1, #0]
 8004692:	bf08      	it	eq
 8004694:	694b      	ldreq	r3, [r1, #20]
 8004696:	600f      	str	r7, [r1, #0]
 8004698:	bf18      	it	ne
 800469a:	2300      	movne	r3, #0
 800469c:	eba6 0807 	sub.w	r8, r6, r7
 80046a0:	608b      	str	r3, [r1, #8]
 80046a2:	f1b8 0f00 	cmp.w	r8, #0
 80046a6:	dd9c      	ble.n	80045e2 <__sflush_r+0x1a>
 80046a8:	4643      	mov	r3, r8
 80046aa:	463a      	mov	r2, r7
 80046ac:	6a21      	ldr	r1, [r4, #32]
 80046ae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80046b0:	4628      	mov	r0, r5
 80046b2:	47b0      	blx	r6
 80046b4:	2800      	cmp	r0, #0
 80046b6:	dc06      	bgt.n	80046c6 <__sflush_r+0xfe>
 80046b8:	89a3      	ldrh	r3, [r4, #12]
 80046ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046be:	81a3      	strh	r3, [r4, #12]
 80046c0:	f04f 30ff 	mov.w	r0, #4294967295
 80046c4:	e78e      	b.n	80045e4 <__sflush_r+0x1c>
 80046c6:	4407      	add	r7, r0
 80046c8:	eba8 0800 	sub.w	r8, r8, r0
 80046cc:	e7e9      	b.n	80046a2 <__sflush_r+0xda>
 80046ce:	bf00      	nop
 80046d0:	20400001 	.word	0x20400001

080046d4 <_fflush_r>:
 80046d4:	b538      	push	{r3, r4, r5, lr}
 80046d6:	690b      	ldr	r3, [r1, #16]
 80046d8:	4605      	mov	r5, r0
 80046da:	460c      	mov	r4, r1
 80046dc:	b1db      	cbz	r3, 8004716 <_fflush_r+0x42>
 80046de:	b118      	cbz	r0, 80046e8 <_fflush_r+0x14>
 80046e0:	6983      	ldr	r3, [r0, #24]
 80046e2:	b90b      	cbnz	r3, 80046e8 <_fflush_r+0x14>
 80046e4:	f000 f860 	bl	80047a8 <__sinit>
 80046e8:	4b0c      	ldr	r3, [pc, #48]	; (800471c <_fflush_r+0x48>)
 80046ea:	429c      	cmp	r4, r3
 80046ec:	d109      	bne.n	8004702 <_fflush_r+0x2e>
 80046ee:	686c      	ldr	r4, [r5, #4]
 80046f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046f4:	b17b      	cbz	r3, 8004716 <_fflush_r+0x42>
 80046f6:	4621      	mov	r1, r4
 80046f8:	4628      	mov	r0, r5
 80046fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046fe:	f7ff bf63 	b.w	80045c8 <__sflush_r>
 8004702:	4b07      	ldr	r3, [pc, #28]	; (8004720 <_fflush_r+0x4c>)
 8004704:	429c      	cmp	r4, r3
 8004706:	d101      	bne.n	800470c <_fflush_r+0x38>
 8004708:	68ac      	ldr	r4, [r5, #8]
 800470a:	e7f1      	b.n	80046f0 <_fflush_r+0x1c>
 800470c:	4b05      	ldr	r3, [pc, #20]	; (8004724 <_fflush_r+0x50>)
 800470e:	429c      	cmp	r4, r3
 8004710:	bf08      	it	eq
 8004712:	68ec      	ldreq	r4, [r5, #12]
 8004714:	e7ec      	b.n	80046f0 <_fflush_r+0x1c>
 8004716:	2000      	movs	r0, #0
 8004718:	bd38      	pop	{r3, r4, r5, pc}
 800471a:	bf00      	nop
 800471c:	08005394 	.word	0x08005394
 8004720:	080053b4 	.word	0x080053b4
 8004724:	08005374 	.word	0x08005374

08004728 <std>:
 8004728:	2300      	movs	r3, #0
 800472a:	b510      	push	{r4, lr}
 800472c:	4604      	mov	r4, r0
 800472e:	e9c0 3300 	strd	r3, r3, [r0]
 8004732:	6083      	str	r3, [r0, #8]
 8004734:	8181      	strh	r1, [r0, #12]
 8004736:	6643      	str	r3, [r0, #100]	; 0x64
 8004738:	81c2      	strh	r2, [r0, #14]
 800473a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800473e:	6183      	str	r3, [r0, #24]
 8004740:	4619      	mov	r1, r3
 8004742:	2208      	movs	r2, #8
 8004744:	305c      	adds	r0, #92	; 0x5c
 8004746:	f7ff fdfb 	bl	8004340 <memset>
 800474a:	4b05      	ldr	r3, [pc, #20]	; (8004760 <std+0x38>)
 800474c:	6263      	str	r3, [r4, #36]	; 0x24
 800474e:	4b05      	ldr	r3, [pc, #20]	; (8004764 <std+0x3c>)
 8004750:	62a3      	str	r3, [r4, #40]	; 0x28
 8004752:	4b05      	ldr	r3, [pc, #20]	; (8004768 <std+0x40>)
 8004754:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004756:	4b05      	ldr	r3, [pc, #20]	; (800476c <std+0x44>)
 8004758:	6224      	str	r4, [r4, #32]
 800475a:	6323      	str	r3, [r4, #48]	; 0x30
 800475c:	bd10      	pop	{r4, pc}
 800475e:	bf00      	nop
 8004760:	08005085 	.word	0x08005085
 8004764:	080050a7 	.word	0x080050a7
 8004768:	080050df 	.word	0x080050df
 800476c:	08005103 	.word	0x08005103

08004770 <_cleanup_r>:
 8004770:	4901      	ldr	r1, [pc, #4]	; (8004778 <_cleanup_r+0x8>)
 8004772:	f000 b885 	b.w	8004880 <_fwalk_reent>
 8004776:	bf00      	nop
 8004778:	080046d5 	.word	0x080046d5

0800477c <__sfmoreglue>:
 800477c:	b570      	push	{r4, r5, r6, lr}
 800477e:	1e4a      	subs	r2, r1, #1
 8004780:	2568      	movs	r5, #104	; 0x68
 8004782:	4355      	muls	r5, r2
 8004784:	460e      	mov	r6, r1
 8004786:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800478a:	f000 f949 	bl	8004a20 <_malloc_r>
 800478e:	4604      	mov	r4, r0
 8004790:	b140      	cbz	r0, 80047a4 <__sfmoreglue+0x28>
 8004792:	2100      	movs	r1, #0
 8004794:	e9c0 1600 	strd	r1, r6, [r0]
 8004798:	300c      	adds	r0, #12
 800479a:	60a0      	str	r0, [r4, #8]
 800479c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80047a0:	f7ff fdce 	bl	8004340 <memset>
 80047a4:	4620      	mov	r0, r4
 80047a6:	bd70      	pop	{r4, r5, r6, pc}

080047a8 <__sinit>:
 80047a8:	6983      	ldr	r3, [r0, #24]
 80047aa:	b510      	push	{r4, lr}
 80047ac:	4604      	mov	r4, r0
 80047ae:	bb33      	cbnz	r3, 80047fe <__sinit+0x56>
 80047b0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80047b4:	6503      	str	r3, [r0, #80]	; 0x50
 80047b6:	4b12      	ldr	r3, [pc, #72]	; (8004800 <__sinit+0x58>)
 80047b8:	4a12      	ldr	r2, [pc, #72]	; (8004804 <__sinit+0x5c>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6282      	str	r2, [r0, #40]	; 0x28
 80047be:	4298      	cmp	r0, r3
 80047c0:	bf04      	itt	eq
 80047c2:	2301      	moveq	r3, #1
 80047c4:	6183      	streq	r3, [r0, #24]
 80047c6:	f000 f81f 	bl	8004808 <__sfp>
 80047ca:	6060      	str	r0, [r4, #4]
 80047cc:	4620      	mov	r0, r4
 80047ce:	f000 f81b 	bl	8004808 <__sfp>
 80047d2:	60a0      	str	r0, [r4, #8]
 80047d4:	4620      	mov	r0, r4
 80047d6:	f000 f817 	bl	8004808 <__sfp>
 80047da:	2200      	movs	r2, #0
 80047dc:	60e0      	str	r0, [r4, #12]
 80047de:	2104      	movs	r1, #4
 80047e0:	6860      	ldr	r0, [r4, #4]
 80047e2:	f7ff ffa1 	bl	8004728 <std>
 80047e6:	2201      	movs	r2, #1
 80047e8:	2109      	movs	r1, #9
 80047ea:	68a0      	ldr	r0, [r4, #8]
 80047ec:	f7ff ff9c 	bl	8004728 <std>
 80047f0:	2202      	movs	r2, #2
 80047f2:	2112      	movs	r1, #18
 80047f4:	68e0      	ldr	r0, [r4, #12]
 80047f6:	f7ff ff97 	bl	8004728 <std>
 80047fa:	2301      	movs	r3, #1
 80047fc:	61a3      	str	r3, [r4, #24]
 80047fe:	bd10      	pop	{r4, pc}
 8004800:	08005370 	.word	0x08005370
 8004804:	08004771 	.word	0x08004771

08004808 <__sfp>:
 8004808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800480a:	4b1b      	ldr	r3, [pc, #108]	; (8004878 <__sfp+0x70>)
 800480c:	681e      	ldr	r6, [r3, #0]
 800480e:	69b3      	ldr	r3, [r6, #24]
 8004810:	4607      	mov	r7, r0
 8004812:	b913      	cbnz	r3, 800481a <__sfp+0x12>
 8004814:	4630      	mov	r0, r6
 8004816:	f7ff ffc7 	bl	80047a8 <__sinit>
 800481a:	3648      	adds	r6, #72	; 0x48
 800481c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004820:	3b01      	subs	r3, #1
 8004822:	d503      	bpl.n	800482c <__sfp+0x24>
 8004824:	6833      	ldr	r3, [r6, #0]
 8004826:	b133      	cbz	r3, 8004836 <__sfp+0x2e>
 8004828:	6836      	ldr	r6, [r6, #0]
 800482a:	e7f7      	b.n	800481c <__sfp+0x14>
 800482c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004830:	b16d      	cbz	r5, 800484e <__sfp+0x46>
 8004832:	3468      	adds	r4, #104	; 0x68
 8004834:	e7f4      	b.n	8004820 <__sfp+0x18>
 8004836:	2104      	movs	r1, #4
 8004838:	4638      	mov	r0, r7
 800483a:	f7ff ff9f 	bl	800477c <__sfmoreglue>
 800483e:	6030      	str	r0, [r6, #0]
 8004840:	2800      	cmp	r0, #0
 8004842:	d1f1      	bne.n	8004828 <__sfp+0x20>
 8004844:	230c      	movs	r3, #12
 8004846:	603b      	str	r3, [r7, #0]
 8004848:	4604      	mov	r4, r0
 800484a:	4620      	mov	r0, r4
 800484c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800484e:	4b0b      	ldr	r3, [pc, #44]	; (800487c <__sfp+0x74>)
 8004850:	6665      	str	r5, [r4, #100]	; 0x64
 8004852:	e9c4 5500 	strd	r5, r5, [r4]
 8004856:	60a5      	str	r5, [r4, #8]
 8004858:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800485c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004860:	2208      	movs	r2, #8
 8004862:	4629      	mov	r1, r5
 8004864:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004868:	f7ff fd6a 	bl	8004340 <memset>
 800486c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004870:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004874:	e7e9      	b.n	800484a <__sfp+0x42>
 8004876:	bf00      	nop
 8004878:	08005370 	.word	0x08005370
 800487c:	ffff0001 	.word	0xffff0001

08004880 <_fwalk_reent>:
 8004880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004884:	4680      	mov	r8, r0
 8004886:	4689      	mov	r9, r1
 8004888:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800488c:	2600      	movs	r6, #0
 800488e:	b914      	cbnz	r4, 8004896 <_fwalk_reent+0x16>
 8004890:	4630      	mov	r0, r6
 8004892:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004896:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800489a:	3f01      	subs	r7, #1
 800489c:	d501      	bpl.n	80048a2 <_fwalk_reent+0x22>
 800489e:	6824      	ldr	r4, [r4, #0]
 80048a0:	e7f5      	b.n	800488e <_fwalk_reent+0xe>
 80048a2:	89ab      	ldrh	r3, [r5, #12]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d907      	bls.n	80048b8 <_fwalk_reent+0x38>
 80048a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80048ac:	3301      	adds	r3, #1
 80048ae:	d003      	beq.n	80048b8 <_fwalk_reent+0x38>
 80048b0:	4629      	mov	r1, r5
 80048b2:	4640      	mov	r0, r8
 80048b4:	47c8      	blx	r9
 80048b6:	4306      	orrs	r6, r0
 80048b8:	3568      	adds	r5, #104	; 0x68
 80048ba:	e7ee      	b.n	800489a <_fwalk_reent+0x1a>

080048bc <__swhatbuf_r>:
 80048bc:	b570      	push	{r4, r5, r6, lr}
 80048be:	460e      	mov	r6, r1
 80048c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048c4:	2900      	cmp	r1, #0
 80048c6:	b096      	sub	sp, #88	; 0x58
 80048c8:	4614      	mov	r4, r2
 80048ca:	461d      	mov	r5, r3
 80048cc:	da07      	bge.n	80048de <__swhatbuf_r+0x22>
 80048ce:	2300      	movs	r3, #0
 80048d0:	602b      	str	r3, [r5, #0]
 80048d2:	89b3      	ldrh	r3, [r6, #12]
 80048d4:	061a      	lsls	r2, r3, #24
 80048d6:	d410      	bmi.n	80048fa <__swhatbuf_r+0x3e>
 80048d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80048dc:	e00e      	b.n	80048fc <__swhatbuf_r+0x40>
 80048de:	466a      	mov	r2, sp
 80048e0:	f000 fc36 	bl	8005150 <_fstat_r>
 80048e4:	2800      	cmp	r0, #0
 80048e6:	dbf2      	blt.n	80048ce <__swhatbuf_r+0x12>
 80048e8:	9a01      	ldr	r2, [sp, #4]
 80048ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80048ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80048f2:	425a      	negs	r2, r3
 80048f4:	415a      	adcs	r2, r3
 80048f6:	602a      	str	r2, [r5, #0]
 80048f8:	e7ee      	b.n	80048d8 <__swhatbuf_r+0x1c>
 80048fa:	2340      	movs	r3, #64	; 0x40
 80048fc:	2000      	movs	r0, #0
 80048fe:	6023      	str	r3, [r4, #0]
 8004900:	b016      	add	sp, #88	; 0x58
 8004902:	bd70      	pop	{r4, r5, r6, pc}

08004904 <__smakebuf_r>:
 8004904:	898b      	ldrh	r3, [r1, #12]
 8004906:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004908:	079d      	lsls	r5, r3, #30
 800490a:	4606      	mov	r6, r0
 800490c:	460c      	mov	r4, r1
 800490e:	d507      	bpl.n	8004920 <__smakebuf_r+0x1c>
 8004910:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004914:	6023      	str	r3, [r4, #0]
 8004916:	6123      	str	r3, [r4, #16]
 8004918:	2301      	movs	r3, #1
 800491a:	6163      	str	r3, [r4, #20]
 800491c:	b002      	add	sp, #8
 800491e:	bd70      	pop	{r4, r5, r6, pc}
 8004920:	ab01      	add	r3, sp, #4
 8004922:	466a      	mov	r2, sp
 8004924:	f7ff ffca 	bl	80048bc <__swhatbuf_r>
 8004928:	9900      	ldr	r1, [sp, #0]
 800492a:	4605      	mov	r5, r0
 800492c:	4630      	mov	r0, r6
 800492e:	f000 f877 	bl	8004a20 <_malloc_r>
 8004932:	b948      	cbnz	r0, 8004948 <__smakebuf_r+0x44>
 8004934:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004938:	059a      	lsls	r2, r3, #22
 800493a:	d4ef      	bmi.n	800491c <__smakebuf_r+0x18>
 800493c:	f023 0303 	bic.w	r3, r3, #3
 8004940:	f043 0302 	orr.w	r3, r3, #2
 8004944:	81a3      	strh	r3, [r4, #12]
 8004946:	e7e3      	b.n	8004910 <__smakebuf_r+0xc>
 8004948:	4b0d      	ldr	r3, [pc, #52]	; (8004980 <__smakebuf_r+0x7c>)
 800494a:	62b3      	str	r3, [r6, #40]	; 0x28
 800494c:	89a3      	ldrh	r3, [r4, #12]
 800494e:	6020      	str	r0, [r4, #0]
 8004950:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004954:	81a3      	strh	r3, [r4, #12]
 8004956:	9b00      	ldr	r3, [sp, #0]
 8004958:	6163      	str	r3, [r4, #20]
 800495a:	9b01      	ldr	r3, [sp, #4]
 800495c:	6120      	str	r0, [r4, #16]
 800495e:	b15b      	cbz	r3, 8004978 <__smakebuf_r+0x74>
 8004960:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004964:	4630      	mov	r0, r6
 8004966:	f000 fc05 	bl	8005174 <_isatty_r>
 800496a:	b128      	cbz	r0, 8004978 <__smakebuf_r+0x74>
 800496c:	89a3      	ldrh	r3, [r4, #12]
 800496e:	f023 0303 	bic.w	r3, r3, #3
 8004972:	f043 0301 	orr.w	r3, r3, #1
 8004976:	81a3      	strh	r3, [r4, #12]
 8004978:	89a3      	ldrh	r3, [r4, #12]
 800497a:	431d      	orrs	r5, r3
 800497c:	81a5      	strh	r5, [r4, #12]
 800497e:	e7cd      	b.n	800491c <__smakebuf_r+0x18>
 8004980:	08004771 	.word	0x08004771

08004984 <_free_r>:
 8004984:	b538      	push	{r3, r4, r5, lr}
 8004986:	4605      	mov	r5, r0
 8004988:	2900      	cmp	r1, #0
 800498a:	d045      	beq.n	8004a18 <_free_r+0x94>
 800498c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004990:	1f0c      	subs	r4, r1, #4
 8004992:	2b00      	cmp	r3, #0
 8004994:	bfb8      	it	lt
 8004996:	18e4      	addlt	r4, r4, r3
 8004998:	f000 fc0e 	bl	80051b8 <__malloc_lock>
 800499c:	4a1f      	ldr	r2, [pc, #124]	; (8004a1c <_free_r+0x98>)
 800499e:	6813      	ldr	r3, [r2, #0]
 80049a0:	4610      	mov	r0, r2
 80049a2:	b933      	cbnz	r3, 80049b2 <_free_r+0x2e>
 80049a4:	6063      	str	r3, [r4, #4]
 80049a6:	6014      	str	r4, [r2, #0]
 80049a8:	4628      	mov	r0, r5
 80049aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049ae:	f000 bc04 	b.w	80051ba <__malloc_unlock>
 80049b2:	42a3      	cmp	r3, r4
 80049b4:	d90c      	bls.n	80049d0 <_free_r+0x4c>
 80049b6:	6821      	ldr	r1, [r4, #0]
 80049b8:	1862      	adds	r2, r4, r1
 80049ba:	4293      	cmp	r3, r2
 80049bc:	bf04      	itt	eq
 80049be:	681a      	ldreq	r2, [r3, #0]
 80049c0:	685b      	ldreq	r3, [r3, #4]
 80049c2:	6063      	str	r3, [r4, #4]
 80049c4:	bf04      	itt	eq
 80049c6:	1852      	addeq	r2, r2, r1
 80049c8:	6022      	streq	r2, [r4, #0]
 80049ca:	6004      	str	r4, [r0, #0]
 80049cc:	e7ec      	b.n	80049a8 <_free_r+0x24>
 80049ce:	4613      	mov	r3, r2
 80049d0:	685a      	ldr	r2, [r3, #4]
 80049d2:	b10a      	cbz	r2, 80049d8 <_free_r+0x54>
 80049d4:	42a2      	cmp	r2, r4
 80049d6:	d9fa      	bls.n	80049ce <_free_r+0x4a>
 80049d8:	6819      	ldr	r1, [r3, #0]
 80049da:	1858      	adds	r0, r3, r1
 80049dc:	42a0      	cmp	r0, r4
 80049de:	d10b      	bne.n	80049f8 <_free_r+0x74>
 80049e0:	6820      	ldr	r0, [r4, #0]
 80049e2:	4401      	add	r1, r0
 80049e4:	1858      	adds	r0, r3, r1
 80049e6:	4282      	cmp	r2, r0
 80049e8:	6019      	str	r1, [r3, #0]
 80049ea:	d1dd      	bne.n	80049a8 <_free_r+0x24>
 80049ec:	6810      	ldr	r0, [r2, #0]
 80049ee:	6852      	ldr	r2, [r2, #4]
 80049f0:	605a      	str	r2, [r3, #4]
 80049f2:	4401      	add	r1, r0
 80049f4:	6019      	str	r1, [r3, #0]
 80049f6:	e7d7      	b.n	80049a8 <_free_r+0x24>
 80049f8:	d902      	bls.n	8004a00 <_free_r+0x7c>
 80049fa:	230c      	movs	r3, #12
 80049fc:	602b      	str	r3, [r5, #0]
 80049fe:	e7d3      	b.n	80049a8 <_free_r+0x24>
 8004a00:	6820      	ldr	r0, [r4, #0]
 8004a02:	1821      	adds	r1, r4, r0
 8004a04:	428a      	cmp	r2, r1
 8004a06:	bf04      	itt	eq
 8004a08:	6811      	ldreq	r1, [r2, #0]
 8004a0a:	6852      	ldreq	r2, [r2, #4]
 8004a0c:	6062      	str	r2, [r4, #4]
 8004a0e:	bf04      	itt	eq
 8004a10:	1809      	addeq	r1, r1, r0
 8004a12:	6021      	streq	r1, [r4, #0]
 8004a14:	605c      	str	r4, [r3, #4]
 8004a16:	e7c7      	b.n	80049a8 <_free_r+0x24>
 8004a18:	bd38      	pop	{r3, r4, r5, pc}
 8004a1a:	bf00      	nop
 8004a1c:	200000bc 	.word	0x200000bc

08004a20 <_malloc_r>:
 8004a20:	b570      	push	{r4, r5, r6, lr}
 8004a22:	1ccd      	adds	r5, r1, #3
 8004a24:	f025 0503 	bic.w	r5, r5, #3
 8004a28:	3508      	adds	r5, #8
 8004a2a:	2d0c      	cmp	r5, #12
 8004a2c:	bf38      	it	cc
 8004a2e:	250c      	movcc	r5, #12
 8004a30:	2d00      	cmp	r5, #0
 8004a32:	4606      	mov	r6, r0
 8004a34:	db01      	blt.n	8004a3a <_malloc_r+0x1a>
 8004a36:	42a9      	cmp	r1, r5
 8004a38:	d903      	bls.n	8004a42 <_malloc_r+0x22>
 8004a3a:	230c      	movs	r3, #12
 8004a3c:	6033      	str	r3, [r6, #0]
 8004a3e:	2000      	movs	r0, #0
 8004a40:	bd70      	pop	{r4, r5, r6, pc}
 8004a42:	f000 fbb9 	bl	80051b8 <__malloc_lock>
 8004a46:	4a21      	ldr	r2, [pc, #132]	; (8004acc <_malloc_r+0xac>)
 8004a48:	6814      	ldr	r4, [r2, #0]
 8004a4a:	4621      	mov	r1, r4
 8004a4c:	b991      	cbnz	r1, 8004a74 <_malloc_r+0x54>
 8004a4e:	4c20      	ldr	r4, [pc, #128]	; (8004ad0 <_malloc_r+0xb0>)
 8004a50:	6823      	ldr	r3, [r4, #0]
 8004a52:	b91b      	cbnz	r3, 8004a5c <_malloc_r+0x3c>
 8004a54:	4630      	mov	r0, r6
 8004a56:	f000 fb05 	bl	8005064 <_sbrk_r>
 8004a5a:	6020      	str	r0, [r4, #0]
 8004a5c:	4629      	mov	r1, r5
 8004a5e:	4630      	mov	r0, r6
 8004a60:	f000 fb00 	bl	8005064 <_sbrk_r>
 8004a64:	1c43      	adds	r3, r0, #1
 8004a66:	d124      	bne.n	8004ab2 <_malloc_r+0x92>
 8004a68:	230c      	movs	r3, #12
 8004a6a:	6033      	str	r3, [r6, #0]
 8004a6c:	4630      	mov	r0, r6
 8004a6e:	f000 fba4 	bl	80051ba <__malloc_unlock>
 8004a72:	e7e4      	b.n	8004a3e <_malloc_r+0x1e>
 8004a74:	680b      	ldr	r3, [r1, #0]
 8004a76:	1b5b      	subs	r3, r3, r5
 8004a78:	d418      	bmi.n	8004aac <_malloc_r+0x8c>
 8004a7a:	2b0b      	cmp	r3, #11
 8004a7c:	d90f      	bls.n	8004a9e <_malloc_r+0x7e>
 8004a7e:	600b      	str	r3, [r1, #0]
 8004a80:	50cd      	str	r5, [r1, r3]
 8004a82:	18cc      	adds	r4, r1, r3
 8004a84:	4630      	mov	r0, r6
 8004a86:	f000 fb98 	bl	80051ba <__malloc_unlock>
 8004a8a:	f104 000b 	add.w	r0, r4, #11
 8004a8e:	1d23      	adds	r3, r4, #4
 8004a90:	f020 0007 	bic.w	r0, r0, #7
 8004a94:	1ac3      	subs	r3, r0, r3
 8004a96:	d0d3      	beq.n	8004a40 <_malloc_r+0x20>
 8004a98:	425a      	negs	r2, r3
 8004a9a:	50e2      	str	r2, [r4, r3]
 8004a9c:	e7d0      	b.n	8004a40 <_malloc_r+0x20>
 8004a9e:	428c      	cmp	r4, r1
 8004aa0:	684b      	ldr	r3, [r1, #4]
 8004aa2:	bf16      	itet	ne
 8004aa4:	6063      	strne	r3, [r4, #4]
 8004aa6:	6013      	streq	r3, [r2, #0]
 8004aa8:	460c      	movne	r4, r1
 8004aaa:	e7eb      	b.n	8004a84 <_malloc_r+0x64>
 8004aac:	460c      	mov	r4, r1
 8004aae:	6849      	ldr	r1, [r1, #4]
 8004ab0:	e7cc      	b.n	8004a4c <_malloc_r+0x2c>
 8004ab2:	1cc4      	adds	r4, r0, #3
 8004ab4:	f024 0403 	bic.w	r4, r4, #3
 8004ab8:	42a0      	cmp	r0, r4
 8004aba:	d005      	beq.n	8004ac8 <_malloc_r+0xa8>
 8004abc:	1a21      	subs	r1, r4, r0
 8004abe:	4630      	mov	r0, r6
 8004ac0:	f000 fad0 	bl	8005064 <_sbrk_r>
 8004ac4:	3001      	adds	r0, #1
 8004ac6:	d0cf      	beq.n	8004a68 <_malloc_r+0x48>
 8004ac8:	6025      	str	r5, [r4, #0]
 8004aca:	e7db      	b.n	8004a84 <_malloc_r+0x64>
 8004acc:	200000bc 	.word	0x200000bc
 8004ad0:	200000c0 	.word	0x200000c0

08004ad4 <__sfputc_r>:
 8004ad4:	6893      	ldr	r3, [r2, #8]
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	b410      	push	{r4}
 8004adc:	6093      	str	r3, [r2, #8]
 8004ade:	da08      	bge.n	8004af2 <__sfputc_r+0x1e>
 8004ae0:	6994      	ldr	r4, [r2, #24]
 8004ae2:	42a3      	cmp	r3, r4
 8004ae4:	db01      	blt.n	8004aea <__sfputc_r+0x16>
 8004ae6:	290a      	cmp	r1, #10
 8004ae8:	d103      	bne.n	8004af2 <__sfputc_r+0x1e>
 8004aea:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004aee:	f7ff bcab 	b.w	8004448 <__swbuf_r>
 8004af2:	6813      	ldr	r3, [r2, #0]
 8004af4:	1c58      	adds	r0, r3, #1
 8004af6:	6010      	str	r0, [r2, #0]
 8004af8:	7019      	strb	r1, [r3, #0]
 8004afa:	4608      	mov	r0, r1
 8004afc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b00:	4770      	bx	lr

08004b02 <__sfputs_r>:
 8004b02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b04:	4606      	mov	r6, r0
 8004b06:	460f      	mov	r7, r1
 8004b08:	4614      	mov	r4, r2
 8004b0a:	18d5      	adds	r5, r2, r3
 8004b0c:	42ac      	cmp	r4, r5
 8004b0e:	d101      	bne.n	8004b14 <__sfputs_r+0x12>
 8004b10:	2000      	movs	r0, #0
 8004b12:	e007      	b.n	8004b24 <__sfputs_r+0x22>
 8004b14:	463a      	mov	r2, r7
 8004b16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b1a:	4630      	mov	r0, r6
 8004b1c:	f7ff ffda 	bl	8004ad4 <__sfputc_r>
 8004b20:	1c43      	adds	r3, r0, #1
 8004b22:	d1f3      	bne.n	8004b0c <__sfputs_r+0xa>
 8004b24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004b28 <_vfiprintf_r>:
 8004b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b2c:	460c      	mov	r4, r1
 8004b2e:	b09d      	sub	sp, #116	; 0x74
 8004b30:	4617      	mov	r7, r2
 8004b32:	461d      	mov	r5, r3
 8004b34:	4606      	mov	r6, r0
 8004b36:	b118      	cbz	r0, 8004b40 <_vfiprintf_r+0x18>
 8004b38:	6983      	ldr	r3, [r0, #24]
 8004b3a:	b90b      	cbnz	r3, 8004b40 <_vfiprintf_r+0x18>
 8004b3c:	f7ff fe34 	bl	80047a8 <__sinit>
 8004b40:	4b7c      	ldr	r3, [pc, #496]	; (8004d34 <_vfiprintf_r+0x20c>)
 8004b42:	429c      	cmp	r4, r3
 8004b44:	d158      	bne.n	8004bf8 <_vfiprintf_r+0xd0>
 8004b46:	6874      	ldr	r4, [r6, #4]
 8004b48:	89a3      	ldrh	r3, [r4, #12]
 8004b4a:	0718      	lsls	r0, r3, #28
 8004b4c:	d55e      	bpl.n	8004c0c <_vfiprintf_r+0xe4>
 8004b4e:	6923      	ldr	r3, [r4, #16]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d05b      	beq.n	8004c0c <_vfiprintf_r+0xe4>
 8004b54:	2300      	movs	r3, #0
 8004b56:	9309      	str	r3, [sp, #36]	; 0x24
 8004b58:	2320      	movs	r3, #32
 8004b5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b5e:	2330      	movs	r3, #48	; 0x30
 8004b60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b64:	9503      	str	r5, [sp, #12]
 8004b66:	f04f 0b01 	mov.w	fp, #1
 8004b6a:	46b8      	mov	r8, r7
 8004b6c:	4645      	mov	r5, r8
 8004b6e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004b72:	b10b      	cbz	r3, 8004b78 <_vfiprintf_r+0x50>
 8004b74:	2b25      	cmp	r3, #37	; 0x25
 8004b76:	d154      	bne.n	8004c22 <_vfiprintf_r+0xfa>
 8004b78:	ebb8 0a07 	subs.w	sl, r8, r7
 8004b7c:	d00b      	beq.n	8004b96 <_vfiprintf_r+0x6e>
 8004b7e:	4653      	mov	r3, sl
 8004b80:	463a      	mov	r2, r7
 8004b82:	4621      	mov	r1, r4
 8004b84:	4630      	mov	r0, r6
 8004b86:	f7ff ffbc 	bl	8004b02 <__sfputs_r>
 8004b8a:	3001      	adds	r0, #1
 8004b8c:	f000 80c2 	beq.w	8004d14 <_vfiprintf_r+0x1ec>
 8004b90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b92:	4453      	add	r3, sl
 8004b94:	9309      	str	r3, [sp, #36]	; 0x24
 8004b96:	f898 3000 	ldrb.w	r3, [r8]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 80ba 	beq.w	8004d14 <_vfiprintf_r+0x1ec>
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	f04f 32ff 	mov.w	r2, #4294967295
 8004ba6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004baa:	9304      	str	r3, [sp, #16]
 8004bac:	9307      	str	r3, [sp, #28]
 8004bae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004bb2:	931a      	str	r3, [sp, #104]	; 0x68
 8004bb4:	46a8      	mov	r8, r5
 8004bb6:	2205      	movs	r2, #5
 8004bb8:	f818 1b01 	ldrb.w	r1, [r8], #1
 8004bbc:	485e      	ldr	r0, [pc, #376]	; (8004d38 <_vfiprintf_r+0x210>)
 8004bbe:	f7fb fb07 	bl	80001d0 <memchr>
 8004bc2:	9b04      	ldr	r3, [sp, #16]
 8004bc4:	bb78      	cbnz	r0, 8004c26 <_vfiprintf_r+0xfe>
 8004bc6:	06d9      	lsls	r1, r3, #27
 8004bc8:	bf44      	itt	mi
 8004bca:	2220      	movmi	r2, #32
 8004bcc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004bd0:	071a      	lsls	r2, r3, #28
 8004bd2:	bf44      	itt	mi
 8004bd4:	222b      	movmi	r2, #43	; 0x2b
 8004bd6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004bda:	782a      	ldrb	r2, [r5, #0]
 8004bdc:	2a2a      	cmp	r2, #42	; 0x2a
 8004bde:	d02a      	beq.n	8004c36 <_vfiprintf_r+0x10e>
 8004be0:	9a07      	ldr	r2, [sp, #28]
 8004be2:	46a8      	mov	r8, r5
 8004be4:	2000      	movs	r0, #0
 8004be6:	250a      	movs	r5, #10
 8004be8:	4641      	mov	r1, r8
 8004bea:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004bee:	3b30      	subs	r3, #48	; 0x30
 8004bf0:	2b09      	cmp	r3, #9
 8004bf2:	d969      	bls.n	8004cc8 <_vfiprintf_r+0x1a0>
 8004bf4:	b360      	cbz	r0, 8004c50 <_vfiprintf_r+0x128>
 8004bf6:	e024      	b.n	8004c42 <_vfiprintf_r+0x11a>
 8004bf8:	4b50      	ldr	r3, [pc, #320]	; (8004d3c <_vfiprintf_r+0x214>)
 8004bfa:	429c      	cmp	r4, r3
 8004bfc:	d101      	bne.n	8004c02 <_vfiprintf_r+0xda>
 8004bfe:	68b4      	ldr	r4, [r6, #8]
 8004c00:	e7a2      	b.n	8004b48 <_vfiprintf_r+0x20>
 8004c02:	4b4f      	ldr	r3, [pc, #316]	; (8004d40 <_vfiprintf_r+0x218>)
 8004c04:	429c      	cmp	r4, r3
 8004c06:	bf08      	it	eq
 8004c08:	68f4      	ldreq	r4, [r6, #12]
 8004c0a:	e79d      	b.n	8004b48 <_vfiprintf_r+0x20>
 8004c0c:	4621      	mov	r1, r4
 8004c0e:	4630      	mov	r0, r6
 8004c10:	f7ff fc6c 	bl	80044ec <__swsetup_r>
 8004c14:	2800      	cmp	r0, #0
 8004c16:	d09d      	beq.n	8004b54 <_vfiprintf_r+0x2c>
 8004c18:	f04f 30ff 	mov.w	r0, #4294967295
 8004c1c:	b01d      	add	sp, #116	; 0x74
 8004c1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c22:	46a8      	mov	r8, r5
 8004c24:	e7a2      	b.n	8004b6c <_vfiprintf_r+0x44>
 8004c26:	4a44      	ldr	r2, [pc, #272]	; (8004d38 <_vfiprintf_r+0x210>)
 8004c28:	1a80      	subs	r0, r0, r2
 8004c2a:	fa0b f000 	lsl.w	r0, fp, r0
 8004c2e:	4318      	orrs	r0, r3
 8004c30:	9004      	str	r0, [sp, #16]
 8004c32:	4645      	mov	r5, r8
 8004c34:	e7be      	b.n	8004bb4 <_vfiprintf_r+0x8c>
 8004c36:	9a03      	ldr	r2, [sp, #12]
 8004c38:	1d11      	adds	r1, r2, #4
 8004c3a:	6812      	ldr	r2, [r2, #0]
 8004c3c:	9103      	str	r1, [sp, #12]
 8004c3e:	2a00      	cmp	r2, #0
 8004c40:	db01      	blt.n	8004c46 <_vfiprintf_r+0x11e>
 8004c42:	9207      	str	r2, [sp, #28]
 8004c44:	e004      	b.n	8004c50 <_vfiprintf_r+0x128>
 8004c46:	4252      	negs	r2, r2
 8004c48:	f043 0302 	orr.w	r3, r3, #2
 8004c4c:	9207      	str	r2, [sp, #28]
 8004c4e:	9304      	str	r3, [sp, #16]
 8004c50:	f898 3000 	ldrb.w	r3, [r8]
 8004c54:	2b2e      	cmp	r3, #46	; 0x2e
 8004c56:	d10e      	bne.n	8004c76 <_vfiprintf_r+0x14e>
 8004c58:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004c5c:	2b2a      	cmp	r3, #42	; 0x2a
 8004c5e:	d138      	bne.n	8004cd2 <_vfiprintf_r+0x1aa>
 8004c60:	9b03      	ldr	r3, [sp, #12]
 8004c62:	1d1a      	adds	r2, r3, #4
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	9203      	str	r2, [sp, #12]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	bfb8      	it	lt
 8004c6c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004c70:	f108 0802 	add.w	r8, r8, #2
 8004c74:	9305      	str	r3, [sp, #20]
 8004c76:	4d33      	ldr	r5, [pc, #204]	; (8004d44 <_vfiprintf_r+0x21c>)
 8004c78:	f898 1000 	ldrb.w	r1, [r8]
 8004c7c:	2203      	movs	r2, #3
 8004c7e:	4628      	mov	r0, r5
 8004c80:	f7fb faa6 	bl	80001d0 <memchr>
 8004c84:	b140      	cbz	r0, 8004c98 <_vfiprintf_r+0x170>
 8004c86:	2340      	movs	r3, #64	; 0x40
 8004c88:	1b40      	subs	r0, r0, r5
 8004c8a:	fa03 f000 	lsl.w	r0, r3, r0
 8004c8e:	9b04      	ldr	r3, [sp, #16]
 8004c90:	4303      	orrs	r3, r0
 8004c92:	f108 0801 	add.w	r8, r8, #1
 8004c96:	9304      	str	r3, [sp, #16]
 8004c98:	f898 1000 	ldrb.w	r1, [r8]
 8004c9c:	482a      	ldr	r0, [pc, #168]	; (8004d48 <_vfiprintf_r+0x220>)
 8004c9e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ca2:	2206      	movs	r2, #6
 8004ca4:	f108 0701 	add.w	r7, r8, #1
 8004ca8:	f7fb fa92 	bl	80001d0 <memchr>
 8004cac:	2800      	cmp	r0, #0
 8004cae:	d037      	beq.n	8004d20 <_vfiprintf_r+0x1f8>
 8004cb0:	4b26      	ldr	r3, [pc, #152]	; (8004d4c <_vfiprintf_r+0x224>)
 8004cb2:	bb1b      	cbnz	r3, 8004cfc <_vfiprintf_r+0x1d4>
 8004cb4:	9b03      	ldr	r3, [sp, #12]
 8004cb6:	3307      	adds	r3, #7
 8004cb8:	f023 0307 	bic.w	r3, r3, #7
 8004cbc:	3308      	adds	r3, #8
 8004cbe:	9303      	str	r3, [sp, #12]
 8004cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cc2:	444b      	add	r3, r9
 8004cc4:	9309      	str	r3, [sp, #36]	; 0x24
 8004cc6:	e750      	b.n	8004b6a <_vfiprintf_r+0x42>
 8004cc8:	fb05 3202 	mla	r2, r5, r2, r3
 8004ccc:	2001      	movs	r0, #1
 8004cce:	4688      	mov	r8, r1
 8004cd0:	e78a      	b.n	8004be8 <_vfiprintf_r+0xc0>
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	f108 0801 	add.w	r8, r8, #1
 8004cd8:	9305      	str	r3, [sp, #20]
 8004cda:	4619      	mov	r1, r3
 8004cdc:	250a      	movs	r5, #10
 8004cde:	4640      	mov	r0, r8
 8004ce0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004ce4:	3a30      	subs	r2, #48	; 0x30
 8004ce6:	2a09      	cmp	r2, #9
 8004ce8:	d903      	bls.n	8004cf2 <_vfiprintf_r+0x1ca>
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0c3      	beq.n	8004c76 <_vfiprintf_r+0x14e>
 8004cee:	9105      	str	r1, [sp, #20]
 8004cf0:	e7c1      	b.n	8004c76 <_vfiprintf_r+0x14e>
 8004cf2:	fb05 2101 	mla	r1, r5, r1, r2
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	4680      	mov	r8, r0
 8004cfa:	e7f0      	b.n	8004cde <_vfiprintf_r+0x1b6>
 8004cfc:	ab03      	add	r3, sp, #12
 8004cfe:	9300      	str	r3, [sp, #0]
 8004d00:	4622      	mov	r2, r4
 8004d02:	4b13      	ldr	r3, [pc, #76]	; (8004d50 <_vfiprintf_r+0x228>)
 8004d04:	a904      	add	r1, sp, #16
 8004d06:	4630      	mov	r0, r6
 8004d08:	f3af 8000 	nop.w
 8004d0c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004d10:	4681      	mov	r9, r0
 8004d12:	d1d5      	bne.n	8004cc0 <_vfiprintf_r+0x198>
 8004d14:	89a3      	ldrh	r3, [r4, #12]
 8004d16:	065b      	lsls	r3, r3, #25
 8004d18:	f53f af7e 	bmi.w	8004c18 <_vfiprintf_r+0xf0>
 8004d1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d1e:	e77d      	b.n	8004c1c <_vfiprintf_r+0xf4>
 8004d20:	ab03      	add	r3, sp, #12
 8004d22:	9300      	str	r3, [sp, #0]
 8004d24:	4622      	mov	r2, r4
 8004d26:	4b0a      	ldr	r3, [pc, #40]	; (8004d50 <_vfiprintf_r+0x228>)
 8004d28:	a904      	add	r1, sp, #16
 8004d2a:	4630      	mov	r0, r6
 8004d2c:	f000 f888 	bl	8004e40 <_printf_i>
 8004d30:	e7ec      	b.n	8004d0c <_vfiprintf_r+0x1e4>
 8004d32:	bf00      	nop
 8004d34:	08005394 	.word	0x08005394
 8004d38:	080053d4 	.word	0x080053d4
 8004d3c:	080053b4 	.word	0x080053b4
 8004d40:	08005374 	.word	0x08005374
 8004d44:	080053da 	.word	0x080053da
 8004d48:	080053de 	.word	0x080053de
 8004d4c:	00000000 	.word	0x00000000
 8004d50:	08004b03 	.word	0x08004b03

08004d54 <_printf_common>:
 8004d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d58:	4691      	mov	r9, r2
 8004d5a:	461f      	mov	r7, r3
 8004d5c:	688a      	ldr	r2, [r1, #8]
 8004d5e:	690b      	ldr	r3, [r1, #16]
 8004d60:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d64:	4293      	cmp	r3, r2
 8004d66:	bfb8      	it	lt
 8004d68:	4613      	movlt	r3, r2
 8004d6a:	f8c9 3000 	str.w	r3, [r9]
 8004d6e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d72:	4606      	mov	r6, r0
 8004d74:	460c      	mov	r4, r1
 8004d76:	b112      	cbz	r2, 8004d7e <_printf_common+0x2a>
 8004d78:	3301      	adds	r3, #1
 8004d7a:	f8c9 3000 	str.w	r3, [r9]
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	0699      	lsls	r1, r3, #26
 8004d82:	bf42      	ittt	mi
 8004d84:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004d88:	3302      	addmi	r3, #2
 8004d8a:	f8c9 3000 	strmi.w	r3, [r9]
 8004d8e:	6825      	ldr	r5, [r4, #0]
 8004d90:	f015 0506 	ands.w	r5, r5, #6
 8004d94:	d107      	bne.n	8004da6 <_printf_common+0x52>
 8004d96:	f104 0a19 	add.w	sl, r4, #25
 8004d9a:	68e3      	ldr	r3, [r4, #12]
 8004d9c:	f8d9 2000 	ldr.w	r2, [r9]
 8004da0:	1a9b      	subs	r3, r3, r2
 8004da2:	42ab      	cmp	r3, r5
 8004da4:	dc28      	bgt.n	8004df8 <_printf_common+0xa4>
 8004da6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004daa:	6822      	ldr	r2, [r4, #0]
 8004dac:	3300      	adds	r3, #0
 8004dae:	bf18      	it	ne
 8004db0:	2301      	movne	r3, #1
 8004db2:	0692      	lsls	r2, r2, #26
 8004db4:	d42d      	bmi.n	8004e12 <_printf_common+0xbe>
 8004db6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004dba:	4639      	mov	r1, r7
 8004dbc:	4630      	mov	r0, r6
 8004dbe:	47c0      	blx	r8
 8004dc0:	3001      	adds	r0, #1
 8004dc2:	d020      	beq.n	8004e06 <_printf_common+0xb2>
 8004dc4:	6823      	ldr	r3, [r4, #0]
 8004dc6:	68e5      	ldr	r5, [r4, #12]
 8004dc8:	f8d9 2000 	ldr.w	r2, [r9]
 8004dcc:	f003 0306 	and.w	r3, r3, #6
 8004dd0:	2b04      	cmp	r3, #4
 8004dd2:	bf08      	it	eq
 8004dd4:	1aad      	subeq	r5, r5, r2
 8004dd6:	68a3      	ldr	r3, [r4, #8]
 8004dd8:	6922      	ldr	r2, [r4, #16]
 8004dda:	bf0c      	ite	eq
 8004ddc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004de0:	2500      	movne	r5, #0
 8004de2:	4293      	cmp	r3, r2
 8004de4:	bfc4      	itt	gt
 8004de6:	1a9b      	subgt	r3, r3, r2
 8004de8:	18ed      	addgt	r5, r5, r3
 8004dea:	f04f 0900 	mov.w	r9, #0
 8004dee:	341a      	adds	r4, #26
 8004df0:	454d      	cmp	r5, r9
 8004df2:	d11a      	bne.n	8004e2a <_printf_common+0xd6>
 8004df4:	2000      	movs	r0, #0
 8004df6:	e008      	b.n	8004e0a <_printf_common+0xb6>
 8004df8:	2301      	movs	r3, #1
 8004dfa:	4652      	mov	r2, sl
 8004dfc:	4639      	mov	r1, r7
 8004dfe:	4630      	mov	r0, r6
 8004e00:	47c0      	blx	r8
 8004e02:	3001      	adds	r0, #1
 8004e04:	d103      	bne.n	8004e0e <_printf_common+0xba>
 8004e06:	f04f 30ff 	mov.w	r0, #4294967295
 8004e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e0e:	3501      	adds	r5, #1
 8004e10:	e7c3      	b.n	8004d9a <_printf_common+0x46>
 8004e12:	18e1      	adds	r1, r4, r3
 8004e14:	1c5a      	adds	r2, r3, #1
 8004e16:	2030      	movs	r0, #48	; 0x30
 8004e18:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e1c:	4422      	add	r2, r4
 8004e1e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e22:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e26:	3302      	adds	r3, #2
 8004e28:	e7c5      	b.n	8004db6 <_printf_common+0x62>
 8004e2a:	2301      	movs	r3, #1
 8004e2c:	4622      	mov	r2, r4
 8004e2e:	4639      	mov	r1, r7
 8004e30:	4630      	mov	r0, r6
 8004e32:	47c0      	blx	r8
 8004e34:	3001      	adds	r0, #1
 8004e36:	d0e6      	beq.n	8004e06 <_printf_common+0xb2>
 8004e38:	f109 0901 	add.w	r9, r9, #1
 8004e3c:	e7d8      	b.n	8004df0 <_printf_common+0x9c>
	...

08004e40 <_printf_i>:
 8004e40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e44:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004e48:	460c      	mov	r4, r1
 8004e4a:	7e09      	ldrb	r1, [r1, #24]
 8004e4c:	b085      	sub	sp, #20
 8004e4e:	296e      	cmp	r1, #110	; 0x6e
 8004e50:	4617      	mov	r7, r2
 8004e52:	4606      	mov	r6, r0
 8004e54:	4698      	mov	r8, r3
 8004e56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e58:	f000 80b3 	beq.w	8004fc2 <_printf_i+0x182>
 8004e5c:	d822      	bhi.n	8004ea4 <_printf_i+0x64>
 8004e5e:	2963      	cmp	r1, #99	; 0x63
 8004e60:	d036      	beq.n	8004ed0 <_printf_i+0x90>
 8004e62:	d80a      	bhi.n	8004e7a <_printf_i+0x3a>
 8004e64:	2900      	cmp	r1, #0
 8004e66:	f000 80b9 	beq.w	8004fdc <_printf_i+0x19c>
 8004e6a:	2958      	cmp	r1, #88	; 0x58
 8004e6c:	f000 8083 	beq.w	8004f76 <_printf_i+0x136>
 8004e70:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e74:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004e78:	e032      	b.n	8004ee0 <_printf_i+0xa0>
 8004e7a:	2964      	cmp	r1, #100	; 0x64
 8004e7c:	d001      	beq.n	8004e82 <_printf_i+0x42>
 8004e7e:	2969      	cmp	r1, #105	; 0x69
 8004e80:	d1f6      	bne.n	8004e70 <_printf_i+0x30>
 8004e82:	6820      	ldr	r0, [r4, #0]
 8004e84:	6813      	ldr	r3, [r2, #0]
 8004e86:	0605      	lsls	r5, r0, #24
 8004e88:	f103 0104 	add.w	r1, r3, #4
 8004e8c:	d52a      	bpl.n	8004ee4 <_printf_i+0xa4>
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	6011      	str	r1, [r2, #0]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	da03      	bge.n	8004e9e <_printf_i+0x5e>
 8004e96:	222d      	movs	r2, #45	; 0x2d
 8004e98:	425b      	negs	r3, r3
 8004e9a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004e9e:	486f      	ldr	r0, [pc, #444]	; (800505c <_printf_i+0x21c>)
 8004ea0:	220a      	movs	r2, #10
 8004ea2:	e039      	b.n	8004f18 <_printf_i+0xd8>
 8004ea4:	2973      	cmp	r1, #115	; 0x73
 8004ea6:	f000 809d 	beq.w	8004fe4 <_printf_i+0x1a4>
 8004eaa:	d808      	bhi.n	8004ebe <_printf_i+0x7e>
 8004eac:	296f      	cmp	r1, #111	; 0x6f
 8004eae:	d020      	beq.n	8004ef2 <_printf_i+0xb2>
 8004eb0:	2970      	cmp	r1, #112	; 0x70
 8004eb2:	d1dd      	bne.n	8004e70 <_printf_i+0x30>
 8004eb4:	6823      	ldr	r3, [r4, #0]
 8004eb6:	f043 0320 	orr.w	r3, r3, #32
 8004eba:	6023      	str	r3, [r4, #0]
 8004ebc:	e003      	b.n	8004ec6 <_printf_i+0x86>
 8004ebe:	2975      	cmp	r1, #117	; 0x75
 8004ec0:	d017      	beq.n	8004ef2 <_printf_i+0xb2>
 8004ec2:	2978      	cmp	r1, #120	; 0x78
 8004ec4:	d1d4      	bne.n	8004e70 <_printf_i+0x30>
 8004ec6:	2378      	movs	r3, #120	; 0x78
 8004ec8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004ecc:	4864      	ldr	r0, [pc, #400]	; (8005060 <_printf_i+0x220>)
 8004ece:	e055      	b.n	8004f7c <_printf_i+0x13c>
 8004ed0:	6813      	ldr	r3, [r2, #0]
 8004ed2:	1d19      	adds	r1, r3, #4
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	6011      	str	r1, [r2, #0]
 8004ed8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004edc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ee0:	2301      	movs	r3, #1
 8004ee2:	e08c      	b.n	8004ffe <_printf_i+0x1be>
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	6011      	str	r1, [r2, #0]
 8004ee8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004eec:	bf18      	it	ne
 8004eee:	b21b      	sxthne	r3, r3
 8004ef0:	e7cf      	b.n	8004e92 <_printf_i+0x52>
 8004ef2:	6813      	ldr	r3, [r2, #0]
 8004ef4:	6825      	ldr	r5, [r4, #0]
 8004ef6:	1d18      	adds	r0, r3, #4
 8004ef8:	6010      	str	r0, [r2, #0]
 8004efa:	0628      	lsls	r0, r5, #24
 8004efc:	d501      	bpl.n	8004f02 <_printf_i+0xc2>
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	e002      	b.n	8004f08 <_printf_i+0xc8>
 8004f02:	0668      	lsls	r0, r5, #25
 8004f04:	d5fb      	bpl.n	8004efe <_printf_i+0xbe>
 8004f06:	881b      	ldrh	r3, [r3, #0]
 8004f08:	4854      	ldr	r0, [pc, #336]	; (800505c <_printf_i+0x21c>)
 8004f0a:	296f      	cmp	r1, #111	; 0x6f
 8004f0c:	bf14      	ite	ne
 8004f0e:	220a      	movne	r2, #10
 8004f10:	2208      	moveq	r2, #8
 8004f12:	2100      	movs	r1, #0
 8004f14:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f18:	6865      	ldr	r5, [r4, #4]
 8004f1a:	60a5      	str	r5, [r4, #8]
 8004f1c:	2d00      	cmp	r5, #0
 8004f1e:	f2c0 8095 	blt.w	800504c <_printf_i+0x20c>
 8004f22:	6821      	ldr	r1, [r4, #0]
 8004f24:	f021 0104 	bic.w	r1, r1, #4
 8004f28:	6021      	str	r1, [r4, #0]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d13d      	bne.n	8004faa <_printf_i+0x16a>
 8004f2e:	2d00      	cmp	r5, #0
 8004f30:	f040 808e 	bne.w	8005050 <_printf_i+0x210>
 8004f34:	4665      	mov	r5, ip
 8004f36:	2a08      	cmp	r2, #8
 8004f38:	d10b      	bne.n	8004f52 <_printf_i+0x112>
 8004f3a:	6823      	ldr	r3, [r4, #0]
 8004f3c:	07db      	lsls	r3, r3, #31
 8004f3e:	d508      	bpl.n	8004f52 <_printf_i+0x112>
 8004f40:	6923      	ldr	r3, [r4, #16]
 8004f42:	6862      	ldr	r2, [r4, #4]
 8004f44:	429a      	cmp	r2, r3
 8004f46:	bfde      	ittt	le
 8004f48:	2330      	movle	r3, #48	; 0x30
 8004f4a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f4e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f52:	ebac 0305 	sub.w	r3, ip, r5
 8004f56:	6123      	str	r3, [r4, #16]
 8004f58:	f8cd 8000 	str.w	r8, [sp]
 8004f5c:	463b      	mov	r3, r7
 8004f5e:	aa03      	add	r2, sp, #12
 8004f60:	4621      	mov	r1, r4
 8004f62:	4630      	mov	r0, r6
 8004f64:	f7ff fef6 	bl	8004d54 <_printf_common>
 8004f68:	3001      	adds	r0, #1
 8004f6a:	d14d      	bne.n	8005008 <_printf_i+0x1c8>
 8004f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f70:	b005      	add	sp, #20
 8004f72:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f76:	4839      	ldr	r0, [pc, #228]	; (800505c <_printf_i+0x21c>)
 8004f78:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004f7c:	6813      	ldr	r3, [r2, #0]
 8004f7e:	6821      	ldr	r1, [r4, #0]
 8004f80:	1d1d      	adds	r5, r3, #4
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	6015      	str	r5, [r2, #0]
 8004f86:	060a      	lsls	r2, r1, #24
 8004f88:	d50b      	bpl.n	8004fa2 <_printf_i+0x162>
 8004f8a:	07ca      	lsls	r2, r1, #31
 8004f8c:	bf44      	itt	mi
 8004f8e:	f041 0120 	orrmi.w	r1, r1, #32
 8004f92:	6021      	strmi	r1, [r4, #0]
 8004f94:	b91b      	cbnz	r3, 8004f9e <_printf_i+0x15e>
 8004f96:	6822      	ldr	r2, [r4, #0]
 8004f98:	f022 0220 	bic.w	r2, r2, #32
 8004f9c:	6022      	str	r2, [r4, #0]
 8004f9e:	2210      	movs	r2, #16
 8004fa0:	e7b7      	b.n	8004f12 <_printf_i+0xd2>
 8004fa2:	064d      	lsls	r5, r1, #25
 8004fa4:	bf48      	it	mi
 8004fa6:	b29b      	uxthmi	r3, r3
 8004fa8:	e7ef      	b.n	8004f8a <_printf_i+0x14a>
 8004faa:	4665      	mov	r5, ip
 8004fac:	fbb3 f1f2 	udiv	r1, r3, r2
 8004fb0:	fb02 3311 	mls	r3, r2, r1, r3
 8004fb4:	5cc3      	ldrb	r3, [r0, r3]
 8004fb6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004fba:	460b      	mov	r3, r1
 8004fbc:	2900      	cmp	r1, #0
 8004fbe:	d1f5      	bne.n	8004fac <_printf_i+0x16c>
 8004fc0:	e7b9      	b.n	8004f36 <_printf_i+0xf6>
 8004fc2:	6813      	ldr	r3, [r2, #0]
 8004fc4:	6825      	ldr	r5, [r4, #0]
 8004fc6:	6961      	ldr	r1, [r4, #20]
 8004fc8:	1d18      	adds	r0, r3, #4
 8004fca:	6010      	str	r0, [r2, #0]
 8004fcc:	0628      	lsls	r0, r5, #24
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	d501      	bpl.n	8004fd6 <_printf_i+0x196>
 8004fd2:	6019      	str	r1, [r3, #0]
 8004fd4:	e002      	b.n	8004fdc <_printf_i+0x19c>
 8004fd6:	066a      	lsls	r2, r5, #25
 8004fd8:	d5fb      	bpl.n	8004fd2 <_printf_i+0x192>
 8004fda:	8019      	strh	r1, [r3, #0]
 8004fdc:	2300      	movs	r3, #0
 8004fde:	6123      	str	r3, [r4, #16]
 8004fe0:	4665      	mov	r5, ip
 8004fe2:	e7b9      	b.n	8004f58 <_printf_i+0x118>
 8004fe4:	6813      	ldr	r3, [r2, #0]
 8004fe6:	1d19      	adds	r1, r3, #4
 8004fe8:	6011      	str	r1, [r2, #0]
 8004fea:	681d      	ldr	r5, [r3, #0]
 8004fec:	6862      	ldr	r2, [r4, #4]
 8004fee:	2100      	movs	r1, #0
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	f7fb f8ed 	bl	80001d0 <memchr>
 8004ff6:	b108      	cbz	r0, 8004ffc <_printf_i+0x1bc>
 8004ff8:	1b40      	subs	r0, r0, r5
 8004ffa:	6060      	str	r0, [r4, #4]
 8004ffc:	6863      	ldr	r3, [r4, #4]
 8004ffe:	6123      	str	r3, [r4, #16]
 8005000:	2300      	movs	r3, #0
 8005002:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005006:	e7a7      	b.n	8004f58 <_printf_i+0x118>
 8005008:	6923      	ldr	r3, [r4, #16]
 800500a:	462a      	mov	r2, r5
 800500c:	4639      	mov	r1, r7
 800500e:	4630      	mov	r0, r6
 8005010:	47c0      	blx	r8
 8005012:	3001      	adds	r0, #1
 8005014:	d0aa      	beq.n	8004f6c <_printf_i+0x12c>
 8005016:	6823      	ldr	r3, [r4, #0]
 8005018:	079b      	lsls	r3, r3, #30
 800501a:	d413      	bmi.n	8005044 <_printf_i+0x204>
 800501c:	68e0      	ldr	r0, [r4, #12]
 800501e:	9b03      	ldr	r3, [sp, #12]
 8005020:	4298      	cmp	r0, r3
 8005022:	bfb8      	it	lt
 8005024:	4618      	movlt	r0, r3
 8005026:	e7a3      	b.n	8004f70 <_printf_i+0x130>
 8005028:	2301      	movs	r3, #1
 800502a:	464a      	mov	r2, r9
 800502c:	4639      	mov	r1, r7
 800502e:	4630      	mov	r0, r6
 8005030:	47c0      	blx	r8
 8005032:	3001      	adds	r0, #1
 8005034:	d09a      	beq.n	8004f6c <_printf_i+0x12c>
 8005036:	3501      	adds	r5, #1
 8005038:	68e3      	ldr	r3, [r4, #12]
 800503a:	9a03      	ldr	r2, [sp, #12]
 800503c:	1a9b      	subs	r3, r3, r2
 800503e:	42ab      	cmp	r3, r5
 8005040:	dcf2      	bgt.n	8005028 <_printf_i+0x1e8>
 8005042:	e7eb      	b.n	800501c <_printf_i+0x1dc>
 8005044:	2500      	movs	r5, #0
 8005046:	f104 0919 	add.w	r9, r4, #25
 800504a:	e7f5      	b.n	8005038 <_printf_i+0x1f8>
 800504c:	2b00      	cmp	r3, #0
 800504e:	d1ac      	bne.n	8004faa <_printf_i+0x16a>
 8005050:	7803      	ldrb	r3, [r0, #0]
 8005052:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005056:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800505a:	e76c      	b.n	8004f36 <_printf_i+0xf6>
 800505c:	080053e5 	.word	0x080053e5
 8005060:	080053f6 	.word	0x080053f6

08005064 <_sbrk_r>:
 8005064:	b538      	push	{r3, r4, r5, lr}
 8005066:	4c06      	ldr	r4, [pc, #24]	; (8005080 <_sbrk_r+0x1c>)
 8005068:	2300      	movs	r3, #0
 800506a:	4605      	mov	r5, r0
 800506c:	4608      	mov	r0, r1
 800506e:	6023      	str	r3, [r4, #0]
 8005070:	f7fb ffcc 	bl	800100c <_sbrk>
 8005074:	1c43      	adds	r3, r0, #1
 8005076:	d102      	bne.n	800507e <_sbrk_r+0x1a>
 8005078:	6823      	ldr	r3, [r4, #0]
 800507a:	b103      	cbz	r3, 800507e <_sbrk_r+0x1a>
 800507c:	602b      	str	r3, [r5, #0]
 800507e:	bd38      	pop	{r3, r4, r5, pc}
 8005080:	20000330 	.word	0x20000330

08005084 <__sread>:
 8005084:	b510      	push	{r4, lr}
 8005086:	460c      	mov	r4, r1
 8005088:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800508c:	f000 f896 	bl	80051bc <_read_r>
 8005090:	2800      	cmp	r0, #0
 8005092:	bfab      	itete	ge
 8005094:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005096:	89a3      	ldrhlt	r3, [r4, #12]
 8005098:	181b      	addge	r3, r3, r0
 800509a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800509e:	bfac      	ite	ge
 80050a0:	6563      	strge	r3, [r4, #84]	; 0x54
 80050a2:	81a3      	strhlt	r3, [r4, #12]
 80050a4:	bd10      	pop	{r4, pc}

080050a6 <__swrite>:
 80050a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050aa:	461f      	mov	r7, r3
 80050ac:	898b      	ldrh	r3, [r1, #12]
 80050ae:	05db      	lsls	r3, r3, #23
 80050b0:	4605      	mov	r5, r0
 80050b2:	460c      	mov	r4, r1
 80050b4:	4616      	mov	r6, r2
 80050b6:	d505      	bpl.n	80050c4 <__swrite+0x1e>
 80050b8:	2302      	movs	r3, #2
 80050ba:	2200      	movs	r2, #0
 80050bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050c0:	f000 f868 	bl	8005194 <_lseek_r>
 80050c4:	89a3      	ldrh	r3, [r4, #12]
 80050c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80050ce:	81a3      	strh	r3, [r4, #12]
 80050d0:	4632      	mov	r2, r6
 80050d2:	463b      	mov	r3, r7
 80050d4:	4628      	mov	r0, r5
 80050d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80050da:	f000 b817 	b.w	800510c <_write_r>

080050de <__sseek>:
 80050de:	b510      	push	{r4, lr}
 80050e0:	460c      	mov	r4, r1
 80050e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050e6:	f000 f855 	bl	8005194 <_lseek_r>
 80050ea:	1c43      	adds	r3, r0, #1
 80050ec:	89a3      	ldrh	r3, [r4, #12]
 80050ee:	bf15      	itete	ne
 80050f0:	6560      	strne	r0, [r4, #84]	; 0x54
 80050f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80050f6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80050fa:	81a3      	strheq	r3, [r4, #12]
 80050fc:	bf18      	it	ne
 80050fe:	81a3      	strhne	r3, [r4, #12]
 8005100:	bd10      	pop	{r4, pc}

08005102 <__sclose>:
 8005102:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005106:	f000 b813 	b.w	8005130 <_close_r>
	...

0800510c <_write_r>:
 800510c:	b538      	push	{r3, r4, r5, lr}
 800510e:	4c07      	ldr	r4, [pc, #28]	; (800512c <_write_r+0x20>)
 8005110:	4605      	mov	r5, r0
 8005112:	4608      	mov	r0, r1
 8005114:	4611      	mov	r1, r2
 8005116:	2200      	movs	r2, #0
 8005118:	6022      	str	r2, [r4, #0]
 800511a:	461a      	mov	r2, r3
 800511c:	f7fb ff25 	bl	8000f6a <_write>
 8005120:	1c43      	adds	r3, r0, #1
 8005122:	d102      	bne.n	800512a <_write_r+0x1e>
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	b103      	cbz	r3, 800512a <_write_r+0x1e>
 8005128:	602b      	str	r3, [r5, #0]
 800512a:	bd38      	pop	{r3, r4, r5, pc}
 800512c:	20000330 	.word	0x20000330

08005130 <_close_r>:
 8005130:	b538      	push	{r3, r4, r5, lr}
 8005132:	4c06      	ldr	r4, [pc, #24]	; (800514c <_close_r+0x1c>)
 8005134:	2300      	movs	r3, #0
 8005136:	4605      	mov	r5, r0
 8005138:	4608      	mov	r0, r1
 800513a:	6023      	str	r3, [r4, #0]
 800513c:	f7fb ff31 	bl	8000fa2 <_close>
 8005140:	1c43      	adds	r3, r0, #1
 8005142:	d102      	bne.n	800514a <_close_r+0x1a>
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	b103      	cbz	r3, 800514a <_close_r+0x1a>
 8005148:	602b      	str	r3, [r5, #0]
 800514a:	bd38      	pop	{r3, r4, r5, pc}
 800514c:	20000330 	.word	0x20000330

08005150 <_fstat_r>:
 8005150:	b538      	push	{r3, r4, r5, lr}
 8005152:	4c07      	ldr	r4, [pc, #28]	; (8005170 <_fstat_r+0x20>)
 8005154:	2300      	movs	r3, #0
 8005156:	4605      	mov	r5, r0
 8005158:	4608      	mov	r0, r1
 800515a:	4611      	mov	r1, r2
 800515c:	6023      	str	r3, [r4, #0]
 800515e:	f7fb ff2c 	bl	8000fba <_fstat>
 8005162:	1c43      	adds	r3, r0, #1
 8005164:	d102      	bne.n	800516c <_fstat_r+0x1c>
 8005166:	6823      	ldr	r3, [r4, #0]
 8005168:	b103      	cbz	r3, 800516c <_fstat_r+0x1c>
 800516a:	602b      	str	r3, [r5, #0]
 800516c:	bd38      	pop	{r3, r4, r5, pc}
 800516e:	bf00      	nop
 8005170:	20000330 	.word	0x20000330

08005174 <_isatty_r>:
 8005174:	b538      	push	{r3, r4, r5, lr}
 8005176:	4c06      	ldr	r4, [pc, #24]	; (8005190 <_isatty_r+0x1c>)
 8005178:	2300      	movs	r3, #0
 800517a:	4605      	mov	r5, r0
 800517c:	4608      	mov	r0, r1
 800517e:	6023      	str	r3, [r4, #0]
 8005180:	f7fb ff2b 	bl	8000fda <_isatty>
 8005184:	1c43      	adds	r3, r0, #1
 8005186:	d102      	bne.n	800518e <_isatty_r+0x1a>
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	b103      	cbz	r3, 800518e <_isatty_r+0x1a>
 800518c:	602b      	str	r3, [r5, #0]
 800518e:	bd38      	pop	{r3, r4, r5, pc}
 8005190:	20000330 	.word	0x20000330

08005194 <_lseek_r>:
 8005194:	b538      	push	{r3, r4, r5, lr}
 8005196:	4c07      	ldr	r4, [pc, #28]	; (80051b4 <_lseek_r+0x20>)
 8005198:	4605      	mov	r5, r0
 800519a:	4608      	mov	r0, r1
 800519c:	4611      	mov	r1, r2
 800519e:	2200      	movs	r2, #0
 80051a0:	6022      	str	r2, [r4, #0]
 80051a2:	461a      	mov	r2, r3
 80051a4:	f7fb ff24 	bl	8000ff0 <_lseek>
 80051a8:	1c43      	adds	r3, r0, #1
 80051aa:	d102      	bne.n	80051b2 <_lseek_r+0x1e>
 80051ac:	6823      	ldr	r3, [r4, #0]
 80051ae:	b103      	cbz	r3, 80051b2 <_lseek_r+0x1e>
 80051b0:	602b      	str	r3, [r5, #0]
 80051b2:	bd38      	pop	{r3, r4, r5, pc}
 80051b4:	20000330 	.word	0x20000330

080051b8 <__malloc_lock>:
 80051b8:	4770      	bx	lr

080051ba <__malloc_unlock>:
 80051ba:	4770      	bx	lr

080051bc <_read_r>:
 80051bc:	b538      	push	{r3, r4, r5, lr}
 80051be:	4c07      	ldr	r4, [pc, #28]	; (80051dc <_read_r+0x20>)
 80051c0:	4605      	mov	r5, r0
 80051c2:	4608      	mov	r0, r1
 80051c4:	4611      	mov	r1, r2
 80051c6:	2200      	movs	r2, #0
 80051c8:	6022      	str	r2, [r4, #0]
 80051ca:	461a      	mov	r2, r3
 80051cc:	f7fb feb0 	bl	8000f30 <_read>
 80051d0:	1c43      	adds	r3, r0, #1
 80051d2:	d102      	bne.n	80051da <_read_r+0x1e>
 80051d4:	6823      	ldr	r3, [r4, #0]
 80051d6:	b103      	cbz	r3, 80051da <_read_r+0x1e>
 80051d8:	602b      	str	r3, [r5, #0]
 80051da:	bd38      	pop	{r3, r4, r5, pc}
 80051dc:	20000330 	.word	0x20000330

080051e0 <_init>:
 80051e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051e2:	bf00      	nop
 80051e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051e6:	bc08      	pop	{r3}
 80051e8:	469e      	mov	lr, r3
 80051ea:	4770      	bx	lr

080051ec <_fini>:
 80051ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ee:	bf00      	nop
 80051f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80051f2:	bc08      	pop	{r3}
 80051f4:	469e      	mov	lr, r3
 80051f6:	4770      	bx	lr
