// Seed: 215095433
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_5 = 1 == id_2[1'h0 : 1] && 1'b0 & "";
  type_8(
      1, id_4 << 1'd0, id_3 * id_1, id_4
  );
  assign id_3[1] = 'b0;
  type_9 id_6 (
      .id_0(1),
      .id_1(1)
  );
endmodule
