#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon May 01 11:55:48 2017
# Process ID: 7980
# Log file: V:/EECS 700-FPGA/New folder/project_awgv3/vivado.log
# Journal file: V:/EECS 700-FPGA/New folder/project_awgv3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {V:/EECS 700-FPGA/New folder/project_awgv3/project_awgv3.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
