$date
	Sat Jun 05 15:58:21 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TEST_BENCH_DFF_SR $end
$var wire 1 ! Q $end
$var wire 1 " QN $end
$var wire 1 # val $end
$var reg 1 $ CLK $end
$var reg 1 % D $end
$var reg 1 & R $end
$var reg 1 ' S $end
$var reg 4 ( sol_cnt [3:0] $end
$scope module u_DFFSR $end
$var wire 1 ) CLK $end
$var wire 1 * D $end
$var wire 1 + R $end
$var wire 1 , S $end
$var wire 1 # val $end
$var reg 1 - Q $end
$var reg 1 . QN $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x.
x-
0,
0+
0*
0)
b0 (
0'
0&
0%
0$
x#
x"
x!
$end
#6000
1#
0-
0!
1.
1"
1$
1)
#11000
0$
0)
#16000
1$
1)
#20000
1%
1*
b1 (
#21000
0$
0)
#26000
1-
1!
0.
0"
1$
1)
#31000
0$
0)
#36000
1$
1)
#40000
1&
1+
0%
0*
b10 (
#41000
0$
0)
#46000
0-
0!
1.
1"
1$
1)
#51000
0$
0)
#56000
1$
1)
#60000
1%
1*
b11 (
#61000
0$
0)
#66000
1$
1)
#71000
0$
0)
#76000
1$
1)
#80000
0&
0+
1'
1,
0%
0*
b100 (
#81000
0$
0)
#86000
1-
1!
0.
0"
1$
1)
#91000
0$
0)
#96000
1$
1)
#100000
1%
1*
b101 (
#101000
0$
0)
#106000
1$
1)
#111000
0$
0)
#116000
1$
1)
#120000
1&
1+
0%
0*
b110 (
#121000
0$
0)
#126000
0#
1.
1"
1$
1)
#131000
0$
0)
#136000
1$
1)
#140000
1%
1*
b111 (
#141000
0$
0)
#146000
1$
1)
#151000
0$
0)
#156000
1$
1)
#160000
b1000 (
