// Seed: 4279216336
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    input  wand  id_1,
    input  wand  id_2,
    input  uwire id_3
    , id_6,
    input  tri1  id_4
);
  wire id_7;
  wire id_8;
  final $display({1{1}}, 1'b0, id_1, 1, 1);
  logic [7:0] id_9 = id_9[1];
  assign id_6 = id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  id_9(
      .id_0(1), .id_1(1)
  );
  reg  id_10 = id_3;
  wire id_11;
  initial begin : LABEL_0
    id_4 <= id_10;
  end
  wire id_12;
  nand primCall (id_2, id_3, id_5, id_6, id_9);
  always_ff @(posedge 1 or 1'b0);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
