Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top_level_vga.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_level_vga.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_level_vga"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : top_level_vga
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\pac_man\vga_interface.v" into library work
Parsing module <vga>.
Analyzing Verilog file "C:\pac_man\ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "C:\pac_man\ps2_interface.v" into library work
Parsing module <ps2_interface>.
Analyzing Verilog file "C:\pac_man\game_logic.v" into library work
Parsing module <game_logic>.
Analyzing Verilog file "C:\pac_man\cpld_interface.v" into library work
Parsing module <cpld_if>.
Analyzing Verilog file "C:\pac_man\top_level_vga.v" into library work
Parsing module <top_level_vga>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top_level_vga>.

Elaborating module <BUFG>.

Elaborating module <vga>.
Reading initialization file \"pontok.txt\".
Reading initialization file \"UT.txt\".
Reading initialization file \"fal.txt\".
Reading initialization file \"nagypontok.txt\".
Reading initialization file \"felfal.txt\".
Reading initialization file \"pac_man_right.txt\".
WARNING:HDLCompiler:413 - "C:\pac_man\vga_interface.v" Line 46: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\pac_man\vga_interface.v" Line 69: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\pac_man\vga_interface.v" Line 85: Result of 12-bit expression is truncated to fit in 11-bit target.

Elaborating module <cpld_if>.
WARNING:HDLCompiler:413 - "C:\pac_man\cpld_interface.v" Line 47: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:189 - "C:\pac_man\top_level_vga.v" Line 118: Size mismatch in connection of port <dig1_i>. Formal port size is 4-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\pac_man\top_level_vga.v" Line 119: Assignment to sw ignored, since the identifier is never used

Elaborating module <ps2_interface>.
WARNING:HDLCompiler:413 - "C:\pac_man\ps2_interface.v" Line 73: Result of 5-bit expression is truncated to fit in 4-bit target.

Elaborating module <game_logic>.
WARNING:HDLCompiler:413 - "C:\pac_man\game_logic.v" Line 301: Result of 11-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "C:\pac_man\game_logic.v" Line 301: Assignment to pac_poz_o ignored, since the identifier is never used

Elaborating module <ram>.
Reading initialization file \"palya.txt\".

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top_level_vga>.
    Related source file is "C:\pac_man\top_level_vga.v".
INFO:Xst:3210 - "C:\pac_man\top_level_vga.v" line 113: Output port <sw_o> of the instance <cpld_if_i> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <clk_div>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <top_level_vga> synthesized.

Synthesizing Unit <vga>.
    Related source file is "C:\pac_man\vga_interface.v".
WARNING:Xst:2999 - Signal 'pontok', unconnected in block 'vga', is tied to its initial value.
WARNING:Xst:2999 - Signal 'UT', unconnected in block 'vga', is tied to its initial value.
WARNING:Xst:2999 - Signal 'fal', unconnected in block 'vga', is tied to its initial value.
WARNING:Xst:2999 - Signal 'nagypontok', unconnected in block 'vga', is tied to its initial value.
WARNING:Xst:2999 - Signal 'felfal', unconnected in block 'vga', is tied to its initial value.
WARNING:Xst:2999 - Signal 'pac_man', unconnected in block 'vga', is tied to its initial value.
    Found 256x6-bit single-port Read Only RAM <Mram_pontok> for signal <pontok>.
    Found 256x6-bit single-port Read Only RAM <Mram_UT> for signal <UT>.
    Found 256x6-bit single-port Read Only RAM <Mram_fal> for signal <fal>.
    Found 256x6-bit single-port Read Only RAM <Mram_nagypontok> for signal <nagypontok>.
    Found 256x6-bit single-port Read Only RAM <Mram_felfal> for signal <felfal>.
    Found 256x6-bit single-port Read Only RAM <Mram_pac_man> for signal <pac_man>.
    Found 1-bit register for signal <act_hcntr>.
    Found 10-bit register for signal <vcntr>.
    Found 1-bit register for signal <act_vcntr>.
    Found 1-bit register for signal <act_dl>.
    Found 1-bit register for signal <act_dl_2>.
    Found 6-bit register for signal <rgb_o>.
    Found 1-bit register for signal <hsync_copy>.
    Found 1-bit register for signal <vsync_copy>.
    Found 6-bit register for signal <rgb_toltes>.
    Found 10-bit register for signal <hcntr>.
    Found 10-bit adder for signal <hcntr[9]_GND_3_o_add_2_OUT> created at line 46.
    Found 10-bit adder for signal <vcntr[9]_GND_3_o_add_11_OUT> created at line 69.
    Found 11-bit adder for signal <addr_ram> created at line 85.
    Found 5x6-bit multiplier for signal <n0097> created at line 85.
    Found 6-bit 8-to-1 multiplexer for signal <palyaparcellatoltes[10]_fal_out[5]_wide_mux_45_OUT> created at line 181.
    Summary:
	inferred   6 RAM(s).
	inferred   1 Multiplier(s).
	inferred   3 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <vga> synthesized.

Synthesizing Unit <cpld_if>.
    Related source file is "C:\pac_man\cpld_interface.v".
    Found 16-bit register for signal <dreg>.
    Found 1-bit register for signal <cpld_clk_o>.
    Found 1-bit register for signal <cpld_load_o>.
    Found 1-bit register for signal <cpld_mosi_o>.
    Found 16-bit register for signal <shr>.
    Found 16-bit register for signal <dout_reg>.
    Found 16-bit register for signal <cntr>.
    Found 16-bit adder for signal <cntr[15]_GND_5_o_add_1_OUT> created at line 47.
    Found 1-bit 16-to-1 multiplexer for signal <cpld_mosi> created at line 107.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  67 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <cpld_if> synthesized.

Synthesizing Unit <ps2_interface>.
    Related source file is "C:\pac_man\ps2_interface.v".
    Found 1-bit register for signal <ps2_clk_fall>.
    Found 1-bit register for signal <state>.
    Found 4-bit register for signal <cntr>.
    Found 1-bit register for signal <en_shift>.
    Found 8-bit register for signal <shift_reg>.
    Found 8-bit register for signal <dataout_copy>.
    Found 1-bit register for signal <valid_data_copy>.
    Found 2-bit register for signal <ps2_clk_next_state>.
    Found 4-bit adder for signal <cntr[3]_GND_6_o_add_18_OUT> created at line 73.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <ps2_interface> synthesized.

Synthesizing Unit <game_logic>.
    Related source file is "C:\pac_man\game_logic.v".
        idle = 5'b00000
        check_ps2 = 5'b00001
        mov_pac_memrd_addr = 5'b00010
        mov_pac_next_direction = 5'b00011
        mov_pac_next_poz = 5'b00100
        mov_pac_check = 5'b00101
        mov_pac_last_direction = 5'b00110
        mov_pac_last_check = 5'b00111
        mov_ghost1 = 5'b01001
        vege = 5'b01010
        mov_pac_last_write = 5'b01011
        mov_pac_memrd_addr2 = 5'b01100
        mov_pac_write_1 = 5'b01101
        mov_pac_write_1_d = 5'b01110
        mov_pac_write_2 = 5'b01111
        mov_pac_write_2_d = 5'b10000
        mov_pac_last_write_1 = 5'b10001
        mov_pac_last_write_1_d = 5'b10010
        mov_pac_last_write_2 = 5'b10011
        mov_pac_last_write_2_d = 5'b10100
        ack1 = 5'b10101
        ack2 = 5'b10110
    Found 5-bit register for signal <State>.
    Found 1-bit register for signal <wr_b>.
    Found 11-bit register for signal <pac_poz>.
    Found 5-bit register for signal <pontok_count>.
    Found 3-bit register for signal <poz_par>.
    Found 11-bit register for signal <next_poz>.
    Found 8-bit register for signal <state_led>.
    Found 2-bit register for signal <next_direction>.
    Found 2-bit register for signal <last_direction>.
    Found 1-bit register for signal <rd_en>.
    Found 1-bit register for signal <ack>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 20                                             |
    | Transitions        | 26                                             |
    | Inputs             | 4                                              |
    | Outputs            | 14                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <pac_poz[10]_GND_7_o_sub_42_OUT> created at line 179.
    Found 11-bit subtractor for signal <pac_poz[10]_GND_7_o_sub_43_OUT> created at line 180.
    Found 5-bit adder for signal <pontok_count[4]_GND_7_o_add_34_OUT> created at line 168.
    Found 11-bit adder for signal <pac_poz[10]_GND_7_o_add_43_OUT> created at line 181.
    Found 11-bit adder for signal <pac_poz[10]_GND_7_o_add_44_OUT> created at line 182.
    Found 4x2-bit Read Only RAM for signal <last_direction[1]_PWR_6_o_wide_mux_6_OUT>
    Found 11-bit 4-to-1 multiplexer for signal <next_direction[1]_pac_poz[10]_wide_mux_28_OUT> created at line 146.
    Found 11-bit 4-to-1 multiplexer for signal <last_direction[1]_pac_poz[10]_wide_mux_46_OUT> created at line 178.
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <game_logic> synthesized.

Synthesizing Unit <ram>.
    Related source file is "C:\pac_man\ram.v".
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem>, simulation mismatch.
    Found 1200x3-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 3-bit register for signal <dout_game_logic_par>.
    Found 3-bit register for signal <dout_vga>.
    Summary:
	inferred   1 RAM(s).
	inferred   6 D-type flip-flop(s).
Unit <ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 1200x3-bit dual-port RAM                              : 1
 256x6-bit single-port Read Only RAM                   : 6
 4x2-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 1
 6x5-bit multiplier                                    : 1
# Adders/Subtractors                                   : 10
 10-bit adder                                          : 2
 11-bit adder                                          : 3
 11-bit subtractor                                     : 2
 16-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Registers                                            : 38
 1-bit register                                        : 17
 10-bit register                                       : 2
 11-bit register                                       : 2
 16-bit register                                       : 4
 2-bit register                                        : 3
 3-bit register                                        : 3
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 3
# Multiplexers                                         : 14
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 4
 11-bit 2-to-1 multiplexer                             : 4
 11-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 2
 6-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <state_led_4> in Unit <game_log> is equivalent to the following 3 FFs/Latches, which will be removed : <state_led_5> <state_led_6> <state_led_7> 
WARNING:Xst:1710 - FF/Latch <dreg_13> (without init value) has a constant value of 0 in block <cpld_if_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dreg_14> (without init value) has a constant value of 0 in block <cpld_if_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dreg_15> (without init value) has a constant value of 0 in block <cpld_if_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <poz_par_0> (without init value) has a constant value of 0 in block <game_log>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <state_led_4> (without init value) has a constant value of 0 in block <game_log>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <state_led<7:4>> (without init value) have a constant value of 0 in block <game_logic>.

Synthesizing (advanced) Unit <cpld_if>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <cpld_if> synthesized (advanced).

Synthesizing (advanced) Unit <game_logic>.
The following registers are absorbed into counter <pontok_count>: 1 register on signal <pontok_count>.
INFO:Xst:3231 - The small RAM <Mram_last_direction[1]_PWR_6_o_wide_mux_6_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <last_direction> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <game_logic> synthesized (advanced).

Synthesizing (advanced) Unit <ps2_interface>.
The following registers are absorbed into counter <cntr>: 1 register on signal <cntr>.
Unit <ps2_interface> synthesized (advanced).

Synthesizing (advanced) Unit <ram>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1200-word x 3-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <wr_game_logic> | high     |
    |     addrA          | connected to signal <addr_game_logic> |          |
    |     diA            | connected to signal <din_game_logic> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1200-word x 3-bit                   |          |
    |     addrB          | connected to signal <addr_vga>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

Synthesizing (advanced) Unit <vga>.
The following registers are absorbed into counter <hcntr>: 1 register on signal <hcntr>.
The following registers are absorbed into counter <vcntr>: 1 register on signal <vcntr>.
	Multiplier <Mmult_n0097> in block <vga> and adder/subtractor <Madd_addr_ram> in block <vga> are combined into a MAC<Maddsub_n0097>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_pontok> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 6-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(vcntr<3:0>,hcntr<3:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_UT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 6-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(vcntr<3:0>,hcntr<3:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_fal> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 6-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(vcntr<3:0>,hcntr<3:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_nagypontok> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 6-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(vcntr<3:0>,hcntr<3:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_felfal> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 6-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(vcntr<3:0>,hcntr<3:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_pac_man> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 6-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(vcntr<3:0>,hcntr<3:0>)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <vga> synthesized (advanced).
WARNING:Xst:2677 - Node <dout_reg_8> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <dout_reg_9> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <dout_reg_10> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <dout_reg_11> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <dout_reg_12> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <dout_reg_13> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <dout_reg_14> of sequential type is unconnected in block <cpld_if>.
WARNING:Xst:2677 - Node <dout_reg_15> of sequential type is unconnected in block <cpld_if>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 8
 1200x3-bit dual-port distributed RAM                  : 1
 256x6-bit single-port distributed Read Only RAM       : 6
 4x2-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 1
 6x5-to-11-bit MAC                                     : 1
# Adders/Subtractors                                   : 4
 11-bit adder                                          : 2
 11-bit subtractor                                     : 2
# Counters                                             : 5
 10-bit up counter                                     : 2
 16-bit up counter                                     : 1
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 126
 Flip-Flops                                            : 126
# Multiplexers                                         : 15
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 6
 11-bit 2-to-1 multiplexer                             : 4
 11-bit 4-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 1
 6-bit 8-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <poz_par_0> (without init value) has a constant value of 0 in block <game_logic>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <dreg_13> in Unit <cpld_if> is equivalent to the following 2 FFs/Latches, which will be removed : <dreg_14> <dreg_15> 
WARNING:Xst:1710 - FF/Latch <dreg_13> (without init value) has a constant value of 0 in block <cpld_if>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <game_log/FSM_0> on signal <State[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 01001 | 01001
 00011 | 00011
 00101 | 00101
 00100 | 00100
 00010 | 00010
 01101 | 01101
 00110 | 00110
 01100 | 01100
 10001 | 10001
 10101 | 10101
 00111 | 00111
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10010 | 10010
 10011 | 10011
 10100 | 10100
 10110 | 10110
-------------------

Optimizing unit <top_level_vga> ...

Optimizing unit <cpld_if> ...

Optimizing unit <ps2_interface> ...

Optimizing unit <game_logic> ...

Optimizing unit <ram> ...

Optimizing unit <vga> ...
WARNING:Xst:2677 - Node <cpld_if_i/dout_reg_7> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/dout_reg_6> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/dout_reg_5> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/dout_reg_4> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/dout_reg_3> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/dout_reg_2> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/dout_reg_1> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/dout_reg_0> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_15> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_14> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_13> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_12> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_11> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_10> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_9> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_8> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_7> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_6> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_5> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_4> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_3> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_2> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_1> of sequential type is unconnected in block <top_level_vga>.
WARNING:Xst:2677 - Node <cpld_if_i/shr_0> of sequential type is unconnected in block <top_level_vga>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_level_vga, actual ratio is 6.
FlipFlop game_log/State_FSM_FFd1 has been replicated 2 time(s)
FlipFlop game_log/State_FSM_FFd2 has been replicated 2 time(s)
FlipFlop game_log/State_FSM_FFd3 has been replicated 1 time(s)
FlipFlop game_log/State_FSM_FFd4 has been replicated 4 time(s)
FlipFlop game_log/State_FSM_FFd5 has been replicated 2 time(s)
FlipFlop game_log/last_direction_1 has been replicated 1 time(s)
FlipFlop game_log/next_direction_1 has been replicated 1 time(s)
FlipFlop game_log/pac_poz_3 has been replicated 2 time(s)
FlipFlop game_log/pac_poz_4 has been replicated 1 time(s)
FlipFlop game_log/pac_poz_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 165
 Flip-Flops                                            : 165

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top_level_vga.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 431
#      GND                         : 1
#      INV                         : 14
#      LUT1                        : 35
#      LUT2                        : 26
#      LUT3                        : 33
#      LUT4                        : 25
#      LUT5                        : 68
#      LUT6                        : 131
#      MUXCY                       : 38
#      MUXF7                       : 14
#      MUXF8                       : 4
#      VCC                         : 1
#      XORCY                       : 41
# FlipFlops/Latches                : 165
#      FD                          : 37
#      FDE                         : 56
#      FDR                         : 46
#      FDRE                        : 22
#      FDSE                        : 4
# RAMS                             : 30
#      RAM128X1D                   : 27
#      RAM64X1D                    : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 25
#      IBUF                        : 3
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             165  out of  11440     1%  
 Number of Slice LUTs:                  446  out of   5720     7%  
    Number used as Logic:               332  out of   5720     5%  
    Number used as Memory:              114  out of   1440     7%  
       Number used as RAM:              114

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    500
   Number with an unused Flip Flop:     335  out of    500    67%  
   Number with an unused LUT:            54  out of    500    10%  
   Number of fully used LUT-FF pairs:   111  out of    500    22%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  26  out of    102    25%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 157   |
clk_div                            | BUFG                   | 38    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.517ns (Maximum Frequency: 181.258MHz)
   Minimum input arrival time before clock: 5.377ns
   Maximum output required time after clock: 5.098ns
   Maximum combinational path delay: 5.709ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.517ns (frequency: 181.258MHz)
  Total number of paths / destination ports: 2560 / 470
-------------------------------------------------------------------------
Delay:               5.517ns (Levels of Logic = 4)
  Source:            game_log/pac_poz_5 (FF)
  Destination:       game_log/next_poz_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: game_log/pac_poz_5 to game_log/next_poz_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            21   0.525   1.310  game_log/pac_poz_5 (game_log/pac_poz_5)
     LUT3:I2->O            2   0.254   0.954  game_log/Msub_pac_poz[10]_GND_7_o_sub_43_OUT_cy<7>12_SW0 (N36)
     LUT6:I3->O            3   0.235   0.766  game_log/Mmux_State[4]_next_poz[10]_wide_mux_54_OUT51111 (game_log/Mmux_State[4]_next_poz[10]_wide_mux_54_OUT5111)
     LUT6:I5->O            1   0.254   0.910  game_log/Mmux_State[4]_next_poz[10]_wide_mux_54_OUT52_SW0 (N43)
     LUT6:I3->O            1   0.235   0.000  game_log/Mmux_State[4]_next_poz[10]_wide_mux_54_OUT53 (game_log/State[4]_next_poz[10]_wide_mux_54_OUT<10>)
     FDE:D                     0.074          game_log/next_poz_10
    ----------------------------------------
    Total                      5.517ns (1.577ns logic, 3.940ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div'
  Clock period: 5.005ns (frequency: 199.800MHz)
  Total number of paths / destination ports: 845 / 47
-------------------------------------------------------------------------
Delay:               5.005ns (Levels of Logic = 3)
  Source:            vga_peldanyositva/hcntr_3 (FF)
  Destination:       vga_peldanyositva/act_hcntr (FF)
  Source Clock:      clk_div rising
  Destination Clock: clk_div rising

  Data Path: vga_peldanyositva/hcntr_3 to vga_peldanyositva/act_hcntr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.525   1.458  vga_peldanyositva/hcntr_3 (vga_peldanyositva/hcntr_3)
     LUT5:I1->O            6   0.254   0.876  vga_peldanyositva/rst_GND_3_o_OR_33_o11 (vga_peldanyositva/rst_GND_3_o_OR_33_o1)
     LUT6:I5->O           21   0.254   1.310  vga_peldanyositva/GND_3_o_GND_3_o_equal_7_o<9>1 (vga_peldanyositva/GND_3_o_GND_3_o_equal_7_o)
     LUT2:I1->O            1   0.254   0.000  vga_peldanyositva/act_hcntr_glue_set (vga_peldanyositva/act_hcntr_glue_set)
     FDR:D                     0.074          vga_peldanyositva/act_hcntr
    ----------------------------------------
    Total                      5.005ns (1.361ns logic, 3.644ns route)
                                       (27.2% logic, 72.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 89 / 89
-------------------------------------------------------------------------
Offset:              5.377ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       cpld_if_i/cntr_15 (FF)
  Destination Clock: clk rising

  Data Path: rst_n to cpld_if_i/cntr_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.328   1.469  rst_n_IBUF (cpld_rstn_o_OBUF)
     INV:I->O             56   0.255   1.867  rst1_INV_0 (rst)
     FDR:R                     0.459          cpld_if_i/cntr_0
    ----------------------------------------
    Total                      5.377ns (2.042ns logic, 3.335ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.647ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       vga_peldanyositva/hsync_copy (FF)
  Destination Clock: clk_div rising

  Data Path: rst_n to vga_peldanyositva/hsync_copy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.328   1.925  rst_n_IBUF (cpld_rstn_o_OBUF)
     LUT6:I0->O            1   0.254   0.681  vga_peldanyositva/rst_GND_3_o_OR_33_o (vga_peldanyositva/rst_GND_3_o_OR_33_o)
     FDR:R                     0.459          vga_peldanyositva/hsync_copy
    ----------------------------------------
    Total                      4.647ns (2.041ns logic, 2.606ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 2)
  Source:            vga_peldanyositva/hsync_copy (FF)
  Destination:       hsync (PAD)
  Source Clock:      clk_div rising

  Data Path: vga_peldanyositva/hsync_copy to hsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.725  vga_peldanyositva/hsync_copy (vga_peldanyositva/hsync_copy)
     INV:I->O              1   0.255   0.681  vga_peldanyositva/hsync1_INV_0 (hsync_OBUF)
     OBUF:I->O                 2.912          hsync_OBUF (hsync)
    ----------------------------------------
    Total                      5.098ns (3.692ns logic, 1.406ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            game_log/ack (FF)
  Destination:       ack (PAD)
  Source Clock:      clk rising

  Data Path: game_log/ack to ack
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   0.725  game_log/ack (game_log/ack)
     OBUF:I->O                 2.912          ack_OBUF (ack)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.709ns (Levels of Logic = 2)
  Source:            rst_n (PAD)
  Destination:       cpld_rstn_o (PAD)

  Data Path: rst_n to cpld_rstn_o
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.328   1.469  rst_n_IBUF (cpld_rstn_o_OBUF)
     OBUF:I->O                 2.912          cpld_rstn_o_OBUF (cpld_rstn_o)
    ----------------------------------------
    Total                      5.709ns (4.240ns logic, 1.469ns route)
                                       (74.3% logic, 25.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.517|         |         |         |
clk_div        |    7.587|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_div
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.184|         |         |         |
clk_div        |    5.005|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.40 secs
 
--> 

Total memory usage is 4510564 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   56 (   0 filtered)
Number of infos    :   11 (   0 filtered)

