
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009374                       # Number of seconds simulated
sim_ticks                                  9373708806                       # Number of ticks simulated
final_tick                               521982911694                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198090                       # Simulator instruction rate (inst/s)
host_op_rate                                   252145                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 238227                       # Simulator tick rate (ticks/s)
host_mem_usage                               67342348                       # Number of bytes of host memory used
host_seconds                                 39347.79                       # Real time elapsed on the host
sim_insts                                  7794400515                       # Number of instructions simulated
sim_ops                                    9921358656                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       290944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       113152                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       183424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       109696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       113536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       230912                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        94976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        93568                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1266560                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       466048                       # Number of bytes written to this memory
system.physmem.bytes_written::total            466048                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2273                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          884                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1433                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          857                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          887                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         1804                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          742                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          731                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9895                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3641                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3641                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       464277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     31038301                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       546209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12071209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       409656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     19567922                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       505243                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     11702518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       532553                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12112175                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       464277                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     24634006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       477932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10132169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       477932                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9981961                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               135118343                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       464277                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       546209                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       409656                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       505243                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       532553                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       464277                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       477932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       477932                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3878081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          49718634                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               49718634                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          49718634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       464277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     31038301                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       546209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12071209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       409656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     19567922                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       505243                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     11702518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       532553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12112175                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       464277                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     24634006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       477932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10132169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       477932                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9981961                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              184836977                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                22478919                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1756793                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1584506                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        94220                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       653824                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          626650                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96968                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4215                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18611838                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11052178                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1756793                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       723618                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2184828                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295495                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        390808                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1070372                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94568                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     21386408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.935420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        19201580     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77735      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160294      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           65785      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362855      1.70%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          322598      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62843      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          130955      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1001763      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     21386408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078153                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491669                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18510972                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       493032                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2176681                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7018                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        198699                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154719                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12959780                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1443                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        198699                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18529999                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         338536                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        95630                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2165664                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        57874                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12952281                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24305                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21219                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          217                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15212029                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61004089                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61004089                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1739292                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1515                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          771                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           148025                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054619                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544600                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14083                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        74634                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12926331                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12424724                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6699                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1007248                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2415147                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     21386408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580964                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378577                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16974373     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1318586      6.17%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1086028      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       468327      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594193      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       575457      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       327335      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25838      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16271      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     21386408                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31414     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        245161     86.40%     97.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7186      2.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7797097     62.75%     62.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108423      0.87%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2977747     23.97%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540713     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12424724                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552728                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             283761                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022838                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     46526316                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13935448                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12316831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12708485                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22220                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120276                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        10285                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1105                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        198699                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         306567                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16108                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12927862                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          193                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054619                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544600                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          771                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10954                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        54239                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        56146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       110385                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12336453                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967253                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        88271                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   12                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507792                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616742                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540539                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548801                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12317320                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12316831                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6651140                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13107116                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547928                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507445                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1177553                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        96069                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     21187709                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554635                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378396                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     16928102     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1552551      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       730037      3.45%     90.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721078      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       195823      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       839128      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62833      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45594      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       112563      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     21187709                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       112563                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34004124                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26056742                       # The number of ROB writes
system.switch_cpus0.timesIdled                 410374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1092511                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.247891                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.247891                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444861                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444861                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60981070                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14308073                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15427270                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                22478919                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1863153                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1524862                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       183634                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       762150                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          730721                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          191647                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8336                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17917269                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10419402                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1863153                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       922368                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2173426                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         503106                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        377259                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1097932                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       183693                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20785053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615728                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.959441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18611627     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          100405      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          160618      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          217420      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          224021      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          190233      0.92%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          105784      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          157476      0.76%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1017469      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20785053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082884                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463519                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17735095                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       561246                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2169249                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2587                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        316873                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       306127                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          227                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12786102                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1337                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        316873                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17783835                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         121310                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       328393                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2123771                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       110868                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12781387                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         14894                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        48457                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     17833119                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     59456721                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     59456721                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15419487                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2413632                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3157                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1639                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           333261                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1198173                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646889                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7596                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       214222                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12765576                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3169                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12106507                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1820                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1439334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3461498                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20785053                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582462                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.269769                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15618273     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2159025     10.39%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1083182      5.21%     90.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       788837      3.80%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       624938      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       255942      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       159768      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        84167      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        10921      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20785053                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2500     12.28%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7820     38.40%     50.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10046     49.33%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10183397     84.12%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       180841      1.49%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1516      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1096100      9.05%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       644653      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12106507                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538572                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              20366                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     45020253                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14208140                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11923727                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12126873                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24884                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       196520                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9678                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        316873                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          95942                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11296                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12768770                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          368                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1198173                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646889                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1641                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9613                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       105630                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       104258                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       209888                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11938908                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1031583                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       167599                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1676188                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1695466                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            644605                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531116                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11923860                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11923727                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6846787                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         18454469                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530440                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371010                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8988624                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11060159                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1708619                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3059                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       185740                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20468180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540359                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.381798                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     15892509     77.64%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2287488     11.18%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       845728      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       404272      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       364138      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       196251      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       156972      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        77816      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       243006      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20468180                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8988624                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11060159                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1638864                       # Number of memory references committed
system.switch_cpus1.commit.loads              1001653                       # Number of loads committed
system.switch_cpus1.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1594864                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          9965058                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       227724                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       243006                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            32993887                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           25854443                       # The number of ROB writes
system.switch_cpus1.timesIdled                 273520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1693866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8988624                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11060159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8988624                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.500819                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.500819                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.399869                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.399869                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        53728166                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       16611672                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       11848989                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3056                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                22478919                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1702180                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1527397                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       135488                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1152102                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1134400                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           96929                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         3979                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     18121455                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               9683450                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1702180                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1231329                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2159662                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         449965                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        253606                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1096210                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       132651                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20848477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.517672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.754351                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18688815     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          337971      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          160533      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          333236      1.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           97928      0.47%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          310230      1.49%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           46269      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           74517      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          798978      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20848477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.075723                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.430779                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17838058                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       541390                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2155272                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1724                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        312029                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       153961                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1725                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      10772833                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4221                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        312029                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17869631                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         341236                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       107601                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2127883                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        90093                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      10756295                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8135                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        75705                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     14033832                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     48647478                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     48647478                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     11328264                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2705548                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1381                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          704                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           182233                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1995628                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       300576                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         2732                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        68425                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          10700482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1387                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         10002609                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         6386                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1972759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4051836                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20848477                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.479776                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.088396                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     16451718     78.91%     78.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1366481      6.55%     85.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1497317      7.18%     92.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       864872      4.15%     96.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       431281      2.07%     98.86% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       107112      0.51%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       124203      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         2968      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2525      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20848477                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          16068     57.09%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          6666     23.69%     80.78% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         5409     19.22%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      7808807     78.07%     78.07% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        74865      0.75%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          678      0.01%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1820470     18.20%     97.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       297789      2.98%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      10002609                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.444977                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              28143                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002814                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40888224                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     12674658                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      9747390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      10030752                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         7120                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       411374                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         7951                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        312029                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         210349                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        11409                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     10701879                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          380                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1995628                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       300576                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          703                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3622                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          181                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        91207                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        52112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       143319                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      9880381                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1795791                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       122228                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2093554                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1507346                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            297763                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.439540                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               9749667                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              9747390                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          5910559                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         12638967                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.433624                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.467646                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      7784061                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      8714831                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1987489                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       134466                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20536448                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.424359                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.297130                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17316174     84.32%     84.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1247974      6.08%     90.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       819137      3.99%     94.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       254317      1.24%     95.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       433549      2.11%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        80638      0.39%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        51410      0.25%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        46206      0.22%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       287043      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20536448                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      7784061                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       8714831                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1876875                       # Number of memory references committed
system.switch_cpus2.commit.loads              1584250                       # Number of loads committed
system.switch_cpus2.commit.membars                682                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1341929                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          7600773                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       104195                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       287043                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            30951699                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           21716945                       # The number of ROB writes
system.switch_cpus2.timesIdled                 407060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1630442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            7784061                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              8714831                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      7784061                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.887814                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.887814                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.346283                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.346283                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        46005935                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       12648042                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11528635                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1368                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                22478919                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1862238                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1524777                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       184102                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       765994                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          731554                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          191567                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8334                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17921587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              10410142                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1862238                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       923121                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2173064                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         503920                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        373852                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1098417                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       184148                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     20785950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.615215                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.958555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18612886     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          101135      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          161664      0.78%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          216967      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          224127      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          189408      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          106131      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          156933      0.75%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1016699      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     20785950                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.082844                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463107                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17739466                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       557805                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2168919                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2535                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        317222                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       305301                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      12775925                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1327                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        317222                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17788628                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         120593                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       325667                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2122977                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       110860                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      12770725                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         14918                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        48431                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     17819798                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     59410389                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     59410389                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15411163                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2408598                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3138                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1622                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           332646                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1198900                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       645863                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7530                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       211766                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          12753602                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12095793                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1834                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1436299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3458323                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           94                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     20785950                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581922                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269411                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15622419     75.16%     75.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2159541     10.39%     85.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1082389      5.21%     90.76% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       787408      3.79%     94.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       623329      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       255595      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       160073      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        84047      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11149      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     20785950                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           2299     11.19%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.19% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          7816     38.03%     49.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        10437     50.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10173837     84.11%     84.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       180550      1.49%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1515      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1096211      9.06%     94.68% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       643680      5.32%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12095793                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.538095                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              20552                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001699                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     44999921                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14193108                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     11912102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12116345                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        24547                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       197759                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         8990                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        317222                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          95475                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        11117                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     12756768                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         4130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1198900                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       645863                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1623                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9434                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       106563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       104106                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       210669                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     11927371                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1031053                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       168421                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1674665                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1693921                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            643612                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.530603                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              11912222                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             11912102                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          6841338                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         18440953                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.529923                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.370986                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      8983724                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11054222                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1702552                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3055                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       186207                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20468728                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.540054                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.381474                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     15896218     77.66%     77.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2285139     11.16%     88.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       845726      4.13%     92.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       403277      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       364800      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       196049      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       157008      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        77781      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       242730      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20468728                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      8983724                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11054222                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1638014                       # Number of memory references committed
system.switch_cpus3.commit.loads              1001141                       # Number of loads committed
system.switch_cpus3.commit.membars               1524                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1594034                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          9959690                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       227606                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       242730                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            32982707                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           25830802                       # The number of ROB writes
system.switch_cpus3.timesIdled                 273978                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1692969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            8983724                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11054222                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      8983724                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.502183                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.502183                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.399651                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.399651                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        53678833                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16598067                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       11838224                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3052                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                22478919                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1864202                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1525165                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       183086                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       764850                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          731532                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          191843                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8368                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     17923635                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10425442                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1864202                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       923375                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2174013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         501537                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        376556                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1097863                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       183109                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20790278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615784                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18616265     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          100622      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          160086      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          217362      1.05%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          224489      1.08%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          190033      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          106037      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          157966      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1017418      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20790278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082931                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463788                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17741101                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       560888                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2169935                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2505                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        315846                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       306872                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          229                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12790530                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1350                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        315846                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17789796                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         122032                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       327216                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2124368                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       111017                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12785751                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         15003                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        48488                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     17839659                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     59475375                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     59475375                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     15436039                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2403620                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3119                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1599                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           333286                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1196652                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       647840                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         7644                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       214407                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          12770019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3129                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         12115449                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1794                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1431025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3438008                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           71                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20790278                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582746                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269939                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     15619024     75.13%     75.13% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2161114     10.39%     85.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1084667      5.22%     90.74% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       789413      3.80%     94.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       624694      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       255802      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       160971      0.77%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        83594      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        10999      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20790278                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2542     12.60%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.60% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7587     37.62%     50.22% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        10039     49.78%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     10189903     84.11%     84.11% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       181102      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1517      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1097229      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       645698      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      12115449                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.538969                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              20168                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001665                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     45043138                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14204235                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     11933102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      12135617                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        25002                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       193927                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         9967                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        315846                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          96850                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11167                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     12773173                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          490                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1196652                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       647840                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1602                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       105666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       103715                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       209381                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11948300                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1032682                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       167149                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1678328                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1697284                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            645646                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531534                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              11933219                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             11933102                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6850970                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         18461904                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530857                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371087                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8998160                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     11071959                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1701231                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3058                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       185192                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20474432                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540770                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.382122                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     15893383     77.63%     77.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2290322     11.19%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       846711      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       404777      1.98%     94.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       364302      1.78%     96.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       197106      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       156806      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        77890      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       243135      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20474432                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8998160                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      11071959                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1640598                       # Number of memory references committed
system.switch_cpus4.commit.loads              1002725                       # Number of loads committed
system.switch_cpus4.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1596579                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          9975665                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       227965                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       243135                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            33004422                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           25862239                       # The number of ROB writes
system.switch_cpus4.timesIdled                 273243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1688641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8998160                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             11071959                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8998160                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.498168                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.498168                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400293                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400293                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        53771661                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       16622976                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11856873                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3054                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                22478919                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         1836365                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1501748                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       180631                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       752171                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          721686                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          188382                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8080                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     17799768                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              10421856                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            1836365                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       910068                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2182441                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         527214                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        300270                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1095989                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       181895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     20625103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.969943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        18442662     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          118369      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          186215      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          296727      1.44%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          122840      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          137473      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          147283      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           96072      0.47%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1077462      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     20625103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081693                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463628                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        17639716                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       461999                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2175361                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         5670                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        342354                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       300986                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          272                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      12724913                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1606                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        342354                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        17667316                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         146341                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       237993                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2153844                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        77252                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      12716609                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1512                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         21429                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        29709                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2928                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     17649739                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     59155065                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     59155065                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15030488                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2619251                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3247                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1792                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           235506                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1213380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       651749                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        19325                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       147178                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          12697298                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3259                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12003106                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        15301                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1637174                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3658818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          324                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     20625103                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581966                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.274385                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     15568643     75.48%     75.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2027814      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1107967      5.37%     90.69% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       756912      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       708917      3.44%     97.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       204137      0.99%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       159827      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        53781      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        37105      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     20625103                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2879     12.56%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.56% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9091     39.66%     52.21% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        10955     47.79%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10054336     83.76%     83.76% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       190029      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1453      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1109723      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       647565      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12003106                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533972                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              22925                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001910                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     44669541                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14337883                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     11807175                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12026031                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        35967                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       221180                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        21034                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          777                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        342354                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         103297                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        10549                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     12700580                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         3521                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1213380                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       651749                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1793                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          7739                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       104656                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       103937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       208593                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     11830458                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1043939                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       172648                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1691155                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1663863                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            647216                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.526291                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              11807393                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             11807175                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          6904082                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         18041949                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.525255                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382668                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      8829543                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     10822693                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1877944                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         2935                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       184210                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     20282749                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533591                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386611                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     15886198     78.32%     78.32% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2130299     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       830011      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       445111      2.19%     95.11% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       334226      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       186885      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       115820      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       102802      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       251397      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     20282749                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      8829543                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      10822693                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1622915                       # Number of memory references committed
system.switch_cpus5.commit.loads               992200                       # Number of loads committed
system.switch_cpus5.commit.membars               1464                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1553491                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          9752088                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       219851                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       251397                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            32731924                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           25743657                       # The number of ROB writes
system.switch_cpus5.timesIdled                 288728                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1853816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            8829543                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             10822693                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      8829543                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.545876                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.545876                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392792                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392792                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        53347624                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       16364581                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       11867936                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          2932                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                22478919                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2041966                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1699921                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       187860                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       773158                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          743566                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          219300                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         8715                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     17762703                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11203690                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2041966                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       962866                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2333644                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         524235                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        556401                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1105102                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       179579                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     20987415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.656193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.032446                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        18653771     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          142493      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          179365      0.85%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          287096      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          120628      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          153958      0.73%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          180400      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           83049      0.40%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1186655      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     20987415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090839                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498409                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        17657332                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       672042                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2322494                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1150                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        334389                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       310837                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      13695674                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1580                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        334389                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        17675788                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          57374                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       564328                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2305147                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        50382                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      13610788                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7257                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        34927                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     19007878                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     63288945                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     63288945                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15861424                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3146454                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3269                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1695                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           178498                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1277153                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       665733                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         7491                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       151903                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          13287083                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3282                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12733091                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        13522                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1639495                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3356797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     20987415                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.606701                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.327678                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     15593051     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2460628     11.72%     86.02% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1004409      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       564745      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       762742      3.63%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       236497      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       231437      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       123913      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         9993      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     20987415                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          88092     78.97%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.97% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         12073     10.82%     89.79% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        11393     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     10727061     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       173679      1.36%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1573      0.01%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1167427      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       663351      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12733091                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.566446                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             111558                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008761                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46578677                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     14929942                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12398644                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12844649                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         9377                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       246203                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           85                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10479                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        334389                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          43785                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         5549                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     13290370                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10165                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1277153                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       665733                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1696                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          4835                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           85                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       110075                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       106394                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       216469                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12509904                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1147996                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       223187                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1811230                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1768363                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            663234                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.556517                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12398739                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12398644                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7427441                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19960734                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.551568                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372103                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9228116                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11371193                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1919241                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       189235                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     20653026                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.550582                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.370806                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     15838690     76.69%     76.69% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2440527     11.82%     88.51% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       886620      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       440797      2.13%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       403004      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       169324      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       168169      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        79775      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       226120      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     20653026                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9228116                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11371193                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1686204                       # Number of memory references committed
system.switch_cpus6.commit.loads              1030950                       # Number of loads committed
system.switch_cpus6.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1648060                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10237953                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       234837                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       226120                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            33717275                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           26915269                       # The number of ROB writes
system.switch_cpus6.timesIdled                 272313                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1491504                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9228116                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11371193                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9228116                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.435916                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.435916                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.410523                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.410523                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        56284769                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       17326594                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       12662781                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                22478919                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2042119                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1700495                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       187585                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       774610                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          744063                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          219167                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8708                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17765966                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11203600                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2042119                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       963230                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2333473                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         523375                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        555833                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1104950                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       179330                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20989358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.655989                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.032106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18655885     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          142406      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          179737      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          287243      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          120667      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          153792      0.73%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          180377      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           82727      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1186524      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20989358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090846                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.498405                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17660882                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       671175                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2322315                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1172                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        333806                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       310372                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      13692773                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1608                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        333806                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17679321                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          57466                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       563376                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2305061                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        50321                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      13607985                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          7236                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        34948                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19007302                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     63275884                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     63275884                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15867031                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3140271                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3281                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1707                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           177483                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1274895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       665563                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         7418                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       151523                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          13284268                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3293                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12731668                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        13674                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1635238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3343146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20989358                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.606577                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.327503                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15594206     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2462228     11.73%     86.03% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1004524      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       564082      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       763154      3.64%     97.14% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       235564      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       231441      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       124208      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         9951      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20989358                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          88459     79.15%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     79.15% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         11903     10.65%     89.81% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11393     10.19%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10725991     84.25%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       173794      1.37%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1574      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1167129      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       663180      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12731668                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.566383                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             111755                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008778                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     46578123                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14922878                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     12398682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12843423                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         9308                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       243553                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        10060                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        333806                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          43848                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         5652                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     13287564                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        10127                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1274895                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       665563                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1707                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          4897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           80                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       110359                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       106019                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       216378                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     12509326                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1148032                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       222342                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1811068                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1768335                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            663036                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.556491                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              12398799                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             12398682                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7427086                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         19952820                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.551569                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372232                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9231396                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11375291                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1912307                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       188955                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20655552                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.550713                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.370744                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     15838981     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2441300     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       887315      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       441291      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       403366      1.95%     96.89% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       169591      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       167918      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        79759      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       226031      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20655552                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9231396                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11375291                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1686845                       # Number of memory references committed
system.switch_cpus7.commit.loads              1031342                       # Number of loads committed
system.switch_cpus7.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1648672                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         10241646                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       234929                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       226031                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            33717054                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           26909012                       # The number of ROB writes
system.switch_cpus7.timesIdled                 271942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1489561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9231396                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11375291                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9231396                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.435051                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.435051                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.410669                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.410669                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        56285836                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       17326840                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12663079                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3172                       # number of misc regfile writes
system.l2.replacements                           9899                       # number of replacements
system.l2.tagsinuse                      32764.405352                       # Cycle average of tags in use
system.l2.total_refs                          1469107                       # Total number of references to valid blocks.
system.l2.sampled_refs                          42665                       # Sample count of references to valid blocks.
system.l2.avg_refs                          34.433540                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           231.114819                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     29.678997                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1158.100729                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     33.939823                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    433.616803                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     22.776280                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    759.575902                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     32.762593                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    414.814570                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     33.183505                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    429.816271                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     27.203049                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    917.992475                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     31.881591                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    373.621077                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     30.842443                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    366.327221                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4869.101692                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2951.727050                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4449.734941                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2972.928434                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2954.571503                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4647.872068                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2277.103863                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2314.117653                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007053                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000906                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.035342                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001036                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.013233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000695                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.023180                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001000                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.012659                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.001013                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.013117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000830                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.028015                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000973                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.011402                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000941                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.011179                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.148593                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.090080                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.135795                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.090727                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.090166                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.141842                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.069492                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.070621                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999890                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4910                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2860                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3550                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2877                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         2859                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         4617                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2600                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2615                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   26901                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8017                       # number of Writeback hits
system.l2.Writeback_hits::total                  8017                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    97                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4916                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2875                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3556                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2892                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         2874                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         4632                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2612                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2628                       # number of demand (read+write) hits
system.l2.demand_hits::total                    26998                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4916                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2875                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3556                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2892                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         2874                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         4632                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2612                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2628                       # number of overall hits
system.l2.overall_hits::total                   26998                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2273                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          884                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1433                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          857                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          887                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         1804                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          742                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          731                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9895                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2273                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          884                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1433                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          857                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          887                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1804                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          742                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          731                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9895                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2273                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          884                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1433                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          857                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          887                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1804                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          742                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          731                       # number of overall misses
system.l2.overall_misses::total                  9895                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5158519                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    344319406                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6149697                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    133658619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4532821                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    214681151                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5603730                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    130299170                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6219735                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    133496840                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5034927                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    271865104                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5212746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    112893630                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      5366893                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    111477101                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1495970089                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5158519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    344319406                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6149697                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    133658619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4532821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    214681151                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5603730                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    130299170                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6219735                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    133496840                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5034927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    271865104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5212746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    112893630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      5366893                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    111477101                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1495970089                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5158519                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    344319406                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6149697                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    133658619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4532821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    214681151                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5603730                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    130299170                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6219735                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    133496840                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5034927                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    271865104                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5212746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    112893630                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      5366893                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    111477101                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1495970089                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7183                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3744                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4983                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3734                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         3746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         6421                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3346                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               36796                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8017                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8017                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                97                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7189                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3759                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4989                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3749                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         3761                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         6436                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3354                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3359                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                36893                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7189                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3759                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4989                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3749                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         3761                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         6436                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3354                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3359                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               36893                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.316442                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.236111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.287578                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.229513                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.236786                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.280953                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.222023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.218470                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.268915                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.316177                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.235169                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.287232                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.228594                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.235842                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.280298                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.221228                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.217624                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.268208                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.316177                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.235169                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.287232                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.228594                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.235842                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.280298                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.221228                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.945946                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.217624                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.268208                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151721.147059                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151482.360757                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 153742.425000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151197.532805                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151094.033333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 149812.387299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151452.162162                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152041.038506                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 159480.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150503.765502                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148086.088235                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150701.277162                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 148935.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152147.749326                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 153339.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152499.454172                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151184.445579                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151721.147059                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151482.360757                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 153742.425000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151197.532805                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151094.033333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 149812.387299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151452.162162                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152041.038506                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 159480.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150503.765502                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148086.088235                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150701.277162                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 148935.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152147.749326                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 153339.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152499.454172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151184.445579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151721.147059                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151482.360757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 153742.425000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151197.532805                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151094.033333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 149812.387299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151452.162162                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152041.038506                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 159480.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150503.765502                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148086.088235                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150701.277162                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 148935.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152147.749326                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 153339.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152499.454172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151184.445579                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3641                       # number of writebacks
system.l2.writebacks::total                      3641                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2273                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          884                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1433                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          857                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          887                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         1804                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          742                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          731                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9895                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          884                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1433                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         1804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9895                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          884                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1433                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         1804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9895                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3175129                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    211953499                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3821692                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     82177207                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2784503                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    131187150                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3454857                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     80386080                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3952324                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     81826787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3053260                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    166778830                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3174793                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     69678386                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3331137                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     68910349                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    919645983                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3175129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    211953499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3821692                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     82177207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2784503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    131187150                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3454857                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     80386080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3952324                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     81826787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3053260                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    166778830                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3174793                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     69678386                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3331137                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     68910349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    919645983                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3175129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    211953499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3821692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     82177207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2784503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    131187150                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3454857                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     80386080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3952324                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     81826787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3053260                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    166778830                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3174793                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     69678386                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3331137                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     68910349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    919645983                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.316442                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.236111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.287578                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.229513                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.236786                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.280953                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.222023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.218470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.268915                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.316177                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.235169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.287232                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.228594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.235842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.280298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.221228                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.217624                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.268208                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.316177                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.235169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.287232                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.228594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.235842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.280298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.221228                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.945946                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.217624                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.268208                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93386.147059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93248.349758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 95542.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 92960.641403                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92816.766667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91547.208653                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93374.513514                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93799.393232                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 101341.641026                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92251.169109                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 89801.764706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92449.462306                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 90708.371429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93906.180593                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 95175.342857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94268.603283                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92940.473269                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93386.147059                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93248.349758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 95542.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 92960.641403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92816.766667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91547.208653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93374.513514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93799.393232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 101341.641026                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92251.169109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 89801.764706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92449.462306                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 90708.371429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93906.180593                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 95175.342857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94268.603283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92940.473269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93386.147059                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93248.349758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 95542.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 92960.641403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92816.766667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91547.208653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93374.513514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93799.393232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 101341.641026                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92251.169109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 89801.764706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92449.462306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 90708.371429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93906.180593                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 95175.342857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94268.603283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92940.473269                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               571.827386                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001078217                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1731969.233564                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.530128                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297258                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048926                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867464                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.916390                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1070327                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1070327                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1070327                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1070327                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1070327                       # number of overall hits
system.cpu0.icache.overall_hits::total        1070327                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.cpu0.icache.overall_misses::total           45                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7242475                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7242475                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7242475                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7242475                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7242475                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7242475                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1070372                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1070372                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1070372                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1070372                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1070372                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1070372                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000042                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160943.888889                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160943.888889                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160943.888889                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160943.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160943.888889                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160943.888889                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           10                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           10                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5798630                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5798630                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5798630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5798630                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5798630                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5798630                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165675.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165675.142857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165675.142857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165675.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165675.142857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165675.142857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7189                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393104258                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7445                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52801.109201                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.779149                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.220851                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432731                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567269                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2800757                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2800757                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532776                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532776                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          751                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4333533                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4333533                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4333533                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4333533                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        25161                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25161                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           20                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           20                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25181                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25181                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25181                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25181                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2721087235                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2721087235                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1584267                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1584267                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2722671502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2722671502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2722671502                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2722671502                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825918                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825918                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358714                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358714                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358714                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358714                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008904                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008904                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005777                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005777                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005777                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005777                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108147.022575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108147.022575                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 79213.350000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 79213.350000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108124.042016                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108124.042016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108124.042016                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108124.042016                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1952                       # number of writebacks
system.cpu0.dcache.writebacks::total             1952                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        17978                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        17978                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        17992                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        17992                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        17992                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        17992                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7183                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7183                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7189                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7189                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7189                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7189                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    704700132                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    704700132                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       398543                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       398543                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    705098675                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    705098675                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    705098675                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    705098675                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002542                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001649                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001649                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 98106.659056                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98106.659056                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66423.833333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66423.833333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 98080.216303                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98080.216303                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 98080.216303                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98080.216303                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               511.026483                       # Cycle average of tags in use
system.cpu1.icache.total_refs               971548243                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1879203.564797                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.026483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.057735                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818953                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1097881                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1097881                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1097881                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1097881                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1097881                       # number of overall hits
system.cpu1.icache.overall_hits::total        1097881                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8909184                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8909184                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8909184                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8909184                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8909184                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8909184                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1097932                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1097932                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1097932                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1097932                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1097932                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1097932                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000046                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 174689.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 174689.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 174689.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 174689.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 174689.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 174689.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7408058                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7408058                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7408058                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7408058                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7408058                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7408058                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 176382.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 176382.333333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 176382.333333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 176382.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 176382.333333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 176382.333333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3759                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148002793                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4015                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36862.464010                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   222.475762                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    33.524238                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.869046                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.130954                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       754145                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         754145                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       634186                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        634186                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1617                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1617                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1528                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1528                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1388331                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1388331                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1388331                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1388331                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        11901                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        11901                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           86                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        11987                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         11987                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        11987                       # number of overall misses
system.cpu1.dcache.overall_misses::total        11987                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1308499410                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1308499410                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7472403                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7472403                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1315971813                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1315971813                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1315971813                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1315971813                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       766046                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       766046                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       634272                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       634272                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1617                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1528                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1528                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1400318                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1400318                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1400318                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1400318                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015536                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015536                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000136                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008560                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008560                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008560                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008560                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109948.694227                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109948.694227                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 86888.406977                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86888.406977                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109783.249604                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109783.249604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109783.249604                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109783.249604                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          821                       # number of writebacks
system.cpu1.dcache.writebacks::total              821                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8157                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8157                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8228                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8228                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8228                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3744                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3744                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3759                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3759                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3759                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3759                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    331713130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    331713130                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1038452                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1038452                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    332751582                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    332751582                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    332751582                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    332751582                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004887                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004887                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002684                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002684                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002684                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002684                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88598.592415                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88598.592415                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 69230.133333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69230.133333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88521.304070                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88521.304070                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88521.304070                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88521.304070                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               549.564530                       # Cycle average of tags in use
system.cpu2.icache.total_refs               888912021                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1593032.295699                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    23.446735                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.117795                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.037575                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843137                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.880712                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1096174                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1096174                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1096174                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1096174                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1096174                       # number of overall hits
system.cpu2.icache.overall_hits::total        1096174                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.cpu2.icache.overall_misses::total           36                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5517813                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5517813                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5517813                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5517813                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5517813                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5517813                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1096210                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1096210                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1096210                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1096210                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1096210                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1096210                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000033                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153272.583333                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153272.583333                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153272.583333                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153272.583333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153272.583333                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153272.583333                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4877633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4877633                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4877633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4877633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4877633                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4877633                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       157343                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total       157343                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst       157343                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total       157343                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst       157343                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total       157343                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4989                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               199353397                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5245                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              38008.273975                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   184.266177                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    71.733823                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.719790                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.280210                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1649657                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1649657                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       291215                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        291215                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          691                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          691                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          684                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          684                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1940872                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1940872                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1940872                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1940872                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        17247                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        17247                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        17277                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         17277                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        17277                       # number of overall misses
system.cpu2.dcache.overall_misses::total        17277                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1755611015                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1755611015                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2496179                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2496179                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1758107194                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1758107194                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1758107194                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1758107194                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1666904                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1666904                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       291245                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       291245                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          684                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          684                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1958149                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1958149                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1958149                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1958149                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010347                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010347                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008823                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008823                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008823                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008823                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 101792.254595                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 101792.254595                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83205.966667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83205.966667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 101759.981131                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 101759.981131                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 101759.981131                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 101759.981131                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          625                       # number of writebacks
system.cpu2.dcache.writebacks::total              625                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12264                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12264                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12288                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12288                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12288                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4983                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4983                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4989                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4989                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4989                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4989                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    462368936                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    462368936                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    462753536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    462753536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    462753536                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    462753536                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002989                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002989                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002548                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002548                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002548                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002548                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92789.270720                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 92789.270720                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 92754.767689                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 92754.767689                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 92754.767689                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 92754.767689                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               509.737486                       # Cycle average of tags in use
system.cpu3.icache.total_refs               971548733                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1890172.632296                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.737486                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055669                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.761218                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.816887                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1098371                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1098371                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1098371                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1098371                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1098371                       # number of overall hits
system.cpu3.icache.overall_hits::total        1098371                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           46                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           46                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            46                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           46                       # number of overall misses
system.cpu3.icache.overall_misses::total           46                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7825272                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7825272                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7825272                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7825272                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7825272                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7825272                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1098417                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1098417                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1098417                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1098417                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1098417                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1098417                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000042                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 170114.608696                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 170114.608696                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 170114.608696                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 170114.608696                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 170114.608696                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 170114.608696                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6761902                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6761902                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6761902                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6761902                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6761902                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6761902                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 173382.102564                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 173382.102564                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 173382.102564                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 173382.102564                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 173382.102564                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 173382.102564                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3749                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148002443                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4005                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              36954.417728                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   222.479508                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    33.520492                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.869061                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.130939                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       754146                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         754146                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       633851                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        633851                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1603                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1603                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1526                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1526                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1387997                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1387997                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1387997                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1387997                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11848                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11848                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           86                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11934                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11934                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11934                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11934                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1298123106                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1298123106                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7481333                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7481333                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1305604439                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1305604439                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1305604439                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1305604439                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       765994                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       765994                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       633937                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       633937                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1526                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1526                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1399931                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1399931                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1399931                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1399931                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.015467                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.015467                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000136                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000136                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008525                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008525                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008525                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008525                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 109564.745611                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109564.745611                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 86992.244186                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 86992.244186                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 109402.081364                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109402.081364                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 109402.081364                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109402.081364                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          814                       # number of writebacks
system.cpu3.dcache.writebacks::total              814                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8114                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8114                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8185                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8185                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8185                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8185                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3734                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3734                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3749                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3749                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3749                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3749                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    328845123                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    328845123                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1046413                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1046413                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    329891536                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    329891536                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    329891536                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    329891536                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004875                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004875                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002678                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002678                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002678                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002678                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88067.788698                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 88067.788698                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69760.866667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69760.866667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87994.541478                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87994.541478                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87994.541478                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87994.541478                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               509.800182                       # Cycle average of tags in use
system.cpu4.icache.total_refs               971548178                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1882845.306202                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.800182                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055770                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.816987                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1097816                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1097816                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1097816                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1097816                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1097816                       # number of overall hits
system.cpu4.icache.overall_hits::total        1097816                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           47                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           47                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           47                       # number of overall misses
system.cpu4.icache.overall_misses::total           47                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8040706                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8040706                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8040706                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8040706                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8040706                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8040706                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1097863                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1097863                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1097863                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1097863                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1097863                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1097863                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000043                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 171078.851064                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 171078.851064                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 171078.851064                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 171078.851064                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 171078.851064                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 171078.851064                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      7030625                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      7030625                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      7030625                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      7030625                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      7030625                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      7030625                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000037                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000037                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000037                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000037                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 171478.658537                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 171478.658537                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 171478.658537                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 171478.658537                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 171478.658537                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 171478.658537                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3761                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148004163                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4017                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              36844.451830                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   222.516051                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    33.483949                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.869203                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.130797                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       754892                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         754892                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       634850                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        634850                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1577                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1577                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1527                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1527                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1389742                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1389742                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1389742                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1389742                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        11910                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        11910                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           84                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        11994                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         11994                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        11994                       # number of overall misses
system.cpu4.dcache.overall_misses::total        11994                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1307933914                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1307933914                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6869520                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6869520                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1314803434                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1314803434                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1314803434                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1314803434                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       766802                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       766802                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       634934                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       634934                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1527                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1527                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1401736                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1401736                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1401736                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1401736                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015532                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015532                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000132                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008557                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008557                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008557                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008557                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109818.128799                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109818.128799                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        81780                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        81780                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109621.763715                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109621.763715                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109621.763715                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109621.763715                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          816                       # number of writebacks
system.cpu4.dcache.writebacks::total              816                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         8164                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         8164                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           69                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         8233                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         8233                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         8233                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         8233                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3746                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3746                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3761                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3761                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3761                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3761                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    330346820                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    330346820                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1001291                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1001291                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    331348111                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    331348111                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    331348111                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    331348111                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004885                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004885                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002683                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002683                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002683                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002683                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88186.550988                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88186.550988                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 66752.733333                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 66752.733333                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88101.066472                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88101.066472                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88101.066472                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88101.066472                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               518.095415                       # Cycle average of tags in use
system.cpu5.icache.total_refs               977199459                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1861332.302857                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    28.095415                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.045025                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.830281                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1095944                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1095944                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1095944                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1095944                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1095944                       # number of overall hits
system.cpu5.icache.overall_hits::total        1095944                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      6763613                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      6763613                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      6763613                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      6763613                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      6763613                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      6763613                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1095989                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1095989                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1095989                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1095989                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1095989                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1095989                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000041                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 150302.511111                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 150302.511111                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 150302.511111                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 150302.511111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 150302.511111                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 150302.511111                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           10                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           10                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           35                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           35                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      5435811                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      5435811                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      5435811                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      5435811                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      5435811                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      5435811                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 155308.885714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 155308.885714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 155308.885714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 155308.885714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 155308.885714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 155308.885714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  6436                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               162702316                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  6692                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              24312.958159                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   228.025042                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    27.974958                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.890723                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.109277                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       759810                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         759810                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       627667                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        627667                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1748                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1748                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1466                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1466                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1387477                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1387477                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1387477                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1387477                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        16438                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        16438                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           84                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        16522                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         16522                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        16522                       # number of overall misses
system.cpu5.dcache.overall_misses::total        16522                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1766816595                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1766816595                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6901393                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6901393                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1773717988                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1773717988                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1773717988                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1773717988                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       776248                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       776248                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       627751                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       627751                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1403999                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1403999                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1403999                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1403999                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021176                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021176                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000134                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000134                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011768                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011768                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011768                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011768                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 107483.671675                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 107483.671675                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82159.440476                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82159.440476                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 107354.919985                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 107354.919985                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 107354.919985                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 107354.919985                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1485                       # number of writebacks
system.cpu5.dcache.writebacks::total             1485                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        10017                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        10017                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           69                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        10086                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        10086                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        10086                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        10086                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         6421                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         6421                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         6436                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         6436                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         6436                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         6436                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    595069387                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    595069387                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       970962                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       970962                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    596040349                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    596040349                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    596040349                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    596040349                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008272                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008272                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004584                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004584                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004584                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004584                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92675.500234                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 92675.500234                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64730.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64730.800000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 92610.371193                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 92610.371193                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 92610.371193                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 92610.371193                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               488.789782                       # Cycle average of tags in use
system.cpu6.icache.total_refs               974688615                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1981074.420732                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    33.789782                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.054150                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.783317                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1105054                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1105054                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1105054                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1105054                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1105054                       # number of overall hits
system.cpu6.icache.overall_hits::total        1105054                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           48                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           48                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           48                       # number of overall misses
system.cpu6.icache.overall_misses::total           48                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7549011                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7549011                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7549011                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7549011                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7549011                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7549011                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1105102                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1105102                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1105102                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1105102                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1105102                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1105102                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 157271.062500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 157271.062500                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 157271.062500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 157271.062500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 157271.062500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 157271.062500                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6016870                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6016870                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6016870                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6016870                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6016870                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6016870                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 162618.108108                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 162618.108108                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 162618.108108                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 162618.108108                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 162618.108108                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 162618.108108                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3354                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               144278724                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3610                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              39966.405540                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.031466                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.968534                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.855592                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.144408                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       879471                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         879471                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       652007                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        652007                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1666                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1666                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1586                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1531478                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1531478                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1531478                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1531478                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         8575                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         8575                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           43                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         8618                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          8618                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         8618                       # number of overall misses
system.cpu6.dcache.overall_misses::total         8618                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    832491822                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    832491822                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3578548                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3578548                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    836070370                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    836070370                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    836070370                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    836070370                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       888046                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       888046                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       652050                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       652050                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1666                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1540096                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1540096                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1540096                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1540096                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009656                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009656                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000066                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000066                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005596                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005596                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005596                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005596                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 97083.594402                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 97083.594402                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83222.046512                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83222.046512                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97014.431423                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97014.431423                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97014.431423                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97014.431423                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          748                       # number of writebacks
system.cpu6.dcache.writebacks::total              748                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5233                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5233                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           31                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5264                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5264                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5264                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5264                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3342                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3342                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3354                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3354                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3354                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3354                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    291158337                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    291158337                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       806622                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       806622                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    291964959                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    291964959                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    291964959                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    291964959                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003763                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003763                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002178                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002178                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002178                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002178                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87120.986535                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87120.986535                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67218.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67218.500000                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87049.779070                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87049.779070                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87049.779070                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87049.779070                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               487.774457                       # Cycle average of tags in use
system.cpu7.icache.total_refs               974688464                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   492                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1981074.113821                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    32.774457                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.052523                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.781690                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1104903                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1104903                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1104903                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1104903                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1104903                       # number of overall hits
system.cpu7.icache.overall_hits::total        1104903                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           47                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           47                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           47                       # number of overall misses
system.cpu7.icache.overall_misses::total           47                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7584489                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7584489                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7584489                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7584489                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7584489                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7584489                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1104950                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1104950                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1104950                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1104950                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1104950                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1104950                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000043                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 161372.106383                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 161372.106383                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 161372.106383                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 161372.106383                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 161372.106383                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 161372.106383                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           10                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           10                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5983278                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5983278                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5983278                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5983278                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5983278                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5983278                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161710.216216                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161710.216216                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161710.216216                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161710.216216                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161710.216216                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161710.216216                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3359                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               144278973                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  3615                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              39911.195851                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   219.140114                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    36.859886                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.856016                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.143984                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       879466                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         879466                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       652246                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        652246                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1681                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1681                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1586                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1531712                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1531712                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1531712                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1531712                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         8580                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         8580                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           52                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           52                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         8632                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          8632                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         8632                       # number of overall misses
system.cpu7.dcache.overall_misses::total         8632                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    832946921                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    832946921                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      4240725                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      4240725                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    837187646                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    837187646                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    837187646                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    837187646                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       888046                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       888046                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       652298                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       652298                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1681                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1540344                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1540344                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1540344                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1540344                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009662                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009662                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000080                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000080                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005604                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005604                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005604                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005604                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 97080.060723                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 97080.060723                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 81552.403846                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 81552.403846                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 96986.520621                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 96986.520621                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 96986.520621                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 96986.520621                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          756                       # number of writebacks
system.cpu7.dcache.writebacks::total              756                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5234                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5234                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           39                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         5273                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5273                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         5273                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5273                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3346                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3346                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           13                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3359                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3359                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3359                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3359                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    290918379                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    290918379                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       919183                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       919183                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    291837562                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    291837562                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    291837562                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    291837562                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003768                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003768                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002181                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002181                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002181                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002181                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 86945.122236                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 86945.122236                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 70706.384615                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 70706.384615                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 86882.275082                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 86882.275082                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 86882.275082                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 86882.275082                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
