Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 29 17:35:09 2024
| Host         : U211168 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file Implement/Config_wbs_mult_import/top_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.660        0.000                      0                 1121        0.102        0.000                      0                 1121        3.750        0.000                       0                   498  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
PIN_CLOCK_100  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
PIN_CLOCK_100        0.660        0.000                      0                 1121        0.102        0.000                      0                 1121        3.750        0.000                       0                   498  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  PIN_CLOCK_100
  To Clock:  PIN_CLOCK_100

Setup :            0  Failing Endpoints,  Worst Slack        0.660ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.660ns  (required time - arrival time)
  Source:                 Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/uartrx0/pointer1_flop/D
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (PIN_CLOCK_100 rise@10.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 4.116ns (44.563%)  route 5.120ns (55.437%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r                 
    Y9                                                0.000     0.000 r  static         PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    static         PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  static         PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    static         PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  static         PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.705     5.468    static         Inst_wbm_uart_kcpsm6/program_rom/CLK
    RAMB36_X2Y7          RAMB36E1                                     r  static         Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    ----------------------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.922 r  static         Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/DOADO[5]
                         net (fo=14, routed)          1.359     9.280    static         Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/ADDRC1
    SLICE_X32Y35         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     9.433 f  static         Inst_wbm_uart_kcpsm6/processor/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           0.831    10.265    static         Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X32Y37         LUT5 (Prop_lut5_I0_O)        0.360    10.625 f  static         Inst_wbm_uart_kcpsm6/processor/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=4, routed)           0.693    11.318    static         Inst_wbm_uart_kcpsm6/processor/PORTS_ID[6]
    SLICE_X34Y36         LUT6 (Prop_lut6_I3_O)        0.331    11.649 r  static         Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2/O
                         net (fo=14, routed)          0.833    12.482    static         Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_2_n_0
    SLICE_X36Y39         LUT3 (Prop_lut3_I1_O)        0.116    12.598 r  static         Inst_wbm_uart_kcpsm6/processor/pointer3_lut_i_1__0/O
                         net (fo=7, routed)           0.905    13.503    static         Inst_wbm_uart_kcpsm6/uartrx0/data_present_lut/I3
    SLICE_X36Y39         LUT5 (Prop_lut5_I3_O)        0.354    13.857 r  static         Inst_wbm_uart_kcpsm6/uartrx0/data_present_lut/LUT5/O
                         net (fo=2, routed)           0.499    14.356    static         Inst_wbm_uart_kcpsm6/uartrx0/pointer01_lut/I2
    SLICE_X37Y39         LUT6 (Prop_lut6_I2_O)        0.348    14.704 r  static         Inst_wbm_uart_kcpsm6/uartrx0/pointer01_lut/LUT6/O
                         net (fo=1, routed)           0.000    14.704    static         Inst_wbm_uart_kcpsm6/uartrx0/pointer_value_1
    SLICE_X37Y39         FDRE                                         r  static         Inst_wbm_uart_kcpsm6/uartrx0/pointer1_flop/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                     10.000    10.000 r                 
    Y9                                                0.000    10.000 r  static         PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000    10.000    static         PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  static         PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    static         PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  static         PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=497, routed)         1.490    14.973    static         Inst_wbm_uart_kcpsm6/uartrx0/CLK
    SLICE_X37Y39         FDRE                                         r  static         Inst_wbm_uart_kcpsm6/uartrx0/pointer1_flop/C
                         clock pessimism              0.394    15.367                     
                         clock uncertainty           -0.035    15.332                     
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)        0.032    15.364    static           Inst_wbm_uart_kcpsm6/uartrx0/pointer1_flop
  -------------------------------------------------------------------
                         required time                         15.364                     
                         arrival time                         -14.704                     
  -------------------------------------------------------------------
                         slack                                  0.660                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 Inst_wbm_uart_kcpsm6/processor/stack_loop[2].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by PIN_CLOCK_100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             PIN_CLOCK_100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PIN_CLOCK_100 rise@0.000ns - PIN_CLOCK_100 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.056%)  route 0.230ns (61.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r                 
    Y9                                                0.000     0.000 r  static         PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    static         PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  static         PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    static         PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  static         PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.584     1.531    static         Inst_wbm_uart_kcpsm6/processor/CLK
    SLICE_X29Y35         FDRE                                         r  static         Inst_wbm_uart_kcpsm6/processor/stack_loop[2].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  static         Inst_wbm_uart_kcpsm6/processor/stack_loop[2].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.230     1.901    static         Inst_wbm_uart_kcpsm6/processor/stack_ram_high/ADDRD2
    SLICE_X30Y35         RAMD32                                       r  static         Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA/WADR2
  -------------------------------------------------------------------    ----------------------------------

                         (clock PIN_CLOCK_100 rise edge)
                                                      0.000     0.000 r                 
    Y9                                                0.000     0.000 r  static         PIN_CLOCK_100 (IN)
                         net (fo=0)                   0.000     0.000    static         PIN_CLOCK_100
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  static         PIN_CLOCK_100_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    static         PIN_CLOCK_100_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  static         PIN_CLOCK_100_IBUF_BUFG_inst/O
                         net (fo=497, routed)         0.851     2.045    static         Inst_wbm_uart_kcpsm6/processor/stack_ram_high/WCLK
    SLICE_X30Y35         RAMD32                                       r  static         Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.499     1.546                     
    SLICE_X30Y35         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     1.800    static           Inst_wbm_uart_kcpsm6/processor/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -1.800                     
                         arrival time                           1.901                     
  -------------------------------------------------------------------
                         slack                                  0.102                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PIN_CLOCK_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PIN_CLOCK_100 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   Inst_wbm_uart_kcpsm6/program_rom/ram_2k_generate.akv7.kcpsm6_rom/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y35  Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y35  Inst_wbm_uart_kcpsm6/processor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK



