Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 354a32f9f7984ff1a822cbbe4d747ebf --incr --debug typical --relax --mt 8 -L xlconcat_v2_1_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot clock_select_behav xil_defaultlib.clock_select xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.bit_sum [bit_sum_default]
Compiling architecture behavioral of entity xil_defaultlib.gap_counter [gap_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_select
Built simulation snapshot clock_select_behav
