 Timing Path to inRegA/Q_reg[15]/D 
  
 Path Start Point : a[15] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[15]                             Rise  0.2000 0.0000 0.0000 7.09182  0.894119 7.98594           1       43.469   c             | 
|    inRegA/D[15]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_17/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_17/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       62.2098                | 
|    inRegA/CLOCK_slh__c75/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c75/Z CLKBUF_X1 Rise  0.2550 0.0300 0.0090 1.24869  1.06234  2.31103           1       62.2098                | 
|    inRegA/Q_reg[15]/D      DFF_X1    Rise  0.2550 0.0000 0.0090          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.376899 1.42116  1.79806           1       31.4061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0590 0.0590 0.0390 34.5657  10.1602  44.7258           3       31.4061  mF   K/M      | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0590 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0620 0.0030 0.0390          1.42116                                     mF            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1260 0.0640 0.0320 25.6415  7.95918  33.6007           1       64.5201  mF   K/M      | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1320 0.0060 0.0310          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1710 0.0390 0.0160 32.875   5.02807  37.903            4       59.8661  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1770 0.0060 0.0170          1.40591                                     mF            | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2320 0.0550 0.0330 17.2767  7.59723  24.8739           8       48.0692  mF   K/M      | 
|    inRegA/Q_reg[15]/CK                DFF_X1        Rise  0.2370 0.0050 0.0330          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0150 0.2520 | 
| data required time                        |  0.2520        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0030        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[16]/D 
  
 Path Start Point : a[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[16]                             Rise  0.2000 0.0000 0.0000 7.85291  0.894119 8.74703           1       34.3148  c             | 
|    inRegA/D[16]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_18/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       59.4643                | 
|    inRegA/CLOCK_slh__c77/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c77/Z CLKBUF_X1 Rise  0.2550 0.0300 0.0090 1.17773  1.06234  2.24007           1       59.4643                | 
|    inRegA/Q_reg[16]/D      DFF_X1    Rise  0.2550 0.0000 0.0090          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.376899 1.42116  1.79806           1       31.4061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0590 0.0590 0.0390 34.5657  10.1602  44.7258           3       31.4061  mF   K/M      | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0590 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0620 0.0030 0.0390          1.42116                                     mF            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1260 0.0640 0.0320 25.6415  7.95918  33.6007           1       64.5201  mF   K/M      | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1320 0.0060 0.0310          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1710 0.0390 0.0160 32.875   5.02807  37.903            4       59.8661  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1770 0.0060 0.0170          1.40591                                     mF            | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2320 0.0550 0.0330 17.2767  7.59723  24.8739           8       48.0692  mF   K/M      | 
|    inRegA/Q_reg[16]/CK                DFF_X1        Rise  0.2370 0.0050 0.0330          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0150 0.2520 | 
| data required time                        |  0.2520        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0030        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[17]/D 
  
 Path Start Point : a[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[17]                             Rise  0.2000 0.0000 0.0000 6.81863  0.894119 7.71275           1       34.3148  c             | 
|    inRegA/D[17]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_19/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       60.5022                | 
|    inRegA/CLOCK_slh__c73/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c73/Z CLKBUF_X1 Rise  0.2550 0.0300 0.0100 1.38736  1.06234  2.4497            1       60.5022                | 
|    inRegA/Q_reg[17]/D      DFF_X1    Rise  0.2550 0.0000 0.0100          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.376899 1.42116  1.79806           1       31.4061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0590 0.0590 0.0390 34.5657  10.1602  44.7258           3       31.4061  mF   K/M      | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0590 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0620 0.0030 0.0390          1.42116                                     mF            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1260 0.0640 0.0320 25.6415  7.95918  33.6007           1       64.5201  mF   K/M      | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1320 0.0060 0.0310          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1710 0.0390 0.0160 32.875   5.02807  37.903            4       59.8661  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1770 0.0060 0.0170          1.40591                                     mF            | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2320 0.0550 0.0330 17.2767  7.59723  24.8739           8       48.0692  mF   K/M      | 
|    inRegA/Q_reg[17]/CK                DFF_X1        Rise  0.2370 0.0050 0.0330          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0150 0.2520 | 
| data required time                        |  0.2520        | 
|                                           |                | 
| data arrival time                         |  0.2550        | 
| data required time                        | -0.2520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0030        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[25]/D 
  
 Path Start Point : b[25] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    b[25]                      Rise  0.2000 0.0000 0.0000 1.66494  0.894119 2.55906           1       38.8116  c             | 
|    inRegB/D[25]               Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_27/A2   AND2_X1 Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_27/ZN   AND2_X1 Rise  0.2320 0.0320 0.0110 1.84064  1.06234  2.90298           1       31.3972                | 
|    inRegB/Q_reg[25]/D DFF_X1  Rise  0.2320 0.0000 0.0110          1.14029                                     MF            | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[25]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.376899 1.42116  1.79806           1       31.4061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0590 0.0590 0.0390 34.5657  10.1602  44.7258           3       31.4061  mF   K/M      | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0590 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0610 0.0020 0.0390          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0370 0.0110 18.892   1.42116  20.3131           1       28.8544  mFA  K/M      | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0990 0.0010 0.0110          1.42116                                     mF            | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1920 0.0930 0.0900 72.2036  30.3889  102.593           32      56.1496  mF   K/M      | 
|    inRegB/Q_reg[25]/CK        DFF_X1        Rise  0.2050 0.0130 0.0920          0.949653                                    MmF           | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2050 0.2050 | 
| library hold check                        |  0.0220 0.2270 | 
| data required time                        |  0.2270        | 
|                                           |                | 
| data arrival time                         |  0.2320        | 
| data required time                        | -0.2270        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0050        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[17]/D 
  
 Path Start Point : b[17] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[17]                             Rise  0.2000 0.0000 0.0000 0.770487 0.894119 1.66461           1       38.8116  c             | 
|    inRegB/D[17]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_19/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_19/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       43.469                 | 
|    inRegB/CLOCK_slh__c47/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c47/Z CLKBUF_X1 Rise  0.2530 0.0280 0.0080 0.491283 1.06234  1.55363           1       43.469                 | 
|    inRegB/Q_reg[17]/D      DFF_X1    Rise  0.2530 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[17]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.376899 1.42116  1.79806           1       31.4061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0590 0.0590 0.0390 34.5657  10.1602  44.7258           3       31.4061  mF   K/M      | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0590 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0610 0.0020 0.0390          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0370 0.0110 18.892   1.42116  20.3131           1       28.8544  mFA  K/M      | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0990 0.0010 0.0110          1.42116                                     mF            | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1920 0.0930 0.0900 72.2036  30.3889  102.593           32      56.1496  mF   K/M      | 
|    inRegB/Q_reg[17]/CK        DFF_X1        Rise  0.2270 0.0350 0.0930          0.949653                                    MmF           | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2270 0.2270 | 
| library hold check                        |  0.0200 0.2470 | 
| data required time                        |  0.2470        | 
|                                           |                | 
| data arrival time                         |  0.2530        | 
| data required time                        | -0.2470        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0060        | 
--------------------------------------------------------------


 Timing Path to inRegB/Q_reg[16]/D 
  
 Path Start Point : b[16] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegB/Q_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    b[16]                             Rise  0.2000 0.0000 0.0000 1.22842  0.894119 2.12254           1       38.8116  c             | 
|    inRegB/D[16]                      Rise  0.2000 0.0000                                                                           | 
|    inRegB/i_0_18/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegB/i_0_18/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       48.6272                | 
|    inRegB/CLOCK_slh__c49/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegB/CLOCK_slh__c49/Z CLKBUF_X1 Rise  0.2540 0.0290 0.0080 0.838776 1.06234  1.90112           1       38.8116                | 
|    inRegB/Q_reg[16]/D      DFF_X1    Rise  0.2540 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegB/Q_reg[16]/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                           Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                      Rise  0.0000 0.0000 0.0000 0.376899 1.42116  1.79806           1       31.4061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c7/A CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c7/Z CLKBUF_X3     Rise  0.0590 0.0590 0.0390 34.5657  10.1602  44.7258           3       31.4061  mF   K/M      | 
|    inRegB/clk_CTS_1_PP_1                    Rise  0.0590 0.0000                                                                           | 
|    inRegB/clk_gate_Q_reg/CK   CLKGATETST_X8 Rise  0.0610 0.0020 0.0390          7.95918                                     mFA           | 
|    inRegB/clk_gate_Q_reg/GCK  CLKGATETST_X8 Rise  0.0980 0.0370 0.0110 18.892   1.42116  20.3131           1       28.8544  mFA  K/M      | 
|    inRegB/CTS_L3_c_tid1_3/A   CLKBUF_X3     Rise  0.0990 0.0010 0.0110          1.42116                                     mF            | 
|    inRegB/CTS_L3_c_tid1_3/Z   CLKBUF_X3     Rise  0.1920 0.0930 0.0900 72.2036  30.3889  102.593           32      56.1496  mF   K/M      | 
|    inRegB/Q_reg[16]/CK        DFF_X1        Rise  0.2260 0.0340 0.0930          0.949653                                    MmF           | 
---------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2260 0.2260 | 
| library hold check                        |  0.0200 0.2460 | 
| data required time                        |  0.2460        | 
|                                           |                | 
| data arrival time                         |  0.2540        | 
| data required time                        | -0.2460        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0080        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[13]/D 
  
 Path Start Point : a[13] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[13]                             Rise  0.2000 0.0000 0.0000 29.8004  0.894119 30.6945           1       43.469   c             | 
|    inRegA/D[13]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_15/A2        AND2_X1   Rise  0.2060 0.0060 0.0000          0.97463                                                   | 
|    inRegA/i_0_15/ZN        AND2_X1   Rise  0.2310 0.0250 0.0070 0.170352 0.699202 0.869554          1       62.2098                | 
|    inRegA/CLOCK_slh__c85/A CLKBUF_X1 Rise  0.2310 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c85/Z CLKBUF_X1 Rise  0.2600 0.0290 0.0080 0.779764 1.06234  1.84211           1       62.2098                | 
|    inRegA/Q_reg[13]/D      DFF_X1    Rise  0.2600 0.0000 0.0080          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.376899 1.42116  1.79806           1       31.4061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0590 0.0590 0.0390 34.5657  10.1602  44.7258           3       31.4061  mF   K/M      | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0590 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0620 0.0030 0.0390          1.42116                                     mF            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1260 0.0640 0.0320 25.6415  7.95918  33.6007           1       64.5201  mF   K/M      | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1320 0.0060 0.0310          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1710 0.0390 0.0160 32.875   5.02807  37.903            4       59.8661  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1770 0.0060 0.0170          1.40591                                     mF            | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2320 0.0550 0.0330 17.2767  7.59723  24.8739           8       48.0692  mF   K/M      | 
|    inRegA/Q_reg[13]/CK                DFF_X1        Rise  0.2370 0.0050 0.0330          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2370 0.2370 | 
| library hold check                        |  0.0150 0.2520 | 
| data required time                        |  0.2520        | 
|                                           |                | 
| data arrival time                         |  0.2600        | 
| data required time                        | -0.2520        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0080        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[4]/D 
  
 Path Start Point : a[4] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------|
|    a[4]                      Rise  0.2000 0.0000 0.0000 43.3025  0.894119 44.1966           1       39.8214  c             | 
|    inRegA/D[4]               Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_6/A2   AND2_X1 Rise  0.2100 0.0100 0.0000          0.97463                                                   | 
|    inRegA/i_0_6/ZN   AND2_X1 Rise  0.2630 0.0530 0.0300 10.3883  1.06234  11.4506           1       26.4621                | 
|    inRegA/Q_reg[4]/D DFF_X1  Rise  0.2650 0.0020 0.0300          1.14029                                     MF            | 
------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.376899 1.42116  1.79806           1       31.4061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0590 0.0590 0.0390 34.5657  10.1602  44.7258           3       31.4061  mF   K/M      | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0590 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0620 0.0030 0.0390          1.42116                                     mF            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1260 0.0640 0.0320 25.6415  7.95918  33.6007           1       64.5201  mF   K/M      | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1320 0.0060 0.0310          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1710 0.0390 0.0160 32.875   5.02807  37.903            4       59.8661  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_38/A          CLKBUF_X3     Rise  0.1780 0.0070 0.0170          1.42116                                     mF            | 
|    inRegA/CTS_L4_c_tid0_38/Z          CLKBUF_X3     Rise  0.2310 0.0530 0.0280 18.155   11.3958  29.5509           12      55.9375  mF   K/M      | 
|    inRegA/Q_reg[4]/CK                 DFF_X1        Rise  0.2360 0.0050 0.0280          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2360 0.2360 | 
| library hold check                        |  0.0210 0.2570 | 
| data required time                        |  0.2570        | 
|                                           |                | 
| data arrival time                         |  0.2650        | 
| data required time                        | -0.2570        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0080        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[21]/D 
  
 Path Start Point : a[21] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[21]                             Rise  0.2000 0.0000 0.0000 1.82899  0.894119 2.72311           1       35.5804  c             | 
|    inRegA/D[21]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_23/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_23/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       35.5804                | 
|    inRegA/CLOCK_slh__c81/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c81/Z CLKBUF_X1 Rise  0.2560 0.0310 0.0100 1.58613  1.06234  2.64847           1       35.5804                | 
|    inRegA/Q_reg[21]/D      DFF_X1    Rise  0.2560 0.0000 0.0100          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.376899 1.42116  1.79806           1       31.4061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0590 0.0590 0.0390 34.5657  10.1602  44.7258           3       31.4061  mF   K/M      | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0590 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0620 0.0030 0.0390          1.42116                                     mF            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1260 0.0640 0.0320 25.6415  7.95918  33.6007           1       64.5201  mF   K/M      | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1320 0.0060 0.0310          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1710 0.0390 0.0160 32.875   5.02807  37.903            4       59.8661  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1770 0.0060 0.0170          1.40591                                     mF            | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2320 0.0550 0.0330 17.2767  7.59723  24.8739           8       48.0692  mF   K/M      | 
|    inRegA/Q_reg[21]/CK                DFF_X1        Rise  0.2320 0.0000 0.0330          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2320 0.2320 | 
| library hold check                        |  0.0150 0.2470 | 
| data required time                        |  0.2470        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2470        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0090        | 
--------------------------------------------------------------


 Timing Path to inRegA/Q_reg[29]/D 
  
 Path Start Point : a[29] 
                       (rising IO latch clocked by vsysclk_new_mode) 
 Path End Point   : inRegA/Q_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by vsysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                        Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    a[29]                             Rise  0.2000 0.0000 0.0000 1.20396  0.894119 2.09808           1       35.5804  c             | 
|    inRegA/D[29]                      Rise  0.2000 0.0000                                                                           | 
|    inRegA/i_0_31/A2        AND2_X1   Rise  0.2000 0.0000 0.0000          0.97463                                                   | 
|    inRegA/i_0_31/ZN        AND2_X1   Rise  0.2250 0.0250 0.0070 0.170352 0.699202 0.869554          1       35.5804                | 
|    inRegA/CLOCK_slh__c79/A CLKBUF_X1 Rise  0.2250 0.0000 0.0070          0.77983                                                   | 
|    inRegA/CLOCK_slh__c79/Z CLKBUF_X1 Rise  0.2560 0.0310 0.0100 1.63932  1.06234  2.70167           1       35.5804                | 
|    inRegA/Q_reg[29]/D      DFF_X1    Rise  0.2560 0.0000 0.0100          1.14029                                     MF            | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inRegA/Q_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                   Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                              Rise  0.0000 0.0000 0.0000 0.376899 1.42116  1.79806           1       31.4061  c    K/M      | 
|    CTS_L1_tid1__c1_tid1__c7/A         CLKBUF_X3     Rise  0.0000 0.0000 0.0000          1.42116                                     mF            | 
|    CTS_L1_tid1__c1_tid1__c7/Z         CLKBUF_X3     Rise  0.0590 0.0590 0.0390 34.5657  10.1602  44.7258           3       31.4061  mF   K/M      | 
|    inRegA/clk_CTS_1_PP_4                            Rise  0.0590 0.0000                                                                           | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/A CLKBUF_X3     Rise  0.0620 0.0030 0.0390          1.42116                                     mF            | 
|    inRegA/CTS_L2_tid1__c2_tid1__c65/Z CLKBUF_X3     Rise  0.1260 0.0640 0.0320 25.6415  7.95918  33.6007           1       64.5201  mF   K/M      | 
|    inRegA/clk_gate_Q_reg/CK           CLKGATETST_X8 Rise  0.1320 0.0060 0.0310          7.95918                                     mFA           | 
|    inRegA/clk_gate_Q_reg/GCK          CLKGATETST_X8 Rise  0.1710 0.0390 0.0160 32.875   5.02807  37.903            4       59.8661  mFA  K/M      | 
|    inRegA/CTS_L4_c_tid0_35/A          CLKBUF_X2     Rise  0.1770 0.0060 0.0170          1.40591                                     mF            | 
|    inRegA/CTS_L4_c_tid0_35/Z          CLKBUF_X2     Rise  0.2320 0.0550 0.0330 17.2767  7.59723  24.8739           8       48.0692  mF   K/M      | 
|    inRegA/Q_reg[29]/CK                DFF_X1        Rise  0.2320 0.0000 0.0330          0.949653                                    MmF           | 
-----------------------------------------------------------------------------------------------------------------------------------------------------


--------------------------------------------------------------
|                                           | Time    Total  | 
|------------------------------------------------------------|
| target clock vsysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                  |  0.0000 0.0000 | 
| target clock propagated network latency   |  0.2320 0.2320 | 
| library hold check                        |  0.0150 0.2470 | 
| data required time                        |  0.2470        | 
|                                           |                | 
| data arrival time                         |  0.2560        | 
| data required time                        | -0.2470        | 
| pessimism                                 |  0.0000        | 
|                                           |                | 
| slack                                     |  0.0090        | 
--------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 465M, CVMEM - 2128M, PVMEM - 2982M)
