Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\OneDrive\Sorbonne\Architecture_des_systemes_embarques\TP2\DE1-SoC_TP2_Sources_2021\DE1_SoC_QSYS.qsys --block-symbol-file --output-directory=D:\OneDrive\Sorbonne\Architecture_des_systemes_embarques\TP2\DE1-SoC_TP2_Sources_2021\DE1_SoC_QSYS --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX0
Progress: Adding HEX1 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX1
Progress: Adding HEX2 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX2
Progress: Adding HEX3 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3
Progress: Adding HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX4
Progress: Adding HEX5 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5
Progress: Adding Interval_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_timer
Progress: Adding KEY [altera_avalon_pio 18.1]
Progress: Parameterizing module KEY
Progress: Adding LEDR [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDR
Progress: Adding adc_ltc2308 [adc_ltc2308 1.1]
Progress: Parameterizing module adc_ltc2308
Progress: Adding avalon_pwm_inst [avalon_pwm 1.0]
Progress: Parameterizing module avalon_pwm_inst
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_qsys [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pll_sys [altera_pll 18.1]
Progress: Parameterizing module pll_sys
Progress: Adding pwm_4_channel_0 [pwm_4_channel 1.0]
Progress: Parameterizing module pwm_4_channel_0
Progress: Adding seven_seg [new_component 1.0]
Progress: Parameterizing module seven_seg
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SoC_QSYS.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: DE1_SoC_QSYS.nios2_qsys: Nios II Classic cores are no longer recommended for new projects
Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings
Info: DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\OneDrive\Sorbonne\Architecture_des_systemes_embarques\TP2\DE1-SoC_TP2_Sources_2021\DE1_SoC_QSYS.qsys --synthesis=VHDL --output-directory=D:\OneDrive\Sorbonne\Architecture_des_systemes_embarques\TP2\DE1-SoC_TP2_Sources_2021\DE1_SoC_QSYS\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding HEX0 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX0
Progress: Adding HEX1 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX1
Progress: Adding HEX2 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX2
Progress: Adding HEX3 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX3
Progress: Adding HEX4 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX4
Progress: Adding HEX5 [altera_avalon_pio 18.1]
Progress: Parameterizing module HEX5
Progress: Adding Interval_timer [altera_avalon_timer 18.1]
Progress: Parameterizing module Interval_timer
Progress: Adding KEY [altera_avalon_pio 18.1]
Progress: Parameterizing module KEY
Progress: Adding LEDR [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDR
Progress: Adding adc_ltc2308 [adc_ltc2308 1.1]
Progress: Parameterizing module adc_ltc2308
Progress: Adding avalon_pwm_inst [avalon_pwm 1.0]
Progress: Parameterizing module avalon_pwm_inst
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding nios2_qsys [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2_qsys
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pll_sys [altera_pll 18.1]
Progress: Parameterizing module pll_sys
Progress: Adding pwm_4_channel_0 [pwm_4_channel 1.0]
Progress: Parameterizing module pwm_4_channel_0
Progress: Adding seven_seg [new_component 1.0]
Progress: Parameterizing module seven_seg
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE1_SoC_QSYS.KEY: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: DE1_SoC_QSYS.nios2_qsys: Nios II Classic cores are no longer recommended for new projects
Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings
Info: DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src2 and cmd_mux_002.sink0
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between cmd_demux.src8 and cmd_mux_008.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src0 and rsp_mux.sink2
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: Inserting clock-crossing logic between rsp_demux_008.src0 and rsp_mux.sink8
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: Interval_timer: Starting RTL generation for module 'DE1_SoC_QSYS_Interval_timer'
Info: Interval_timer:   Generation command is [exec E:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I E:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE1_SoC_QSYS_Interval_timer --dir=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0041_Interval_timer_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0041_Interval_timer_gen//DE1_SoC_QSYS_Interval_timer_component_configuration.pl  --do_build_sim=0  ]
Info: Interval_timer: Done RTL generation for module 'DE1_SoC_QSYS_Interval_timer'
Info: Interval_timer: "DE1_SoC_QSYS" instantiated altera_avalon_timer "Interval_timer"
Info: KEY: Starting RTL generation for module 'DE1_SoC_QSYS_KEY'
Info: KEY:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_KEY --dir=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0042_KEY_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0042_KEY_gen//DE1_SoC_QSYS_KEY_component_configuration.pl  --do_build_sim=0  ]
Info: KEY: Done RTL generation for module 'DE1_SoC_QSYS_KEY'
Info: KEY: "DE1_SoC_QSYS" instantiated altera_avalon_pio "KEY"
Info: adc_ltc2308: "DE1_SoC_QSYS" instantiated adc_ltc2308 "adc_ltc2308"
Info: avalon_pwm_inst: "DE1_SoC_QSYS" instantiated avalon_pwm "avalon_pwm_inst"
Info: jtag_uart: Starting RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE1_SoC_QSYS_jtag_uart --dir=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0045_jtag_uart_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0045_jtag_uart_gen//DE1_SoC_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE1_SoC_QSYS_jtag_uart'
Info: jtag_uart: "DE1_SoC_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: nios2_qsys: Starting RTL generation for module 'DE1_SoC_QSYS_nios2_qsys'
Info: nios2_qsys:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/eperlcmd.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I E:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I E:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I E:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- E:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=DE1_SoC_QSYS_nios2_qsys --dir=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0046_nios2_qsys_gen/ --quartus_bindir=E:/intelfpga_lite/18.1/quartus/bin64 --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0046_nios2_qsys_gen//DE1_SoC_QSYS_nios2_qsys_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys: # 2024.11.22 17:39:49 (*) Starting Nios II generation
Info: nios2_qsys: # 2024.11.22 17:39:49 (*)   Checking for plaintext license.
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   Couldn't query license setup in Quartus directory E:/intelfpga_lite/18.1/quartus/bin64
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   Plaintext license not found.
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   Couldn't query license setup in Quartus directory E:/intelfpga_lite/18.1/quartus/bin64
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   Elaborating CPU configuration settings
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)   Creating all objects for CPU
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)     Testbench
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)     Instruction decoding
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)       Instruction fields
Info: nios2_qsys: # 2024.11.22 17:39:50 (*)       Instruction decodes
Info: nios2_qsys: # 2024.11.22 17:39:51 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys: # 2024.11.22 17:39:51 (*)       Instruction controls
Info: nios2_qsys: # 2024.11.22 17:39:51 (*)     Pipeline frontend
Info: nios2_qsys: # 2024.11.22 17:39:51 (*)     Pipeline backend
Info: nios2_qsys: # 2024.11.22 17:39:53 (*)   Generating RTL from CPU objects
Info: nios2_qsys: # 2024.11.22 17:39:54 (*)   Creating encrypted RTL
Info: nios2_qsys: # 2024.11.22 17:39:55 (*) Done Nios II generation
Info: nios2_qsys: Done RTL generation for module 'DE1_SoC_QSYS_nios2_qsys'
Info: nios2_qsys: "DE1_SoC_QSYS" instantiated altera_nios2_qsys "nios2_qsys"
Info: onchip_memory2: Starting RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE1_SoC_QSYS_onchip_memory2 --dir=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0047_onchip_memory2_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0047_onchip_memory2_gen//DE1_SoC_QSYS_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'DE1_SoC_QSYS_onchip_memory2'
Info: onchip_memory2: "DE1_SoC_QSYS" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: pll_sys: "DE1_SoC_QSYS" instantiated altera_pll "pll_sys"
Info: pwm_4_channel_0: "DE1_SoC_QSYS" instantiated pwm_4_channel "pwm_4_channel_0"
Info: seven_seg: "DE1_SoC_QSYS" instantiated new_component "seven_seg"
Info: sw: Starting RTL generation for module 'DE1_SoC_QSYS_sw'
Info: sw:   Generation command is [exec E:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I E:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I E:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- E:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE1_SoC_QSYS_sw --dir=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0051_sw_gen/ --quartus_dir=E:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/lenovo/AppData/Local/Temp/alt0049_1752981102963953570.dir/0051_sw_gen//DE1_SoC_QSYS_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'DE1_SoC_QSYS_sw'
Info: sw: "DE1_SoC_QSYS" instantiated altera_avalon_pio "sw"
Info: sysid_qsys: "DE1_SoC_QSYS" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE1_SoC_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "DE1_SoC_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE1_SoC_QSYS" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "DE1_SoC_QSYS" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_qsys_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: nios2_qsys_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_qsys_data_master_limiter"
Info: Reusing file D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/OneDrive/Sorbonne/Architecture_des_systemes_embarques/TP2/DE1-SoC_TP2_Sources_2021/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: DE1_SoC_QSYS: Done "DE1_SoC_QSYS" with 39 modules, 70 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
