

================================================================
== Vivado HLS Report for 'cpu'
================================================================
* Date:           Tue Nov 24 23:10:00 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        cpu
* Solution:       solution0
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.027 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memcpy.i_cache.addr.i_mem.opcode  |     4097|     4097|         3|          1|          1|  4096|    yes   |
        |- memcpy.d_cache.V.addr.d_mem.V     |     1025|     1025|         3|          1|          1|  1024|    yes   |
        |- PROGRAM_LOOP                      |        ?|        ?|         5|          3|          1|     ?|    yes   |
        |- memcpy.d_mem.V.d_cache.V.addr     |     1025|     1025|         3|          1|          1|  1024|    yes   |
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    470|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|      -|    1136|   1328|    -|
|Memory           |        3|      -|      64|      8|    0|
|Multiplexer      |        -|      -|       -|    460|    -|
|Register         |        -|      -|     369|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        7|      0|    1569|   2266|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      0|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |cpu_CONTROL_BUS_s_axi_U  |cpu_CONTROL_BUS_s_axi  |        0|      0|  112|  168|    0|
    |cpu_d_mem_m_axi_U        |cpu_d_mem_m_axi        |        2|      0|  512|  580|    0|
    |cpu_i_mem_m_axi_U        |cpu_i_mem_m_axi        |        2|      0|  512|  580|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                    |                       |        4|      0| 1136| 1328|    0|
    +-------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |    Memory    |     Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |d_cache_V_U   |cpu_d_cache_V   |        2|   0|   0|    0|  1024|   32|     1|        32768|
    |i_cache_U     |cpu_i_cache     |        1|   0|   0|    0|  1024|    8|     1|         8192|
    |reg_file_V_U  |cpu_reg_file_V  |        0|  64|   8|    0|    16|   32|     1|          512|
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total         |                |        3|  64|   8|    0|  2064|   72|     3|        41472|
    +--------------+----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln112_fu_912_p2                |     +    |      0|  0|  13|          11|           1|
    |add_ln39_fu_412_p2                 |     +    |      0|  0|  17|          13|           1|
    |add_ln40_fu_429_p2                 |     +    |      0|  0|  13|          11|           1|
    |pc_V_fu_445_p2                     |     +    |      0|  0|  14|           1|          10|
    |res_V_1_fu_841_p2                  |     +    |      0|  0|  39|          32|          32|
    |and_ln68_fu_553_p2                 |    and   |      0|  0|   2|           1|           1|
    |and_ln879_10_fu_778_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln879_11_fu_784_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln879_12_fu_790_p2             |    and   |      0|  0|   2|           1|           1|
    |and_ln879_1_fu_520_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_2_fu_535_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_3_fu_571_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_4_fu_629_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_5_fu_645_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_6_fu_703_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_7_fu_708_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_8_fu_720_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_9_fu_772_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln879_fu_510_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln91_fu_867_p2                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state20_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state31_io                |    and   |      0|  0|   2|           1|           1|
    |empty_10_fu_821_p2                 |   icmp   |      0|  0|   9|           3|           3|
    |grp_fu_367_p2                      |   icmp   |      0|  0|   9|           3|           1|
    |grp_fu_372_p2                      |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln112_fu_906_p2               |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln39_fu_406_p2                |   icmp   |      0|  0|  13|          13|          14|
    |icmp_ln40_fu_423_p2                |   icmp   |      0|  0|  13|          11|          12|
    |icmp_ln68_fu_495_p2                |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln879_3_fu_490_p2             |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln879_4_fu_500_p2             |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln879_5_fu_811_p2             |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln879_6_fu_861_p2             |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln879_fu_457_p2               |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln94_fu_816_p2                |   icmp   |      0|  0|   9|           3|           3|
    |empty_12_fu_826_p2                 |    or    |      0|  0|   2|           1|           1|
    |empty_14_fu_832_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln68_1_fu_754_p2                |    or    |      0|  0|   2|           1|           1|
    |or_ln68_fu_559_p2                  |    or    |      0|  0|   2|           1|           1|
    |or_ln879_10_fu_766_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln879_11_fu_796_p2              |    or    |      0|  0|   2|           1|           1|
    |or_ln879_1_fu_525_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_2_fu_541_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_3_fu_583_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_4_fu_588_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_5_fu_594_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_6_fu_608_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_7_fu_698_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_8_fu_731_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_9_fu_742_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln879_fu_481_p2                 |    or    |      0|  0|   2|           1|           1|
    |or_ln94_fu_879_p2                  |    or    |      0|  0|   2|           1|           1|
    |dst_V_fu_621_p3                    |  select  |      0|  0|   4|           1|           4|
    |pc_V_1_fu_872_p3                   |  select  |      0|  0|  10|           1|           1|
    |pc_V_2_fu_884_p3                   |  select  |      0|  0|  10|           1|          10|
    |select_ln86_fu_847_p3              |  select  |      0|  0|  32|           1|          32|
    |select_ln879_10_fu_854_p3          |  select  |      0|  0|  32|           1|          32|
    |select_ln879_1_fu_600_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_2_fu_614_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_4_fu_638_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_5_fu_654_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_6_fu_662_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_7_fu_670_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_8_fu_677_p3           |  select  |      0|  0|   4|           1|           1|
    |select_ln879_9_fu_685_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln879_fu_577_p3             |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    |xor_ln68_1_fu_748_p2               |    xor   |      0|  0|   2|           1|           2|
    |xor_ln68_fu_565_p2                 |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_1_fu_515_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_2_fu_529_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_3_fu_547_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_4_fu_693_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_5_fu_714_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_6_fu_726_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_7_fu_736_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_8_fu_760_p2              |    xor   |      0|  0|   2|           1|           2|
    |xor_ln879_fu_505_p2                |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 470|         235|         317|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  133|         29|    1|         29|
    |ap_enable_reg_pp0_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                |    9|          2|    1|          2|
    |ap_phi_mux_finish_0_phi_fu_337_p4      |    9|          2|    1|          2|
    |ap_phi_mux_p_0177_0_phi_fu_325_p4      |    9|          2|   10|         20|
    |ap_phi_mux_p_0290_2_phi_fu_348_p4      |    9|          2|   32|         64|
    |ap_phi_mux_phi_ln39_phi_fu_301_p4      |    9|          2|   13|         26|
    |ap_phi_mux_phi_ln40_phi_fu_313_p4      |    9|          2|   11|         22|
    |ap_phi_reg_pp2_iter1_p_0290_2_reg_345  |    9|          2|   32|         64|
    |d_cache_V_address0                     |   27|          5|   10|         50|
    |d_cache_V_d0                           |   15|          3|   32|         96|
    |d_mem_blk_n_AR                         |    9|          2|    1|          2|
    |d_mem_blk_n_AW                         |    9|          2|    1|          2|
    |d_mem_blk_n_B                          |    9|          2|    1|          2|
    |d_mem_blk_n_R                          |    9|          2|    1|          2|
    |d_mem_blk_n_W                          |    9|          2|    1|          2|
    |finish_0_reg_333                       |    9|          2|    1|          2|
    |grp_fu_367_p0                          |   15|          3|    3|          9|
    |grp_fu_372_p0                          |   15|          3|    3|          9|
    |i_cache_address0                       |   15|          3|   10|         30|
    |i_mem_blk_n_AR                         |    9|          2|    1|          2|
    |i_mem_blk_n_R                          |    9|          2|    1|          2|
    |p_0177_0_reg_321                       |    9|          2|   10|         20|
    |phi_ln112_reg_356                      |    9|          2|   11|         22|
    |phi_ln39_reg_297                       |    9|          2|   13|         26|
    |phi_ln40_reg_309                       |    9|          2|   11|         22|
    |reg_file_V_address0                    |   15|          3|    4|         12|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  460|         99|  222|        553|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln39_reg_945                       |  13|   0|   13|          0|
    |add_ln40_reg_959                       |  11|   0|   11|          0|
    |and_ln879_8_reg_1051                   |   1|   0|    1|          0|
    |ap_CS_fsm                              |  28|   0|   28|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                |   1|   0|    1|          0|
    |ap_phi_reg_pp2_iter1_p_0290_2_reg_345  |  32|   0|   32|          0|
    |d_cache_V_load_reg_1114                |  32|   0|   32|          0|
    |d_mem_V3_reg_923                       |  30|   0|   30|          0|
    |d_mem_addr_read_reg_964                |  32|   0|   32|          0|
    |d_mem_addr_reg_934                     |  30|   0|   32|          2|
    |dst_V_reg_1046                         |   4|   0|    4|          0|
    |empty_14_reg_1081                      |   1|   0|    1|          0|
    |finish_0_reg_333                       |   1|   0|    1|          0|
    |finish_0_reg_333_pp2_iter1_reg         |   1|   0|    1|          0|
    |i_mem_addr_read_reg_950                |   8|   0|    8|          0|
    |i_mem_addr_reg_928                     |  32|   0|   32|          0|
    |icmp_ln112_reg_1100                    |   1|   0|    1|          0|
    |icmp_ln112_reg_1100_pp3_iter1_reg      |   1|   0|    1|          0|
    |icmp_ln39_reg_941                      |   1|   0|    1|          0|
    |icmp_ln39_reg_941_pp0_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln40_reg_955                      |   1|   0|    1|          0|
    |icmp_ln40_reg_955_pp1_iter1_reg        |   1|   0|    1|          0|
    |icmp_ln879_1_reg_1000                  |   1|   0|    1|          0|
    |icmp_ln879_2_reg_1023                  |   1|   0|    1|          0|
    |icmp_ln879_3_reg_1037                  |   1|   0|    1|          0|
    |icmp_ln879_4_reg_1041                  |   1|   0|    1|          0|
    |icmp_ln879_5_reg_1071                  |   1|   0|    1|          0|
    |icmp_ln879_reg_991                     |   1|   0|    1|          0|
    |icmp_ln94_reg_1076                     |   1|   0|    1|          0|
    |opcode_V_reg_979                       |   3|   0|    3|          0|
    |or_ln879_11_reg_1056                   |   1|   0|    1|          0|
    |or_ln879_reg_1030                      |   1|   0|    1|          0|
    |p_0177_0_reg_321                       |  10|   0|   10|          0|
    |pc_V_reg_974                           |  10|   0|   10|          0|
    |phi_ln112_reg_356                      |  11|   0|   11|          0|
    |phi_ln39_reg_297                       |  13|   0|   13|          0|
    |phi_ln39_reg_297_pp0_iter1_reg         |  13|   0|   13|          0|
    |phi_ln40_reg_309                       |  11|   0|   11|          0|
    |phi_ln40_reg_309_pp1_iter1_reg         |  11|   0|   11|          0|
    |tmp_1_reg_1015                         |   1|   0|    1|          0|
    |trunc_ln_reg_1007                      |   4|   0|    4|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 369|   0|  371|          2|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_AWADDR   |  in |    5|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WVALID   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WREADY   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WDATA    |  in |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_WSTRB    |  in |    4|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARVALID  |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARREADY  | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_ARADDR   |  in |    5|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RDATA    | out |   32|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_RRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BVALID   | out |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BREADY   |  in |    1|    s_axi   |  CONTROL_BUS |    scalar    |
|s_axi_CONTROL_BUS_BRESP    | out |    2|    s_axi   |  CONTROL_BUS |    scalar    |
|ap_clk                     |  in |    1| ap_ctrl_hs |      cpu     | return value |
|ap_rst_n                   |  in |    1| ap_ctrl_hs |      cpu     | return value |
|interrupt                  | out |    1| ap_ctrl_hs |      cpu     | return value |
|m_axi_i_mem_AWVALID        | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWREADY        |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWADDR         | out |   32|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWID           | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWLEN          | out |    8|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWSIZE         | out |    3|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWBURST        | out |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWLOCK         | out |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWCACHE        | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWPROT         | out |    3|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWQOS          | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWREGION       | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_AWUSER         | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WVALID         | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WREADY         |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WDATA          | out |   32|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WSTRB          | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WLAST          | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WID            | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_WUSER          | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARVALID        | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARREADY        |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARADDR         | out |   32|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARID           | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARLEN          | out |    8|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARSIZE         | out |    3|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARBURST        | out |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARLOCK         | out |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARCACHE        | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARPROT         | out |    3|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARQOS          | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARREGION       | out |    4|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_ARUSER         | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RVALID         |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RREADY         | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RDATA          |  in |   32|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RLAST          |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RID            |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RUSER          |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_RRESP          |  in |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_BVALID         |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_BREADY         | out |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_BRESP          |  in |    2|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_BID            |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_i_mem_BUSER          |  in |    1|    m_axi   |     i_mem    |    pointer   |
|m_axi_d_mem_AWVALID        | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWREADY        |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWADDR         | out |   32|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWID           | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWLEN          | out |    8|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWSIZE         | out |    3|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWBURST        | out |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWLOCK         | out |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWCACHE        | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWPROT         | out |    3|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWQOS          | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWREGION       | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_AWUSER         | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WVALID         | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WREADY         |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WDATA          | out |   32|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WSTRB          | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WLAST          | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WID            | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_WUSER          | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARVALID        | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARREADY        |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARADDR         | out |   32|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARID           | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARLEN          | out |    8|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARSIZE         | out |    3|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARBURST        | out |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARLOCK         | out |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARCACHE        | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARPROT         | out |    3|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARQOS          | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARREGION       | out |    4|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_ARUSER         | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RVALID         |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RREADY         | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RDATA          |  in |   32|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RLAST          |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RID            |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RUSER          |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_RRESP          |  in |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_BVALID         |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_BREADY         | out |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_BRESP          |  in |    2|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_BID            |  in |    1|    m_axi   |     d_mem    |    pointer   |
|m_axi_d_mem_BUSER          |  in |    1|    m_axi   |     d_mem    |    pointer   |
+---------------------------+-----+-----+------------+--------------+--------------+

