BRDExtractor Version 11.1.4
From file : D:\.workshop\Diploma\OptiREX\board\allegro\board.brd
To file : D:\.workshop\Diploma\OptiREX\board\allegro\board.spd
Friday  April 14  09:17:45  2023

Nets Translated : 
	All nets are selected

Settings :
	Translate power layer to : Plane or Signal
	Not Remove Component Value
	Include elements with no net names
	Translate component outline
	Not Drill_Slot symbol plating
	Remove Unused Pads
	Not Translate only voltage nets
	Not treat pad on dielectric layer as drill
	Not Include Outline
	Not Create VIA if Zero Drill
	Not Metal Layer As Plating Thickness
	Enable discrete components
	Translate netgroup : 2
	Maximum arc length replaced by line segment 0.200000 mm
