###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        17414   # Number of WRITE/WRITEP commands
num_reads_done                 =      1901010   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1666285   # Number of read row buffer hits
num_read_cmds                  =      1901003   # Number of READ/READP commands
num_writes_done                =        17443   # Number of read requests issued
num_write_row_hits             =         8456   # Number of write row buffer hits
num_act_cmds                   =       245136   # Number of ACT commands
num_pre_cmds                   =       245109   # Number of PRE commands
num_ondemand_pres              =       220543   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9605147   # Cyles of rank active rank.0
rank_active_cycles.1           =      9447649   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       394853   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       552351   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1763598   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        66459   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        24626   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        15395   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12118   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8642   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5841   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         4093   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2770   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2160   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        12815   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =            6   # Write cmd latency (cycles)
write_latency[80-99]           =           11   # Write cmd latency (cycles)
write_latency[100-119]         =           14   # Write cmd latency (cycles)
write_latency[120-139]         =           18   # Write cmd latency (cycles)
write_latency[140-159]         =           26   # Write cmd latency (cycles)
write_latency[160-179]         =           25   # Write cmd latency (cycles)
write_latency[180-199]         =           27   # Write cmd latency (cycles)
write_latency[200-]            =        17282   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       536104   # Read request latency (cycles)
read_latency[40-59]            =       214522   # Read request latency (cycles)
read_latency[60-79]            =       175245   # Read request latency (cycles)
read_latency[80-99]            =       118119   # Read request latency (cycles)
read_latency[100-119]          =        95577   # Read request latency (cycles)
read_latency[120-139]          =        82291   # Read request latency (cycles)
read_latency[140-159]          =        64997   # Read request latency (cycles)
read_latency[160-179]          =        54597   # Read request latency (cycles)
read_latency[180-199]          =        46007   # Read request latency (cycles)
read_latency[200-]             =       513538   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.69307e+07   # Write energy
read_energy                    =  7.66484e+09   # Read energy
act_energy                     =  6.70692e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.89529e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.65128e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.99361e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.89533e+09   # Active standby energy rank.1
average_read_latency           =      214.453   # Average read request latency (cycles)
average_interarrival           =      5.21236   # Average request interarrival latency (cycles)
total_energy                   =  2.14707e+10   # Total energy (pJ)
average_power                  =      2147.07   # Average power (mW)
average_bandwidth              =      16.3708   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        18069   # Number of WRITE/WRITEP commands
num_reads_done                 =      2015900   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1633405   # Number of read row buffer hits
num_read_cmds                  =      2015895   # Number of READ/READP commands
num_writes_done                =        18074   # Number of read requests issued
num_write_row_hits             =         9331   # Number of write row buffer hits
num_act_cmds                   =       393671   # Number of ACT commands
num_pre_cmds                   =       393645   # Number of PRE commands
num_ondemand_pres              =       369504   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9494079   # Cyles of rank active rank.0
rank_active_cycles.1           =      9506726   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       505921   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       493274   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1881445   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        69713   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        23437   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14657   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        12076   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         7769   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5051   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         3565   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2469   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1804   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        12011   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            1   # Write cmd latency (cycles)
write_latency[100-119]         =            5   # Write cmd latency (cycles)
write_latency[120-139]         =           11   # Write cmd latency (cycles)
write_latency[140-159]         =           20   # Write cmd latency (cycles)
write_latency[160-179]         =           19   # Write cmd latency (cycles)
write_latency[180-199]         =           22   # Write cmd latency (cycles)
write_latency[200-]            =        17991   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       401579   # Read request latency (cycles)
read_latency[40-59]            =       179285   # Read request latency (cycles)
read_latency[60-79]            =       189010   # Read request latency (cycles)
read_latency[80-99]            =       135108   # Read request latency (cycles)
read_latency[100-119]          =       115005   # Read request latency (cycles)
read_latency[120-139]          =       103885   # Read request latency (cycles)
read_latency[140-159]          =        82588   # Read request latency (cycles)
read_latency[160-179]          =        69321   # Read request latency (cycles)
read_latency[180-199]          =        59122   # Read request latency (cycles)
read_latency[200-]             =       680987   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.02004e+07   # Write energy
read_energy                    =  8.12809e+09   # Read energy
act_energy                     =  1.07708e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.42842e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.36772e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92431e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.9322e+09   # Active standby energy rank.1
average_read_latency           =      261.122   # Average read request latency (cycles)
average_interarrival           =      4.91643   # Average request interarrival latency (cycles)
total_energy                   =  2.23361e+10   # Total energy (pJ)
average_power                  =      2233.61   # Average power (mW)
average_bandwidth              =      17.3566   # Average bandwidth
