Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Wed Dec  5 20:30:36 2018
| Host             : pc-klas2-6.esat.kuleuven.be running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command          : report_power -file rsa_project_wrapper_power_routed.rpt -pb rsa_project_wrapper_power_summary_routed.pb -rpx rsa_project_wrapper_power_routed.rpx
| Design           : rsa_project_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.655  |
| Dynamic (W)              | 1.523  |
| Device Static (W)        | 0.133  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.9   |
| Junction Temperature (C) | 44.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.034 |        3 |       --- |             --- |
| Slice Logic              |     0.042 |    36160 |       --- |             --- |
|   LUT as Logic           |     0.039 |    11786 |     17600 |           66.97 |
|   Register               |     0.001 |    20470 |     35200 |           58.15 |
|   CARRY4                 |    <0.001 |      264 |      4400 |            6.00 |
|   F7/F8 Muxes            |    <0.001 |      265 |     17600 |            1.51 |
|   LUT as Distributed RAM |    <0.001 |       10 |      6000 |            0.17 |
|   LUT as Shift Register  |    <0.001 |      196 |      6000 |            3.27 |
|   Others                 |     0.000 |      361 |       --- |             --- |
| Signals                  |     0.072 |    29216 |       --- |             --- |
| I/O                      |    <0.001 |        4 |       100 |            4.00 |
| PS7                      |     1.373 |        1 |       --- |             --- |
| Static Power             |     0.133 |          |           |                 |
| Total                    |     1.655 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.155 |       0.148 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.549 |       0.519 |      0.030 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+----------------------------------------------------------------+-----------------+
| Clock      | Domain                                                         | Constraint (ns) |
+------------+----------------------------------------------------------------+-----------------+
| clk_fpga_0 | rsa_project_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+----------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------+-----------+
| Name                                                                   | Power (W) |
+------------------------------------------------------------------------+-----------+
| rsa_project_wrapper                                                    |     1.523 |
|   rsa_project_i                                                        |     1.522 |
|     Interface_Cell                                                     |     0.023 |
|       ARCACHE                                                          |     0.000 |
|       ARUSER                                                           |     0.000 |
|       axi_dma_0                                                        |     0.004 |
|         U0                                                             |     0.004 |
|           INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR               |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM    |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                         |    <0.001 |
|             GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                       |    <0.001 |
|           INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR               |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM    |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                         |    <0.001 |
|             GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                       |    <0.001 |
|           I_AXI_DMA_REG_MODULE                                         |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                              |     0.001 |
|             GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                     |    <0.001 |
|             GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                     |    <0.001 |
|           I_PRMRY_DATAMOVER                                            |     0.002 |
|             GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER                        |    <0.001 |
|               ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                         |    <0.001 |
|               I_ADDR_CNTL                                              |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                       DYNSHREG_F_I                                     |    <0.001 |
|               I_CMD_STATUS                                             |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                     |    <0.001 |
|                 I_CMD_FIFO                                             |    <0.001 |
|               I_MSTR_SCC                                               |    <0.001 |
|               I_RD_DATA_CNTL                                           |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                       DYNSHREG_F_I                                     |    <0.001 |
|               I_RD_STATUS_CNTLR                                        |    <0.001 |
|               I_RESET                                                  |    <0.001 |
|             GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER                        |     0.001 |
|               ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                    |    <0.001 |
|               I_ADDR_CNTL                                              |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                       DYNSHREG_F_I                                     |    <0.001 |
|               I_CMD_STATUS                                             |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                     |    <0.001 |
|                 I_CMD_FIFO                                             |    <0.001 |
|               I_MSTR_SCC                                               |    <0.001 |
|               I_RESET                                                  |    <0.001 |
|               I_S2MM_MMAP_SKID_BUF                                     |    <0.001 |
|               I_WR_DATA_CNTL                                           |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                       DYNSHREG_F_I                                     |    <0.001 |
|               I_WR_STATUS_CNTLR                                        |    <0.001 |
|                 GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                       DYNSHREG_F_I                                     |    <0.001 |
|                 I_WRESP_STATUS_FIFO                                    |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                             |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                   |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                          |    <0.001 |
|                       DYNSHREG_F_I                                     |    <0.001 |
|           I_RST_MODULE                                                 |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                 |    <0.001 |
|             GEN_RESET_FOR_S2MM.RESET_I                                 |    <0.001 |
|             REG_HRD_RST                                                |    <0.001 |
|             REG_HRD_RST_OUT                                            |    <0.001 |
|       axi_interconnect_0                                               |     0.004 |
|         s00_couplers                                                   |     0.003 |
|           auto_pc                                                      |     0.003 |
|             inst                                                       |     0.003 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                     |     0.003 |
|                 RD.ar_channel_0                                        |    <0.001 |
|                   ar_cmd_fsm_0                                         |    <0.001 |
|                   cmd_translator_0                                     |    <0.001 |
|                     incr_cmd_0                                         |    <0.001 |
|                     wrap_cmd_0                                         |    <0.001 |
|                 RD.r_channel_0                                         |     0.001 |
|                   rd_data_fifo_0                                       |    <0.001 |
|                   transaction_fifo_0                                   |    <0.001 |
|                 SI_REG                                                 |    <0.001 |
|                   ar_pipe                                              |    <0.001 |
|                   aw_pipe                                              |    <0.001 |
|                   b_pipe                                               |    <0.001 |
|                   r_pipe                                               |    <0.001 |
|                 WR.aw_channel_0                                        |    <0.001 |
|                   aw_cmd_fsm_0                                         |    <0.001 |
|                   cmd_translator_0                                     |    <0.001 |
|                     incr_cmd_0                                         |    <0.001 |
|                     wrap_cmd_0                                         |    <0.001 |
|                 WR.b_channel_0                                         |    <0.001 |
|                   bid_fifo_0                                           |    <0.001 |
|                   bresp_fifo_0                                         |    <0.001 |
|         xbar                                                           |    <0.001 |
|           inst                                                         |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                   |    <0.001 |
|               addr_arbiter_inst                                        |    <0.001 |
|               gen_decerr.decerr_slave_inst                             |    <0.001 |
|               splitter_ar                                              |    <0.001 |
|               splitter_aw                                              |    <0.001 |
|       axi_mem_intercon                                                 |     0.003 |
|         m00_couplers                                                   |    <0.001 |
|           auto_pc                                                      |    <0.001 |
|             inst                                                       |    <0.001 |
|               gen_axi4_axi3.axi3_conv_inst                             |    <0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                    |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                              |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.gr1_int.rfwft                      |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm_gen.dm                          |    <0.001 |
|                                   RAM_reg_0_31_0_0                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_READ.USE_SPLIT_R.read_data_inst                    |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                  |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |    <0.001 |
|                   USE_BURSTS.cmd_queue                                 |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.gr1_int.rfwft                      |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm_gen.dm                          |    <0.001 |
|                                   RAM_reg_0_31_0_4                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                            |    <0.001 |
|                     inst                                               |    <0.001 |
|                       fifo_gen_inst                                    |    <0.001 |
|                         inst_fifo_gen                                  |    <0.001 |
|                           gconvfifo.rf                                 |    <0.001 |
|                             grf.rf                                     |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                 |    <0.001 |
|                                 gr1.gr1_int.rfwft                      |    <0.001 |
|                                 grss.rsts                              |    <0.001 |
|                                 rpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                 |    <0.001 |
|                                 gwss.wsts                              |    <0.001 |
|                                 wpntr                                  |    <0.001 |
|                               gntv_or_sync_fifo.mem                    |    <0.001 |
|                                 gdm.dm_gen.dm                          |    <0.001 |
|                                   RAM_reg_0_31_0_4                     |    <0.001 |
|                               rstblk                                   |    <0.001 |
|                 USE_WRITE.write_data_inst                              |    <0.001 |
|         s00_couplers                                                   |    <0.001 |
|           auto_us                                                      |    <0.001 |
|             inst                                                       |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst |    <0.001 |
|                   r_pipe                                               |    <0.001 |
|                 USE_READ.gen_non_fifo_r_upsizer.read_data_inst         |    <0.001 |
|                 USE_READ.read_addr_inst                                |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 si_register_slice_inst                                 |    <0.001 |
|                   ar_pipe                                              |    <0.001 |
|         s01_couplers                                                   |    <0.001 |
|           auto_us                                                      |    <0.001 |
|             inst                                                       |    <0.001 |
|               gen_upsizer.gen_full_upsizer.axi_upsizer_inst            |    <0.001 |
|                 USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst       |    <0.001 |
|                 USE_WRITE.write_addr_inst                              |    <0.001 |
|                   GEN_CMD_QUEUE.cmd_queue                              |    <0.001 |
|                 si_register_slice_inst                                 |    <0.001 |
|                   aw_pipe                                              |    <0.001 |
|         xbar                                                           |    <0.001 |
|           inst                                                         |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                   |    <0.001 |
|               addr_arbiter_inst                                        |    <0.001 |
|               gen_decerr.decerr_slave_inst                             |    <0.001 |
|               splitter_ar                                              |    <0.001 |
|               splitter_aw                                              |    <0.001 |
|       axis_dwidth_converter_0                                          |     0.002 |
|         inst                                                           |     0.002 |
|           gen_upsizer_conversion.axisc_upsizer_0                       |     0.002 |
|       axis_dwidth_converter_1                                          |     0.010 |
|         inst                                                           |     0.010 |
|           gen_downsizer_conversion.axisc_downsizer_0                   |     0.010 |
|       command_interface_0                                              |    <0.001 |
|         inst                                                           |    <0.001 |
|           command_interface_S00_AXI_inst                               |    <0.001 |
|       rst_processing_system7_0_100M                                    |    <0.001 |
|         U0                                                             |    <0.001 |
|           EXT_LPF                                                      |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                  |    <0.001 |
|           SEQ                                                          |    <0.001 |
|             SEQ_COUNTER                                                |    <0.001 |
|       xlconstant_0                                                     |     0.000 |
|     processing_system7_0                                               |     1.374 |
|       inst                                                             |     1.374 |
|     rsa_wrapper_0                                                      |     0.124 |
|       inst                                                             |     0.124 |
|         exp                                                            |     0.112 |
|           mont                                                         |     0.098 |
|             adder                                                      |     0.082 |
+------------------------------------------------------------------------+-----------+


