
*** Running vivado
    with args -log top_audio.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_audio.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_audio.tcl -notrace
Command: synth_design -top top_audio -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20936 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1373.133 ; gain = 0.000 ; free physical = 8273 ; free virtual = 25916
---------------------------------------------------------------------------------
WARNING: [Synth 8-2040] formal port ack_error of mode buffer cannot be associated with actual port i2c_ack_err of mode out [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:90]
INFO: [Synth 8-6157] synthesizing module 'top_audio' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/top_audio.v:26]
INFO: [Synth 8-6157] synthesizing module 'EPP_controller' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/EPP_controller.v:24]
	Parameter IDLE bound to: 4'b0000 
	Parameter DATA_READ_1 bound to: 4'b0001 
	Parameter DATA_READ_2 bound to: 4'b0010 
	Parameter DATA_WRITE_1 bound to: 4'b0011 
	Parameter DATA_WRITE_2 bound to: 4'b0100 
	Parameter ADDR_READ_1 bound to: 4'b0101 
	Parameter ADDR_READ_2 bound to: 4'b0110 
	Parameter ADDR_WRITE_1 bound to: 4'b0111 
	Parameter ADDR_WRITE_2 bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/EPP_controller.v:115]
WARNING: [Synth 8-6014] Unused sequential element r_data_in_reg was removed.  [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/EPP_controller.v:79]
WARNING: [Synth 8-6014] Unused sequential element r_writtenData_reg was removed.  [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/EPP_controller.v:151]
INFO: [Synth 8-6155] done synthesizing module 'EPP_controller' (1#1) [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/EPP_controller.v:24]
WARNING: [Synth 8-350] instance 'EPP' of module 'EPP_controller' requires 16 connections, but only 14 given [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/top_audio.v:103]
INFO: [Synth 8-6157] synthesizing module 'sampling_Channel' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_Channel.v:28]
	Parameter NO_OF_SAMPLES bound to: 80000 - type: integer 
	Parameter CLK_DIV bound to: 12500 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_DEPTH bound to: 80000 - type: integer 
	Parameter ADDRESS_SIZE bound to: 17 - type: integer 
	Parameter ALMOST_EMPTY_THRESH bound to: 16000 - type: integer 
	Parameter ALMOST_FULL_THRESH bound to: 64000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/fifo.v:31]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_DEPTH bound to: 80000 - type: integer 
	Parameter ADDRESS_SIZE bound to: 17 - type: integer 
	Parameter ALMOST_EMPTY_THRESH bound to: 16000 - type: integer 
	Parameter ALMOST_FULL_THRESH bound to: 64000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'dual_sync_ram' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/dual_sync_ram.v:23]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_DEPTH bound to: 80000 - type: integer 
	Parameter ADDRESS_SIZE bound to: 17 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element r_read_addr_reg was removed.  [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/dual_sync_ram.v:51]
WARNING: [Synth 8-6014] Unused sequential element r_write_addr_reg was removed.  [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/dual_sync_ram.v:52]
INFO: [Synth 8-6155] done synthesizing module 'dual_sync_ram' (2#1) [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/dual_sync_ram.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (3#1) [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/fifo.v:31]
INFO: [Synth 8-6157] synthesizing module 'sampling_controller' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_controller.v:25]
	Parameter NO_OF_SAMPLES bound to: 80000 - type: integer 
	Parameter CLK_DIV bound to: 12500 - type: integer 
WARNING: [Synth 8-3848] Net w_channelEnable in module/entity sampling_controller does not have driver. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_controller.v:36]
INFO: [Synth 8-6155] done synthesizing module 'sampling_controller' (4#1) [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_controller.v:25]
WARNING: [Synth 8-350] instance 'controller' of module 'sampling_controller' requires 10 connections, but only 5 given [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_Channel.v:86]
INFO: [Synth 8-6155] done synthesizing module 'sampling_Channel' (5#1) [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/sampling_Channel.v:28]
INFO: [Synth 8-6157] synthesizing module 'analog_sampler_converter' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/analog_sampler_converter.v:27]
	Parameter IDLE bound to: 1'b0 
	Parameter SAMPLE bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'pmod_adc_ad7991' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:42]
	Parameter sys_clk_freq bound to: 50000000 - type: integer 
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-3491] module 'i2c_master' declared at '/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/i2c_master.vhd:36' bound to instance 'i2c_master_0' of component 'i2c_master' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:79]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/i2c_master.vhd:54]
	Parameter input_clk bound to: 50000000 - type: integer 
	Parameter bus_clk bound to: 400000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (6#1) [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/i2c_master.vhd:54]
INFO: [Synth 8-226] default block is never used [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:171]
WARNING: [Synth 8-3848] Net i2c_data_wr in module/entity pmod_adc_ad7991 does not have driver. [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'pmod_adc_ad7991' (7#1) [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:42]
INFO: [Synth 8-6155] done synthesizing module 'analog_sampler_converter' (8#1) [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/analog_sampler_converter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'top_audio' (9#1) [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/top_audio.v:26]
WARNING: [Synth 8-3331] design sampling_controller has unconnected port w_channelEnable
WARNING: [Synth 8-3331] design dual_sync_ram has unconnected port i_rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1442.219 ; gain = 69.086 ; free physical = 8282 ; free virtual = 25926
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i2c_master_0:data_wr[7] to constant 0 [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin i2c_master_0:data_wr[6] to constant 0 [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin i2c_master_0:data_wr[5] to constant 0 [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin i2c_master_0:data_wr[4] to constant 0 [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin i2c_master_0:data_wr[3] to constant 0 [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin i2c_master_0:data_wr[2] to constant 0 [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin i2c_master_0:data_wr[1] to constant 0 [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin i2c_master_0:data_wr[0] to constant 0 [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/pmod_adc_ad7991.vhd:79]
WARNING: [Synth 8-3295] tying undriven pin EPP:sw1 to constant 0 [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/top_audio.v:103]
WARNING: [Synth 8-3295] tying undriven pin EPP:sw2 to constant 0 [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/top_audio.v:103]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1442.219 ; gain = 69.086 ; free physical = 8282 ; free virtual = 25926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1442.219 ; gain = 69.086 ; free physical = 8282 ; free virtual = 25926
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc]
Finished Parsing XDC File [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/constrs_1/new/NexysA7Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_audio_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_audio_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1796.055 ; gain = 0.000 ; free physical = 8014 ; free virtual = 25657
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.055 ; gain = 0.000 ; free physical = 8015 ; free virtual = 25659
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.055 ; gain = 0.000 ; free physical = 8015 ; free virtual = 25659
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.055 ; gain = 0.000 ; free physical = 8015 ; free virtual = 25659
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 8094 ; free virtual = 25738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 8094 ; free virtual = 25738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 8097 ; free virtual = 25740
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'EPP_controller'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "o_empty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-5546] ROM "scl_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "stretch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sda_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pmod_adc_ad7991'
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_prev" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "adc_ch0_data" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "ch1_read_enable" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
            DATA_WRITE_1 |                             0001 |                             0011
            DATA_WRITE_2 |                             0010 |                             0100
             DATA_READ_1 |                             0011 |                             0001
             DATA_READ_2 |                             0100 |                             0010
            ADDR_WRITE_1 |                             0101 |                             0111
            ADDR_WRITE_2 |                             0110 |                             1000
             ADDR_READ_1 |                             0111 |                             0101
             ADDR_READ_2 |                             1000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'EPP_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
               read_data |                              010 |                               01
           output_result |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'pmod_adc_ad7991'
WARNING: [Synth 8-327] inferring latch for variable 'ch1_read_enable_reg' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/top_audio.v:143]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 8088 ; free virtual = 25732
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 4     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 30    
+---RAMs : 
	            1250K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 2     
	  10 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 4     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 5     
	   9 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   9 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 3     
	  10 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_audio 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module EPP_controller 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 9     
Module dual_sync_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	            1250K Bit         RAMs := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module sampling_controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module i2c_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 7     
	   6 Input      1 Bit        Muxes := 3     
Module pmod_adc_ad7991 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 4     
	   3 Input     16 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 4     
	   4 Input     12 Bit        Muxes := 4     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 4     
Module analog_sampler_converter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'IR1_channel/r_reset_reg' into 'channel1/controller/r_reset_reg' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/analog_sampler_converter.v:55]
INFO: [Synth 8-4471] merging register 'IR1_channel/r_samplingEnable_reg' into 'channel1/controller/r_trigger_reg' [/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.srcs/sources_1/new/analog_sampler_converter.v:78]
INFO: [Synth 8-5544] ROM "IR1_channel/ADC/i2c_master_0/sda_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IR1_channel/ADC/i2c_master_0/state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IR1_channel/ADC/i2c_master_0/state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "IR1_channel/ADC/i2c_master_0/state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "channel1/memory_buffer/o_full" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "channel1/memory_buffer/o_empty" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "IR1_channel/ADC/i2c_master_0/stretch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IR1_channel/ADC/i2c_master_0/data_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "IR1_channel/ADC/i2c_master_0/scl_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ch1_read_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'IR1_channel/data_reg_reg[12]' (FDRE) to 'IR1_channel/data_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'IR1_channel/data_reg_reg[13]' (FDRE) to 'IR1_channel/data_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'IR1_channel/data_reg_reg[14]' (FDRE) to 'IR1_channel/data_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IR1_channel/data_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_addr_reg[5]' (FDE) to 'IR1_channel/ADC/i2c_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[6]' (FDE) to 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[4]'
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_addr_reg[6]' (FDE) to 'IR1_channel/ADC/i2c_addr_reg[0]'
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[7]' (FDE) to 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IR1_channel/ADC/i2c_rw_reg )
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_addr_reg[0]' (FDE) to 'IR1_channel/ADC/i2c_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[1]' (FDE) to 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[2]'
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_addr_reg[1]' (FDE) to 'IR1_channel/ADC/i2c_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[2]' (FDE) to 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[3]'
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_addr_reg[2]' (FDE) to 'IR1_channel/ADC/i2c_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[3]' (FDE) to 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IR1_channel/ADC/i2c_addr_reg[3] )
INFO: [Synth 8-3886] merging instance 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[4]' (FDE) to 'IR1_channel/ADC/i2c_master_0/addr_rw_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IR1_channel/ADC/i2c_addr_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\EPP/r_channelSelected_reg[0] )
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__31' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__39' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__7' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EPP/r_channelSelected_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__32' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__0' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__40' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__8' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'EPP/r_channelSelected_reg[2]' (FDR) to 'EPP/r_channelSelected_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__33' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__1' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__41' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__9' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'EPP/r_channelSelected_reg[3]' (FDR) to 'EPP/r_channelSelected_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__34' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__2' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__42' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__10' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'EPP/r_channelSelected_reg[4]' (FDR) to 'EPP/r_channelSelected_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__35' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__3' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__43' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__11' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'EPP/r_channelSelected_reg[5]' (FDR) to 'EPP/r_channelSelected_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__36' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__4' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__44' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__12' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'EPP/r_channelSelected_reg[6]' (FDR) to 'EPP/r_channelSelected_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__37' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__5' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__45' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__13' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\EPP/r_channelSelected_reg[7] )
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__38' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__6' (FDE) to 'i_8/channel1/memory_buffer/BRAM/memory_reg_mux_sel__14'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IR1_channel/ADC/i2c_master_0/addr_rw_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IR1_channel/ADC/i2c_master_0/addr_rw_reg[5] )
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__15) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__16) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__17) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__18) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__19) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__20) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__21) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__22) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__23) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__24) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__25) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__26) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__27) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__28) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__29) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (channel1/memory_buffer/BRAM/memory_reg_mux_sel__30) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (ch1_read_enable_reg) is unused and will be removed from module top_audio.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 8071 ; free virtual = 25718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|dual_sync_ram: | memory_reg | 128 K x 16(READ_FIRST) | W |   | 128 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+---------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_13__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_14__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_8/channel1/memory_buffer/BRAM/memory_reg_1_15__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7944 ; free virtual = 25591
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7934 ; free virtual = 25581
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|dual_sync_ram: | memory_reg | 128 K x 16(READ_FIRST) | W |   | 128 K x 16(WRITE_FIRST) |   | R | Port A and B     | 0      | 48     | 
+---------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (IR1_channel/ADC/i2c_master_0/FSM_onehot_state_reg[5]) is unused and will be removed from module top_audio.
WARNING: [Synth 8-3332] Sequential element (IR1_channel/ADC/i2c_master_0/FSM_onehot_state_reg[4]) is unused and will be removed from module top_audio.
INFO: [Synth 8-223] decloning instance 'channel1/memory_buffer/BRAM/memory_reg_0_13' (RAMB36E1) to 'channel1/memory_buffer/BRAM/memory_reg_0_12'
INFO: [Synth 8-223] decloning instance 'channel1/memory_buffer/BRAM/memory_reg_0_14' (RAMB36E1) to 'channel1/memory_buffer/BRAM/memory_reg_0_12'
INFO: [Synth 8-223] decloning instance 'channel1/memory_buffer/BRAM/memory_reg_0_15' (RAMB36E1) to 'channel1/memory_buffer/BRAM/memory_reg_0_12'
INFO: [Synth 8-223] decloning instance 'channel1/memory_buffer/BRAM/memory_reg_1_13' (RAMB36E1_1) to 'channel1/memory_buffer/BRAM/memory_reg_1_12'
INFO: [Synth 8-223] decloning instance 'channel1/memory_buffer/BRAM/memory_reg_1_14' (RAMB36E1_1) to 'channel1/memory_buffer/BRAM/memory_reg_1_12'
INFO: [Synth 8-223] decloning instance 'channel1/memory_buffer/BRAM/memory_reg_1_15' (RAMB36E1_1) to 'channel1/memory_buffer/BRAM/memory_reg_1_12'
INFO: [Synth 8-223] decloning instance 'channel1/memory_buffer/BRAM/memory_reg_1_13__0' (RAMB36E1_2) to 'channel1/memory_buffer/BRAM/memory_reg_1_12__0'
INFO: [Synth 8-223] decloning instance 'channel1/memory_buffer/BRAM/memory_reg_1_14__0' (RAMB36E1_2) to 'channel1/memory_buffer/BRAM/memory_reg_1_12__0'
INFO: [Synth 8-223] decloning instance 'channel1/memory_buffer/BRAM/memory_reg_1_15__0' (RAMB36E1_2) to 'channel1/memory_buffer/BRAM/memory_reg_1_12__0'
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_1__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_2__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_3__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_4__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_5__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_6__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_7__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_8__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_9__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_10__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_11__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance channel1/memory_buffer/BRAM/memory_reg_1_12__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7932 ; free virtual = 25579
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_291 is driving 52 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_292 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7933 ; free virtual = 25580
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7933 ; free virtual = 25580
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7933 ; free virtual = 25580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7933 ; free virtual = 25580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7933 ; free virtual = 25580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7933 ; free virtual = 25580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |CARRY4     |    46|
|3     |LUT1       |    43|
|4     |LUT2       |    17|
|5     |LUT3       |    61|
|6     |LUT4       |    41|
|7     |LUT5       |    33|
|8     |LUT6       |   176|
|9     |RAMB36E1   |    13|
|10    |RAMB36E1_1 |    13|
|11    |RAMB36E1_2 |    13|
|12    |FDCE       |    98|
|13    |FDPE       |     7|
|14    |FDRE       |   236|
|15    |IBUF       |     7|
|16    |IOBUF      |     2|
|17    |OBUF       |    15|
|18    |OBUFT      |     8|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+-------------------------+------+
|      |Instance           |Module                   |Cells |
+------+-------------------+-------------------------+------+
|1     |top                |                         |   832|
|2     |  EPP              |EPP_controller           |    44|
|3     |  IR1_channel      |analog_sampler_converter |   289|
|4     |    ADC            |pmod_adc_ad7991          |   267|
|5     |      i2c_master_0 |i2c_master               |   127|
|6     |  channel1         |sampling_Channel         |   462|
|7     |    controller     |sampling_controller      |   107|
|8     |    memory_buffer  |fifo                     |   355|
|9     |      BRAM         |dual_sync_ram            |    92|
+------+-------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7933 ; free virtual = 25580
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1796.055 ; gain = 69.086 ; free physical = 7987 ; free virtual = 25634
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1796.055 ; gain = 422.922 ; free physical = 7987 ; free virtual = 25634
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1804.062 ; gain = 0.000 ; free physical = 7931 ; free virtual = 25578
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
197 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1804.062 ; gain = 431.008 ; free physical = 7989 ; free virtual = 25636
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1804.062 ; gain = 0.000 ; free physical = 7989 ; free virtual = 25636
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/keenanrob/Documents/EEE4022F/FPGA_code/FPGA_DSP_HomeKit/FPGA_DSP_HomeKit.runs/synth_1/top_audio.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_audio_utilization_synth.rpt -pb top_audio_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 13 03:22:56 2021...
