#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Nov  2 07:57:31 2023
# Process ID: 24233
# Current directory: /home/ubuntu/SOC_Design
# Command line: vivado
# Log file: /home/ubuntu/SOC_Design/vivado.log
# Journal file: /home/ubuntu/SOC_Design/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2496.000 MHz, CPU Physical cores: 6, Host memory: 16765 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project lab_4-1 /home/ubuntu/SOC_Design/lab_4-1 -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
add_files -norecurse {/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/bram.v /home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v /home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_project_wrapper.v /home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.counter.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/ubuntu/SOC_Design/course-lab_4-1/testbench/counter_la_fir/counter_la_fir_tb.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'user_project_wrapper'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ubuntu/SOC_Design/lab_4-1/lab_4-1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'user_project_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ubuntu/SOC_Design/lab_4-1/lab_4-1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj user_project_wrapper_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module user_proj_example
ERROR: [VRFC 10-3805] use of undefined macro 'MPRJ_IO_PADS' [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:64]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'io_in' is not allowed [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:74]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'io_out' is not allowed [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:75]
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'io_oeb' is not allowed [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:76]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'wb_clk_i' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:47]
WARNING: [VRFC 10-3594] non-net port 'wb_clk_i' cannot be of mode input [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:47]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'wb_rst_i' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:48]
WARNING: [VRFC 10-3594] non-net port 'wb_rst_i' cannot be of mode input [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:48]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'wbs_stb_i' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:49]
WARNING: [VRFC 10-3594] non-net port 'wbs_stb_i' cannot be of mode input [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:49]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'wbs_cyc_i' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:50]
WARNING: [VRFC 10-3594] non-net port 'wbs_cyc_i' cannot be of mode input [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:50]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'wbs_we_i' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:51]
WARNING: [VRFC 10-3594] non-net port 'wbs_we_i' cannot be of mode input [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:51]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'wbs_sel_i' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:52]
WARNING: [VRFC 10-3594] non-net port 'wbs_sel_i' cannot be of mode input [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:52]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'wbs_dat_i' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:53]
WARNING: [VRFC 10-3594] non-net port 'wbs_dat_i' cannot be of mode input [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:53]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'wbs_adr_i' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:54]
WARNING: [VRFC 10-3594] non-net port 'wbs_adr_i' cannot be of mode input [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:54]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'wbs_ack_o' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:55]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'wbs_dat_o' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:56]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'la_data_in' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:59]
WARNING: [VRFC 10-3594] non-net port 'la_data_in' cannot be of mode input [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:59]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'la_data_out' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:60]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'la_oenb' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:61]
WARNING: [VRFC 10-3594] non-net port 'la_oenb' cannot be of mode input [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:61]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'io_in' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:64]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'io_out' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:65]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'io_oeb' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:66]
WARNING: [VRFC 10-1103] net type must be explicitly specified for 'irq' when default_nettype is none [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:69]
ERROR: [VRFC 10-845] illegal operand for operator && [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:88]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'wbs_dat_o' is not permitted [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:90]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'irq' is not permitted [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:98]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'la_data_out' is not permitted [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:101]
ERROR: [VRFC 10-845] illegal operand for operator ~ [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:106]
ERROR: [VRFC 10-845] illegal operand for operator ~ [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:107]
ERROR: [VRFC 10-8530] module 'user_proj_example' is ignored due to previous errors [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:38]
INFO: [VRFC 10-311] analyzing module seq_gcd
ERROR: [VRFC 10-8530] module 'seq_gcd' is ignored due to previous errors [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v:127]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ubuntu/SOC_Design/lab_4-1/lab_4-1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/ubuntu/SOC_Design/lab_4-1/lab_4-1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files /home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.gcd.v
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_project_wrapper.v]
export_ip_user_files -of_objects  [get_files /home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_project_wrapper.v] -no_script -reset -force -quiet
remove_files  /home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_project_wrapper.v
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'MPRJ_IO_PADS' [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.counter.v:65]
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Nov  2 08:04:13 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/SOC_Design/lab_4-1/lab_4-1.runs/synth_1/runme.log
add_files -norecurse /home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/bram.v
WARNING: [filemgmt 56-12] File '/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/bram.v' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
launch_runs synth_1 -jobs 6
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'MPRJ_IO_PADS' [/home/ubuntu/SOC_Design/course-lab_4-1/rtl/user/user_proj_example.counter.v:65]
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Thu Nov  2 08:04:54 2023] Launched synth_1...
Run output will be captured here: /home/ubuntu/SOC_Design/lab_4-1/lab_4-1.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  2 08:05:44 2023...
