// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _dense_2_HH_
#define _dense_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cnn_mul_mul_14s_8bak.h"
#include "cnn_mac_muladd_14bbk.h"
#include "cnn_mac_muladd_14bck.h"
#include "dense_2_dense_2_wlbW.h"
#include "dense_2_dense_2_wmb6.h"
#include "dense_2_dense_2_wncg.h"
#include "dense_2_dense_2_wocq.h"
#include "dense_2_dense_2_wpcA.h"
#include "dense_2_dense_2_wqcK.h"
#include "dense_2_dense_2_wrcU.h"
#include "dense_2_dense_2_wsc4.h"
#include "dense_2_dense_2_wtde.h"
#include "dense_2_dense_2_wudo.h"
#include "dense_2_dense_2_wvdy.h"
#include "dense_2_dense_2_wwdI.h"
#include "dense_2_dense_2_wxdS.h"
#include "dense_2_dense_2_wyd2.h"
#include "dense_2_dense_2_wzec.h"
#include "dense_2_dense_2_wAem.h"
#include "dense_2_dense_2_wBew.h"
#include "dense_2_dense_2_wCeG.h"
#include "dense_2_dense_2_wDeQ.h"
#include "dense_2_dense_2_wEe0.h"
#include "dense_2_dense_2_wFfa.h"
#include "dense_2_dense_2_wGfk.h"
#include "dense_2_dense_2_wHfu.h"
#include "dense_2_dense_2_wIfE.h"
#include "dense_2_dense_2_wJfO.h"
#include "dense_2_dense_2_wKfY.h"
#include "dense_2_dense_2_wLf8.h"
#include "dense_2_dense_2_wMgi.h"
#include "dense_2_dense_2_wNgs.h"
#include "dense_2_dense_2_wOgC.h"
#include "dense_2_dense_2_wPgM.h"
#include "dense_2_dense_2_wQgW.h"
#include "dense_2_dense_2_wRg6.h"
#include "dense_2_dense_2_wShg.h"
#include "dense_2_dense_2_wThq.h"
#include "dense_2_dense_2_wUhA.h"
#include "dense_2_dense_2_wVhK.h"
#include "dense_2_dense_2_wWhU.h"
#include "dense_2_dense_2_wXh4.h"
#include "dense_2_dense_2_wYie.h"
#include "dense_2_dense_2_wZio.h"
#include "dense_2_dense_2_w0iy.h"
#include "dense_2_dense_2_w1iI.h"
#include "dense_2_dense_2_w2iS.h"
#include "dense_2_dense_2_w3i2.h"
#include "dense_2_dense_2_w4jc.h"
#include "dense_2_dense_2_w5jm.h"
#include "dense_2_dense_2_w6jw.h"
#include "dense_2_dense_2_w7jG.h"
#include "dense_2_dense_2_w8jQ.h"
#include "dense_2_dense_2_b9j0.h"

namespace ap_rtl {

struct dense_2 : public sc_module {
    // Port declarations 60
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<14> > dense_1_out_0_0_V_s;
    sc_in< sc_lv<14> > dense_1_out_0_1_V_s;
    sc_in< sc_lv<14> > dense_1_out_1_0_V_s;
    sc_in< sc_lv<14> > dense_1_out_1_1_V_s;
    sc_in< sc_lv<14> > dense_1_out_2_0_V_s;
    sc_in< sc_lv<14> > dense_1_out_2_1_V_s;
    sc_in< sc_lv<14> > dense_1_out_3_0_V_s;
    sc_in< sc_lv<14> > dense_1_out_3_1_V_s;
    sc_in< sc_lv<14> > dense_1_out_4_0_V_s;
    sc_in< sc_lv<14> > dense_1_out_4_1_V_s;
    sc_in< sc_lv<14> > dense_1_out_5_0_V_s;
    sc_in< sc_lv<14> > dense_1_out_5_1_V_s;
    sc_in< sc_lv<14> > dense_1_out_6_0_V_s;
    sc_in< sc_lv<14> > dense_1_out_6_1_V_s;
    sc_in< sc_lv<14> > dense_1_out_7_0_V_s;
    sc_in< sc_lv<14> > dense_1_out_7_1_V_s;
    sc_in< sc_lv<14> > dense_1_out_8_0_V_s;
    sc_in< sc_lv<14> > dense_1_out_8_1_V_s;
    sc_in< sc_lv<14> > dense_1_out_9_0_V_s;
    sc_in< sc_lv<14> > dense_1_out_9_1_V_s;
    sc_in< sc_lv<14> > dense_1_out_10_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_10_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_11_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_11_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_12_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_12_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_13_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_13_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_14_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_14_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_15_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_15_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_16_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_16_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_17_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_17_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_18_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_18_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_19_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_19_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_20_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_20_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_21_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_21_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_22_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_22_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_23_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_23_1_V_read;
    sc_in< sc_lv<14> > dense_1_out_24_0_V_read;
    sc_in< sc_lv<14> > dense_1_out_24_1_V_read;
    sc_out< sc_lv<5> > dense_2_out_V_address0;
    sc_out< sc_logic > dense_2_out_V_ce0;
    sc_out< sc_logic > dense_2_out_V_we0;
    sc_out< sc_lv<13> > dense_2_out_V_d0;


    // Module declarations
    dense_2(sc_module_name name);
    SC_HAS_PROCESS(dense_2);

    ~dense_2();

    sc_trace_file* mVcdFile;

    dense_2_dense_2_wlbW* dense_2_weights_V_0_U;
    dense_2_dense_2_wmb6* dense_2_weights_V_1_U;
    dense_2_dense_2_wncg* dense_2_weights_V_2_U;
    dense_2_dense_2_wocq* dense_2_weights_V_3_U;
    dense_2_dense_2_wpcA* dense_2_weights_V_4_U;
    dense_2_dense_2_wqcK* dense_2_weights_V_5_U;
    dense_2_dense_2_wrcU* dense_2_weights_V_6_U;
    dense_2_dense_2_wsc4* dense_2_weights_V_7_U;
    dense_2_dense_2_wtde* dense_2_weights_V_8_U;
    dense_2_dense_2_wudo* dense_2_weights_V_9_U;
    dense_2_dense_2_wvdy* dense_2_weights_V_10_U;
    dense_2_dense_2_wwdI* dense_2_weights_V_11_U;
    dense_2_dense_2_wxdS* dense_2_weights_V_12_U;
    dense_2_dense_2_wyd2* dense_2_weights_V_13_U;
    dense_2_dense_2_wzec* dense_2_weights_V_14_U;
    dense_2_dense_2_wAem* dense_2_weights_V_15_U;
    dense_2_dense_2_wBew* dense_2_weights_V_16_U;
    dense_2_dense_2_wCeG* dense_2_weights_V_17_U;
    dense_2_dense_2_wDeQ* dense_2_weights_V_18_U;
    dense_2_dense_2_wEe0* dense_2_weights_V_19_U;
    dense_2_dense_2_wFfa* dense_2_weights_V_20_U;
    dense_2_dense_2_wGfk* dense_2_weights_V_21_U;
    dense_2_dense_2_wHfu* dense_2_weights_V_22_U;
    dense_2_dense_2_wIfE* dense_2_weights_V_23_U;
    dense_2_dense_2_wJfO* dense_2_weights_V_24_U;
    dense_2_dense_2_wKfY* dense_2_weights_V_25_U;
    dense_2_dense_2_wLf8* dense_2_weights_V_26_U;
    dense_2_dense_2_wMgi* dense_2_weights_V_27_U;
    dense_2_dense_2_wNgs* dense_2_weights_V_28_U;
    dense_2_dense_2_wOgC* dense_2_weights_V_29_U;
    dense_2_dense_2_wPgM* dense_2_weights_V_30_U;
    dense_2_dense_2_wQgW* dense_2_weights_V_31_U;
    dense_2_dense_2_wRg6* dense_2_weights_V_32_U;
    dense_2_dense_2_wShg* dense_2_weights_V_33_U;
    dense_2_dense_2_wThq* dense_2_weights_V_34_U;
    dense_2_dense_2_wUhA* dense_2_weights_V_35_U;
    dense_2_dense_2_wVhK* dense_2_weights_V_36_U;
    dense_2_dense_2_wWhU* dense_2_weights_V_37_U;
    dense_2_dense_2_wXh4* dense_2_weights_V_38_U;
    dense_2_dense_2_wYie* dense_2_weights_V_39_U;
    dense_2_dense_2_wZio* dense_2_weights_V_40_U;
    dense_2_dense_2_w0iy* dense_2_weights_V_41_U;
    dense_2_dense_2_w1iI* dense_2_weights_V_42_U;
    dense_2_dense_2_w2iS* dense_2_weights_V_43_U;
    dense_2_dense_2_w3i2* dense_2_weights_V_44_U;
    dense_2_dense_2_w4jc* dense_2_weights_V_45_U;
    dense_2_dense_2_w5jm* dense_2_weights_V_46_U;
    dense_2_dense_2_w6jw* dense_2_weights_V_47_U;
    dense_2_dense_2_w7jG* dense_2_weights_V_48_U;
    dense_2_dense_2_w8jQ* dense_2_weights_V_49_U;
    dense_2_dense_2_b9j0* dense_2_bias_V_U;
    cnn_mul_mul_14s_8bak<1,1,14,8,22>* cnn_mul_mul_14s_8bak_U27;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U28;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U29;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U30;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U31;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U32;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U33;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U34;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U35;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U36;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U37;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U38;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U39;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U40;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U41;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U42;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U43;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U44;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U45;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U46;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U47;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U48;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U49;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U50;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U51;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U52;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U53;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U54;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U55;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U56;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U57;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U58;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U59;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U60;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U61;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U62;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U63;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U64;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U65;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U66;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U67;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U68;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U69;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U70;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U71;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U72;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U73;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U74;
    cnn_mac_muladd_14bbk<1,1,14,9,22,22>* cnn_mac_muladd_14bbk_U75;
    cnn_mac_muladd_14bck<1,1,14,8,22,22>* cnn_mac_muladd_14bck_U76;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > dense_2_weights_V_0_address0;
    sc_signal< sc_logic > dense_2_weights_V_0_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_0_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_1_address0;
    sc_signal< sc_logic > dense_2_weights_V_1_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_1_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_2_address0;
    sc_signal< sc_logic > dense_2_weights_V_2_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_2_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_3_address0;
    sc_signal< sc_logic > dense_2_weights_V_3_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_3_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_4_address0;
    sc_signal< sc_logic > dense_2_weights_V_4_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_4_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_5_address0;
    sc_signal< sc_logic > dense_2_weights_V_5_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_5_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_6_address0;
    sc_signal< sc_logic > dense_2_weights_V_6_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_6_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_7_address0;
    sc_signal< sc_logic > dense_2_weights_V_7_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_7_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_8_address0;
    sc_signal< sc_logic > dense_2_weights_V_8_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_8_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_9_address0;
    sc_signal< sc_logic > dense_2_weights_V_9_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_9_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_10_address0;
    sc_signal< sc_logic > dense_2_weights_V_10_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_10_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_11_address0;
    sc_signal< sc_logic > dense_2_weights_V_11_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_11_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_12_address0;
    sc_signal< sc_logic > dense_2_weights_V_12_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_12_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_13_address0;
    sc_signal< sc_logic > dense_2_weights_V_13_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_13_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_14_address0;
    sc_signal< sc_logic > dense_2_weights_V_14_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_14_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_15_address0;
    sc_signal< sc_logic > dense_2_weights_V_15_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_15_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_16_address0;
    sc_signal< sc_logic > dense_2_weights_V_16_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_16_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_17_address0;
    sc_signal< sc_logic > dense_2_weights_V_17_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_17_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_18_address0;
    sc_signal< sc_logic > dense_2_weights_V_18_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_18_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_19_address0;
    sc_signal< sc_logic > dense_2_weights_V_19_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_19_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_20_address0;
    sc_signal< sc_logic > dense_2_weights_V_20_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_20_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_21_address0;
    sc_signal< sc_logic > dense_2_weights_V_21_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_21_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_22_address0;
    sc_signal< sc_logic > dense_2_weights_V_22_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_22_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_23_address0;
    sc_signal< sc_logic > dense_2_weights_V_23_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_23_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_24_address0;
    sc_signal< sc_logic > dense_2_weights_V_24_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_24_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_25_address0;
    sc_signal< sc_logic > dense_2_weights_V_25_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_25_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_26_address0;
    sc_signal< sc_logic > dense_2_weights_V_26_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_26_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_27_address0;
    sc_signal< sc_logic > dense_2_weights_V_27_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_27_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_28_address0;
    sc_signal< sc_logic > dense_2_weights_V_28_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_28_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_29_address0;
    sc_signal< sc_logic > dense_2_weights_V_29_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_29_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_30_address0;
    sc_signal< sc_logic > dense_2_weights_V_30_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_30_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_31_address0;
    sc_signal< sc_logic > dense_2_weights_V_31_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_31_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_32_address0;
    sc_signal< sc_logic > dense_2_weights_V_32_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_32_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_33_address0;
    sc_signal< sc_logic > dense_2_weights_V_33_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_33_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_34_address0;
    sc_signal< sc_logic > dense_2_weights_V_34_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_34_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_35_address0;
    sc_signal< sc_logic > dense_2_weights_V_35_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_35_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_36_address0;
    sc_signal< sc_logic > dense_2_weights_V_36_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_36_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_37_address0;
    sc_signal< sc_logic > dense_2_weights_V_37_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_37_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_38_address0;
    sc_signal< sc_logic > dense_2_weights_V_38_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_38_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_39_address0;
    sc_signal< sc_logic > dense_2_weights_V_39_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_39_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_40_address0;
    sc_signal< sc_logic > dense_2_weights_V_40_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_40_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_41_address0;
    sc_signal< sc_logic > dense_2_weights_V_41_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_41_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_42_address0;
    sc_signal< sc_logic > dense_2_weights_V_42_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_42_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_43_address0;
    sc_signal< sc_logic > dense_2_weights_V_43_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_43_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_44_address0;
    sc_signal< sc_logic > dense_2_weights_V_44_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_44_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_45_address0;
    sc_signal< sc_logic > dense_2_weights_V_45_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_45_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_46_address0;
    sc_signal< sc_logic > dense_2_weights_V_46_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_46_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_47_address0;
    sc_signal< sc_logic > dense_2_weights_V_47_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_47_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_48_address0;
    sc_signal< sc_logic > dense_2_weights_V_48_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_48_q0;
    sc_signal< sc_lv<5> > dense_2_weights_V_49_address0;
    sc_signal< sc_logic > dense_2_weights_V_49_ce0;
    sc_signal< sc_lv<8> > dense_2_weights_V_49_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<9> > dense_2_bias_V_q0;
    sc_signal< sc_lv<5> > i_0_reg_1232;
    sc_signal< sc_lv<22> > sext_ln708_fu_1243_p1;
    sc_signal< sc_lv<22> > sext_ln708_reg_2923;
    sc_signal< sc_lv<22> > sext_ln1192_fu_1247_p1;
    sc_signal< sc_lv<22> > sext_ln1192_reg_2928;
    sc_signal< sc_lv<22> > sext_ln1192_1_fu_1251_p1;
    sc_signal< sc_lv<22> > sext_ln1192_1_reg_2933;
    sc_signal< sc_lv<22> > sext_ln1192_2_fu_1255_p1;
    sc_signal< sc_lv<22> > sext_ln1192_2_reg_2938;
    sc_signal< sc_lv<22> > sext_ln1192_3_fu_1259_p1;
    sc_signal< sc_lv<22> > sext_ln1192_3_reg_2943;
    sc_signal< sc_lv<22> > sext_ln1192_4_fu_1263_p1;
    sc_signal< sc_lv<22> > sext_ln1192_4_reg_2948;
    sc_signal< sc_lv<22> > sext_ln1192_5_fu_1267_p1;
    sc_signal< sc_lv<22> > sext_ln1192_5_reg_2953;
    sc_signal< sc_lv<22> > sext_ln1192_6_fu_1271_p1;
    sc_signal< sc_lv<22> > sext_ln1192_6_reg_2958;
    sc_signal< sc_lv<22> > sext_ln1192_7_fu_1275_p1;
    sc_signal< sc_lv<22> > sext_ln1192_7_reg_2963;
    sc_signal< sc_lv<22> > sext_ln1192_8_fu_1279_p1;
    sc_signal< sc_lv<22> > sext_ln1192_8_reg_2968;
    sc_signal< sc_lv<22> > sext_ln1192_9_fu_1283_p1;
    sc_signal< sc_lv<22> > sext_ln1192_9_reg_2973;
    sc_signal< sc_lv<22> > sext_ln1192_10_fu_1287_p1;
    sc_signal< sc_lv<22> > sext_ln1192_10_reg_2978;
    sc_signal< sc_lv<22> > sext_ln1192_11_fu_1291_p1;
    sc_signal< sc_lv<22> > sext_ln1192_11_reg_2983;
    sc_signal< sc_lv<22> > sext_ln1192_12_fu_1295_p1;
    sc_signal< sc_lv<22> > sext_ln1192_12_reg_2988;
    sc_signal< sc_lv<22> > sext_ln1192_13_fu_1299_p1;
    sc_signal< sc_lv<22> > sext_ln1192_13_reg_2993;
    sc_signal< sc_lv<22> > sext_ln1192_14_fu_1303_p1;
    sc_signal< sc_lv<22> > sext_ln1192_14_reg_2998;
    sc_signal< sc_lv<22> > sext_ln1192_15_fu_1307_p1;
    sc_signal< sc_lv<22> > sext_ln1192_15_reg_3003;
    sc_signal< sc_lv<22> > sext_ln1192_16_fu_1311_p1;
    sc_signal< sc_lv<22> > sext_ln1192_16_reg_3008;
    sc_signal< sc_lv<22> > sext_ln1192_17_fu_1315_p1;
    sc_signal< sc_lv<22> > sext_ln1192_17_reg_3013;
    sc_signal< sc_lv<22> > sext_ln1192_18_fu_1319_p1;
    sc_signal< sc_lv<22> > sext_ln1192_18_reg_3018;
    sc_signal< sc_lv<22> > sext_ln1192_19_fu_1323_p1;
    sc_signal< sc_lv<22> > sext_ln1192_19_reg_3023;
    sc_signal< sc_lv<22> > sext_ln1192_20_fu_1327_p1;
    sc_signal< sc_lv<22> > sext_ln1192_20_reg_3028;
    sc_signal< sc_lv<22> > sext_ln1192_21_fu_1331_p1;
    sc_signal< sc_lv<22> > sext_ln1192_21_reg_3033;
    sc_signal< sc_lv<22> > sext_ln1192_22_fu_1335_p1;
    sc_signal< sc_lv<22> > sext_ln1192_22_reg_3038;
    sc_signal< sc_lv<22> > sext_ln1192_23_fu_1339_p1;
    sc_signal< sc_lv<22> > sext_ln1192_23_reg_3043;
    sc_signal< sc_lv<22> > sext_ln1192_24_fu_1343_p1;
    sc_signal< sc_lv<22> > sext_ln1192_24_reg_3048;
    sc_signal< sc_lv<22> > sext_ln1192_25_fu_1347_p1;
    sc_signal< sc_lv<22> > sext_ln1192_25_reg_3053;
    sc_signal< sc_lv<22> > sext_ln1192_26_fu_1351_p1;
    sc_signal< sc_lv<22> > sext_ln1192_26_reg_3058;
    sc_signal< sc_lv<22> > sext_ln1192_27_fu_1355_p1;
    sc_signal< sc_lv<22> > sext_ln1192_27_reg_3063;
    sc_signal< sc_lv<22> > sext_ln1192_28_fu_1359_p1;
    sc_signal< sc_lv<22> > sext_ln1192_28_reg_3068;
    sc_signal< sc_lv<22> > sext_ln1192_29_fu_1363_p1;
    sc_signal< sc_lv<22> > sext_ln1192_29_reg_3073;
    sc_signal< sc_lv<22> > sext_ln1192_30_fu_1367_p1;
    sc_signal< sc_lv<22> > sext_ln1192_30_reg_3078;
    sc_signal< sc_lv<22> > sext_ln1192_31_fu_1371_p1;
    sc_signal< sc_lv<22> > sext_ln1192_31_reg_3083;
    sc_signal< sc_lv<22> > sext_ln1192_32_fu_1375_p1;
    sc_signal< sc_lv<22> > sext_ln1192_32_reg_3088;
    sc_signal< sc_lv<22> > sext_ln1192_33_fu_1379_p1;
    sc_signal< sc_lv<22> > sext_ln1192_33_reg_3093;
    sc_signal< sc_lv<22> > sext_ln1192_34_fu_1383_p1;
    sc_signal< sc_lv<22> > sext_ln1192_34_reg_3098;
    sc_signal< sc_lv<22> > sext_ln1192_35_fu_1387_p1;
    sc_signal< sc_lv<22> > sext_ln1192_35_reg_3103;
    sc_signal< sc_lv<22> > sext_ln1192_36_fu_1391_p1;
    sc_signal< sc_lv<22> > sext_ln1192_36_reg_3108;
    sc_signal< sc_lv<22> > sext_ln1192_37_fu_1395_p1;
    sc_signal< sc_lv<22> > sext_ln1192_37_reg_3113;
    sc_signal< sc_lv<22> > sext_ln1192_38_fu_1399_p1;
    sc_signal< sc_lv<22> > sext_ln1192_38_reg_3118;
    sc_signal< sc_lv<22> > sext_ln1192_39_fu_1403_p1;
    sc_signal< sc_lv<22> > sext_ln1192_39_reg_3123;
    sc_signal< sc_lv<22> > sext_ln1192_40_fu_1407_p1;
    sc_signal< sc_lv<22> > sext_ln1192_40_reg_3128;
    sc_signal< sc_lv<22> > sext_ln1192_41_fu_1411_p1;
    sc_signal< sc_lv<22> > sext_ln1192_41_reg_3133;
    sc_signal< sc_lv<22> > sext_ln1192_42_fu_1415_p1;
    sc_signal< sc_lv<22> > sext_ln1192_42_reg_3138;
    sc_signal< sc_lv<22> > sext_ln1192_43_fu_1419_p1;
    sc_signal< sc_lv<22> > sext_ln1192_43_reg_3143;
    sc_signal< sc_lv<22> > sext_ln1192_44_fu_1423_p1;
    sc_signal< sc_lv<22> > sext_ln1192_44_reg_3148;
    sc_signal< sc_lv<22> > sext_ln1192_45_fu_1427_p1;
    sc_signal< sc_lv<22> > sext_ln1192_45_reg_3153;
    sc_signal< sc_lv<22> > sext_ln1192_46_fu_1431_p1;
    sc_signal< sc_lv<22> > sext_ln1192_46_reg_3158;
    sc_signal< sc_lv<22> > sext_ln1192_47_fu_1435_p1;
    sc_signal< sc_lv<22> > sext_ln1192_47_reg_3163;
    sc_signal< sc_lv<22> > sext_ln1192_48_fu_1439_p1;
    sc_signal< sc_lv<22> > sext_ln1192_48_reg_3168;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1443_p2;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln9_reg_3173_pp0_iter10_reg;
    sc_signal< sc_lv<5> > i_fu_1449_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln14_fu_1455_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182_pp0_iter1_reg;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182_pp0_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182_pp0_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182_pp0_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182_pp0_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182_pp0_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182_pp0_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182_pp0_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182_pp0_iter9_reg;
    sc_signal< sc_lv<64> > zext_ln14_reg_3182_pp0_iter10_reg;
    sc_signal< sc_lv<8> > dense_2_weights_V_3_1_reg_3258;
    sc_signal< sc_lv<14> > tmp_3_reg_3263;
    sc_signal< sc_lv<9> > dense_2_weights_V_4_1_reg_3268;
    sc_signal< sc_lv<9> > dense_2_weights_V_8_1_reg_3298;
    sc_signal< sc_lv<14> > tmp_8_reg_3303;
    sc_signal< sc_lv<9> > dense_2_weights_V_9_1_reg_3308;
    sc_signal< sc_lv<8> > dense_2_weights_V_13_2_reg_3338;
    sc_signal< sc_lv<14> > tmp_13_reg_3343;
    sc_signal< sc_lv<9> > dense_2_weights_V_14_2_reg_3348;
    sc_signal< sc_lv<9> > dense_2_weights_V_18_2_reg_3378;
    sc_signal< sc_lv<14> > tmp_18_reg_3383;
    sc_signal< sc_lv<9> > dense_2_weights_V_19_2_reg_3388;
    sc_signal< sc_lv<8> > dense_2_weights_V_23_2_reg_3418;
    sc_signal< sc_lv<14> > tmp_23_reg_3423;
    sc_signal< sc_lv<9> > dense_2_weights_V_24_2_reg_3428;
    sc_signal< sc_lv<9> > dense_2_weights_V_28_2_reg_3458;
    sc_signal< sc_lv<14> > tmp_28_reg_3463;
    sc_signal< sc_lv<8> > dense_2_weights_V_29_2_reg_3468;
    sc_signal< sc_lv<9> > dense_2_weights_V_33_2_reg_3498;
    sc_signal< sc_lv<14> > tmp_33_reg_3503;
    sc_signal< sc_lv<9> > dense_2_weights_V_34_2_reg_3508;
    sc_signal< sc_lv<9> > dense_2_weights_V_38_2_reg_3538;
    sc_signal< sc_lv<14> > tmp_38_reg_3543;
    sc_signal< sc_lv<8> > dense_2_weights_V_39_2_reg_3548;
    sc_signal< sc_lv<9> > dense_2_weights_V_43_2_reg_3578;
    sc_signal< sc_lv<14> > tmp_43_reg_3583;
    sc_signal< sc_lv<9> > dense_2_weights_V_44_2_reg_3588;
    sc_signal< sc_lv<14> > tmp_48_reg_3613;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<22> > mul_ln708_fu_2524_p2;
    sc_signal< sc_lv<14> > tmp_s_fu_1472_p4;
    sc_signal< sc_lv<22> > grp_fu_2530_p3;
    sc_signal< sc_lv<14> > tmp_2_fu_1493_p4;
    sc_signal< sc_lv<22> > grp_fu_2538_p3;
    sc_signal< sc_lv<22> > grp_fu_2546_p3;
    sc_signal< sc_lv<14> > tmp_4_fu_1532_p4;
    sc_signal< sc_lv<22> > grp_fu_2554_p3;
    sc_signal< sc_lv<14> > tmp_5_fu_1553_p4;
    sc_signal< sc_lv<22> > grp_fu_2562_p3;
    sc_signal< sc_lv<14> > tmp_6_fu_1574_p4;
    sc_signal< sc_lv<22> > grp_fu_2570_p3;
    sc_signal< sc_lv<14> > tmp_7_fu_1595_p4;
    sc_signal< sc_lv<22> > grp_fu_2578_p3;
    sc_signal< sc_lv<22> > grp_fu_2586_p3;
    sc_signal< sc_lv<14> > tmp_9_fu_1634_p4;
    sc_signal< sc_lv<22> > grp_fu_2594_p3;
    sc_signal< sc_lv<14> > tmp_10_fu_1655_p4;
    sc_signal< sc_lv<22> > grp_fu_2602_p3;
    sc_signal< sc_lv<14> > tmp_11_fu_1676_p4;
    sc_signal< sc_lv<22> > grp_fu_2610_p3;
    sc_signal< sc_lv<14> > tmp_12_fu_1697_p4;
    sc_signal< sc_lv<22> > grp_fu_2618_p3;
    sc_signal< sc_lv<22> > grp_fu_2626_p3;
    sc_signal< sc_lv<14> > tmp_14_fu_1736_p4;
    sc_signal< sc_lv<22> > grp_fu_2634_p3;
    sc_signal< sc_lv<14> > tmp_15_fu_1757_p4;
    sc_signal< sc_lv<22> > grp_fu_2642_p3;
    sc_signal< sc_lv<14> > tmp_16_fu_1778_p4;
    sc_signal< sc_lv<22> > grp_fu_2650_p3;
    sc_signal< sc_lv<14> > tmp_17_fu_1799_p4;
    sc_signal< sc_lv<22> > grp_fu_2658_p3;
    sc_signal< sc_lv<22> > grp_fu_2666_p3;
    sc_signal< sc_lv<14> > tmp_19_fu_1838_p4;
    sc_signal< sc_lv<22> > grp_fu_2674_p3;
    sc_signal< sc_lv<14> > tmp_20_fu_1859_p4;
    sc_signal< sc_lv<22> > grp_fu_2682_p3;
    sc_signal< sc_lv<14> > tmp_21_fu_1880_p4;
    sc_signal< sc_lv<22> > grp_fu_2690_p3;
    sc_signal< sc_lv<14> > tmp_22_fu_1901_p4;
    sc_signal< sc_lv<22> > grp_fu_2698_p3;
    sc_signal< sc_lv<22> > grp_fu_2706_p3;
    sc_signal< sc_lv<14> > tmp_24_fu_1940_p4;
    sc_signal< sc_lv<22> > grp_fu_2714_p3;
    sc_signal< sc_lv<14> > tmp_25_fu_1961_p4;
    sc_signal< sc_lv<22> > grp_fu_2722_p3;
    sc_signal< sc_lv<14> > tmp_26_fu_1982_p4;
    sc_signal< sc_lv<22> > grp_fu_2730_p3;
    sc_signal< sc_lv<14> > tmp_27_fu_2003_p4;
    sc_signal< sc_lv<22> > grp_fu_2738_p3;
    sc_signal< sc_lv<22> > grp_fu_2746_p3;
    sc_signal< sc_lv<14> > tmp_29_fu_2042_p4;
    sc_signal< sc_lv<22> > grp_fu_2754_p3;
    sc_signal< sc_lv<14> > tmp_30_fu_2063_p4;
    sc_signal< sc_lv<22> > grp_fu_2762_p3;
    sc_signal< sc_lv<14> > tmp_31_fu_2084_p4;
    sc_signal< sc_lv<22> > grp_fu_2770_p3;
    sc_signal< sc_lv<14> > tmp_32_fu_2105_p4;
    sc_signal< sc_lv<22> > grp_fu_2778_p3;
    sc_signal< sc_lv<22> > grp_fu_2786_p3;
    sc_signal< sc_lv<14> > tmp_34_fu_2144_p4;
    sc_signal< sc_lv<22> > grp_fu_2794_p3;
    sc_signal< sc_lv<14> > tmp_35_fu_2165_p4;
    sc_signal< sc_lv<22> > grp_fu_2802_p3;
    sc_signal< sc_lv<14> > tmp_36_fu_2186_p4;
    sc_signal< sc_lv<22> > grp_fu_2810_p3;
    sc_signal< sc_lv<14> > tmp_37_fu_2207_p4;
    sc_signal< sc_lv<22> > grp_fu_2818_p3;
    sc_signal< sc_lv<22> > grp_fu_2826_p3;
    sc_signal< sc_lv<14> > tmp_39_fu_2246_p4;
    sc_signal< sc_lv<22> > grp_fu_2834_p3;
    sc_signal< sc_lv<14> > tmp_40_fu_2267_p4;
    sc_signal< sc_lv<22> > grp_fu_2842_p3;
    sc_signal< sc_lv<14> > tmp_41_fu_2288_p4;
    sc_signal< sc_lv<22> > grp_fu_2850_p3;
    sc_signal< sc_lv<14> > tmp_42_fu_2309_p4;
    sc_signal< sc_lv<22> > grp_fu_2858_p3;
    sc_signal< sc_lv<22> > grp_fu_2866_p3;
    sc_signal< sc_lv<14> > tmp_44_fu_2348_p4;
    sc_signal< sc_lv<22> > grp_fu_2874_p3;
    sc_signal< sc_lv<14> > tmp_45_fu_2369_p4;
    sc_signal< sc_lv<22> > grp_fu_2882_p3;
    sc_signal< sc_lv<14> > tmp_46_fu_2390_p4;
    sc_signal< sc_lv<22> > grp_fu_2890_p3;
    sc_signal< sc_lv<14> > tmp_47_fu_2411_p4;
    sc_signal< sc_lv<22> > grp_fu_2898_p3;
    sc_signal< sc_lv<22> > grp_fu_2906_p3;
    sc_signal< sc_lv<14> > tmp_49_fu_2452_p4;
    sc_signal< sc_lv<22> > grp_fu_2914_p3;
    sc_signal< sc_lv<9> > sext_ln1265_fu_2478_p0;
    sc_signal< sc_lv<9> > sext_ln703_fu_2491_p0;
    sc_signal< sc_lv<14> > sext_ln1265_fu_2478_p1;
    sc_signal< sc_lv<14> > trunc_ln708_s_fu_2469_p4;
    sc_signal< sc_lv<13> > trunc_ln_fu_2482_p4;
    sc_signal< sc_lv<13> > sext_ln703_fu_2491_p1;
    sc_signal< sc_lv<14> > add_ln703_fu_2495_p2;
    sc_signal< sc_lv<1> > tmp_50_fu_2507_p3;
    sc_signal< sc_lv<13> > add_ln203_fu_2501_p2;
    sc_signal< sc_lv<14> > mul_ln708_fu_2524_p0;
    sc_signal< sc_lv<14> > grp_fu_2530_p0;
    sc_signal< sc_lv<22> > grp_fu_2530_p2;
    sc_signal< sc_lv<14> > grp_fu_2538_p0;
    sc_signal< sc_lv<22> > grp_fu_2538_p2;
    sc_signal< sc_lv<14> > grp_fu_2546_p0;
    sc_signal< sc_lv<22> > grp_fu_2546_p2;
    sc_signal< sc_lv<14> > grp_fu_2554_p0;
    sc_signal< sc_lv<22> > grp_fu_2554_p2;
    sc_signal< sc_lv<14> > grp_fu_2562_p0;
    sc_signal< sc_lv<22> > grp_fu_2562_p2;
    sc_signal< sc_lv<14> > grp_fu_2570_p0;
    sc_signal< sc_lv<22> > grp_fu_2570_p2;
    sc_signal< sc_lv<14> > grp_fu_2578_p0;
    sc_signal< sc_lv<22> > grp_fu_2578_p2;
    sc_signal< sc_lv<14> > grp_fu_2586_p0;
    sc_signal< sc_lv<22> > grp_fu_2586_p2;
    sc_signal< sc_lv<14> > grp_fu_2594_p0;
    sc_signal< sc_lv<22> > grp_fu_2594_p2;
    sc_signal< sc_lv<14> > grp_fu_2602_p0;
    sc_signal< sc_lv<22> > grp_fu_2602_p2;
    sc_signal< sc_lv<14> > grp_fu_2610_p0;
    sc_signal< sc_lv<22> > grp_fu_2610_p2;
    sc_signal< sc_lv<14> > grp_fu_2618_p0;
    sc_signal< sc_lv<22> > grp_fu_2618_p2;
    sc_signal< sc_lv<14> > grp_fu_2626_p0;
    sc_signal< sc_lv<22> > grp_fu_2626_p2;
    sc_signal< sc_lv<14> > grp_fu_2634_p0;
    sc_signal< sc_lv<22> > grp_fu_2634_p2;
    sc_signal< sc_lv<14> > grp_fu_2642_p0;
    sc_signal< sc_lv<22> > grp_fu_2642_p2;
    sc_signal< sc_lv<14> > grp_fu_2650_p0;
    sc_signal< sc_lv<22> > grp_fu_2650_p2;
    sc_signal< sc_lv<14> > grp_fu_2658_p0;
    sc_signal< sc_lv<22> > grp_fu_2658_p2;
    sc_signal< sc_lv<14> > grp_fu_2666_p0;
    sc_signal< sc_lv<22> > grp_fu_2666_p2;
    sc_signal< sc_lv<14> > grp_fu_2674_p0;
    sc_signal< sc_lv<22> > grp_fu_2674_p2;
    sc_signal< sc_lv<14> > grp_fu_2682_p0;
    sc_signal< sc_lv<22> > grp_fu_2682_p2;
    sc_signal< sc_lv<14> > grp_fu_2690_p0;
    sc_signal< sc_lv<22> > grp_fu_2690_p2;
    sc_signal< sc_lv<14> > grp_fu_2698_p0;
    sc_signal< sc_lv<22> > grp_fu_2698_p2;
    sc_signal< sc_lv<14> > grp_fu_2706_p0;
    sc_signal< sc_lv<22> > grp_fu_2706_p2;
    sc_signal< sc_lv<14> > grp_fu_2714_p0;
    sc_signal< sc_lv<22> > grp_fu_2714_p2;
    sc_signal< sc_lv<14> > grp_fu_2722_p0;
    sc_signal< sc_lv<22> > grp_fu_2722_p2;
    sc_signal< sc_lv<14> > grp_fu_2730_p0;
    sc_signal< sc_lv<22> > grp_fu_2730_p2;
    sc_signal< sc_lv<14> > grp_fu_2738_p0;
    sc_signal< sc_lv<22> > grp_fu_2738_p2;
    sc_signal< sc_lv<14> > grp_fu_2746_p0;
    sc_signal< sc_lv<22> > grp_fu_2746_p2;
    sc_signal< sc_lv<14> > grp_fu_2754_p0;
    sc_signal< sc_lv<22> > grp_fu_2754_p2;
    sc_signal< sc_lv<14> > grp_fu_2762_p0;
    sc_signal< sc_lv<22> > grp_fu_2762_p2;
    sc_signal< sc_lv<14> > grp_fu_2770_p0;
    sc_signal< sc_lv<22> > grp_fu_2770_p2;
    sc_signal< sc_lv<14> > grp_fu_2778_p0;
    sc_signal< sc_lv<22> > grp_fu_2778_p2;
    sc_signal< sc_lv<14> > grp_fu_2786_p0;
    sc_signal< sc_lv<22> > grp_fu_2786_p2;
    sc_signal< sc_lv<14> > grp_fu_2794_p0;
    sc_signal< sc_lv<22> > grp_fu_2794_p2;
    sc_signal< sc_lv<14> > grp_fu_2802_p0;
    sc_signal< sc_lv<22> > grp_fu_2802_p2;
    sc_signal< sc_lv<14> > grp_fu_2810_p0;
    sc_signal< sc_lv<22> > grp_fu_2810_p2;
    sc_signal< sc_lv<14> > grp_fu_2818_p0;
    sc_signal< sc_lv<22> > grp_fu_2818_p2;
    sc_signal< sc_lv<14> > grp_fu_2826_p0;
    sc_signal< sc_lv<22> > grp_fu_2826_p2;
    sc_signal< sc_lv<14> > grp_fu_2834_p0;
    sc_signal< sc_lv<22> > grp_fu_2834_p2;
    sc_signal< sc_lv<14> > grp_fu_2842_p0;
    sc_signal< sc_lv<22> > grp_fu_2842_p2;
    sc_signal< sc_lv<14> > grp_fu_2850_p0;
    sc_signal< sc_lv<22> > grp_fu_2850_p2;
    sc_signal< sc_lv<14> > grp_fu_2858_p0;
    sc_signal< sc_lv<22> > grp_fu_2858_p2;
    sc_signal< sc_lv<14> > grp_fu_2866_p0;
    sc_signal< sc_lv<22> > grp_fu_2866_p2;
    sc_signal< sc_lv<14> > grp_fu_2874_p0;
    sc_signal< sc_lv<22> > grp_fu_2874_p2;
    sc_signal< sc_lv<14> > grp_fu_2882_p0;
    sc_signal< sc_lv<22> > grp_fu_2882_p2;
    sc_signal< sc_lv<14> > grp_fu_2890_p0;
    sc_signal< sc_lv<22> > grp_fu_2890_p2;
    sc_signal< sc_lv<14> > grp_fu_2898_p0;
    sc_signal< sc_lv<22> > grp_fu_2898_p2;
    sc_signal< sc_lv<14> > grp_fu_2906_p0;
    sc_signal< sc_lv<22> > grp_fu_2906_p2;
    sc_signal< sc_lv<14> > grp_fu_2914_p0;
    sc_signal< sc_lv<22> > grp_fu_2914_p2;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state14;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln203_fu_2501_p2();
    void thread_add_ln703_fu_2495_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state14();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_0_address0();
    void thread_dense_2_weights_V_0_ce0();
    void thread_dense_2_weights_V_10_address0();
    void thread_dense_2_weights_V_10_ce0();
    void thread_dense_2_weights_V_11_address0();
    void thread_dense_2_weights_V_11_ce0();
    void thread_dense_2_weights_V_12_address0();
    void thread_dense_2_weights_V_12_ce0();
    void thread_dense_2_weights_V_13_address0();
    void thread_dense_2_weights_V_13_ce0();
    void thread_dense_2_weights_V_14_address0();
    void thread_dense_2_weights_V_14_ce0();
    void thread_dense_2_weights_V_15_address0();
    void thread_dense_2_weights_V_15_ce0();
    void thread_dense_2_weights_V_16_address0();
    void thread_dense_2_weights_V_16_ce0();
    void thread_dense_2_weights_V_17_address0();
    void thread_dense_2_weights_V_17_ce0();
    void thread_dense_2_weights_V_18_address0();
    void thread_dense_2_weights_V_18_ce0();
    void thread_dense_2_weights_V_19_address0();
    void thread_dense_2_weights_V_19_ce0();
    void thread_dense_2_weights_V_1_address0();
    void thread_dense_2_weights_V_1_ce0();
    void thread_dense_2_weights_V_20_address0();
    void thread_dense_2_weights_V_20_ce0();
    void thread_dense_2_weights_V_21_address0();
    void thread_dense_2_weights_V_21_ce0();
    void thread_dense_2_weights_V_22_address0();
    void thread_dense_2_weights_V_22_ce0();
    void thread_dense_2_weights_V_23_address0();
    void thread_dense_2_weights_V_23_ce0();
    void thread_dense_2_weights_V_24_address0();
    void thread_dense_2_weights_V_24_ce0();
    void thread_dense_2_weights_V_25_address0();
    void thread_dense_2_weights_V_25_ce0();
    void thread_dense_2_weights_V_26_address0();
    void thread_dense_2_weights_V_26_ce0();
    void thread_dense_2_weights_V_27_address0();
    void thread_dense_2_weights_V_27_ce0();
    void thread_dense_2_weights_V_28_address0();
    void thread_dense_2_weights_V_28_ce0();
    void thread_dense_2_weights_V_29_address0();
    void thread_dense_2_weights_V_29_ce0();
    void thread_dense_2_weights_V_2_address0();
    void thread_dense_2_weights_V_2_ce0();
    void thread_dense_2_weights_V_30_address0();
    void thread_dense_2_weights_V_30_ce0();
    void thread_dense_2_weights_V_31_address0();
    void thread_dense_2_weights_V_31_ce0();
    void thread_dense_2_weights_V_32_address0();
    void thread_dense_2_weights_V_32_ce0();
    void thread_dense_2_weights_V_33_address0();
    void thread_dense_2_weights_V_33_ce0();
    void thread_dense_2_weights_V_34_address0();
    void thread_dense_2_weights_V_34_ce0();
    void thread_dense_2_weights_V_35_address0();
    void thread_dense_2_weights_V_35_ce0();
    void thread_dense_2_weights_V_36_address0();
    void thread_dense_2_weights_V_36_ce0();
    void thread_dense_2_weights_V_37_address0();
    void thread_dense_2_weights_V_37_ce0();
    void thread_dense_2_weights_V_38_address0();
    void thread_dense_2_weights_V_38_ce0();
    void thread_dense_2_weights_V_39_address0();
    void thread_dense_2_weights_V_39_ce0();
    void thread_dense_2_weights_V_3_address0();
    void thread_dense_2_weights_V_3_ce0();
    void thread_dense_2_weights_V_40_address0();
    void thread_dense_2_weights_V_40_ce0();
    void thread_dense_2_weights_V_41_address0();
    void thread_dense_2_weights_V_41_ce0();
    void thread_dense_2_weights_V_42_address0();
    void thread_dense_2_weights_V_42_ce0();
    void thread_dense_2_weights_V_43_address0();
    void thread_dense_2_weights_V_43_ce0();
    void thread_dense_2_weights_V_44_address0();
    void thread_dense_2_weights_V_44_ce0();
    void thread_dense_2_weights_V_45_address0();
    void thread_dense_2_weights_V_45_ce0();
    void thread_dense_2_weights_V_46_address0();
    void thread_dense_2_weights_V_46_ce0();
    void thread_dense_2_weights_V_47_address0();
    void thread_dense_2_weights_V_47_ce0();
    void thread_dense_2_weights_V_48_address0();
    void thread_dense_2_weights_V_48_ce0();
    void thread_dense_2_weights_V_49_address0();
    void thread_dense_2_weights_V_49_ce0();
    void thread_dense_2_weights_V_4_address0();
    void thread_dense_2_weights_V_4_ce0();
    void thread_dense_2_weights_V_5_address0();
    void thread_dense_2_weights_V_5_ce0();
    void thread_dense_2_weights_V_6_address0();
    void thread_dense_2_weights_V_6_ce0();
    void thread_dense_2_weights_V_7_address0();
    void thread_dense_2_weights_V_7_ce0();
    void thread_dense_2_weights_V_8_address0();
    void thread_dense_2_weights_V_8_ce0();
    void thread_dense_2_weights_V_9_address0();
    void thread_dense_2_weights_V_9_ce0();
    void thread_grp_fu_2530_p0();
    void thread_grp_fu_2530_p2();
    void thread_grp_fu_2538_p0();
    void thread_grp_fu_2538_p2();
    void thread_grp_fu_2546_p0();
    void thread_grp_fu_2546_p2();
    void thread_grp_fu_2554_p0();
    void thread_grp_fu_2554_p2();
    void thread_grp_fu_2562_p0();
    void thread_grp_fu_2562_p2();
    void thread_grp_fu_2570_p0();
    void thread_grp_fu_2570_p2();
    void thread_grp_fu_2578_p0();
    void thread_grp_fu_2578_p2();
    void thread_grp_fu_2586_p0();
    void thread_grp_fu_2586_p2();
    void thread_grp_fu_2594_p0();
    void thread_grp_fu_2594_p2();
    void thread_grp_fu_2602_p0();
    void thread_grp_fu_2602_p2();
    void thread_grp_fu_2610_p0();
    void thread_grp_fu_2610_p2();
    void thread_grp_fu_2618_p0();
    void thread_grp_fu_2618_p2();
    void thread_grp_fu_2626_p0();
    void thread_grp_fu_2626_p2();
    void thread_grp_fu_2634_p0();
    void thread_grp_fu_2634_p2();
    void thread_grp_fu_2642_p0();
    void thread_grp_fu_2642_p2();
    void thread_grp_fu_2650_p0();
    void thread_grp_fu_2650_p2();
    void thread_grp_fu_2658_p0();
    void thread_grp_fu_2658_p2();
    void thread_grp_fu_2666_p0();
    void thread_grp_fu_2666_p2();
    void thread_grp_fu_2674_p0();
    void thread_grp_fu_2674_p2();
    void thread_grp_fu_2682_p0();
    void thread_grp_fu_2682_p2();
    void thread_grp_fu_2690_p0();
    void thread_grp_fu_2690_p2();
    void thread_grp_fu_2698_p0();
    void thread_grp_fu_2698_p2();
    void thread_grp_fu_2706_p0();
    void thread_grp_fu_2706_p2();
    void thread_grp_fu_2714_p0();
    void thread_grp_fu_2714_p2();
    void thread_grp_fu_2722_p0();
    void thread_grp_fu_2722_p2();
    void thread_grp_fu_2730_p0();
    void thread_grp_fu_2730_p2();
    void thread_grp_fu_2738_p0();
    void thread_grp_fu_2738_p2();
    void thread_grp_fu_2746_p0();
    void thread_grp_fu_2746_p2();
    void thread_grp_fu_2754_p0();
    void thread_grp_fu_2754_p2();
    void thread_grp_fu_2762_p0();
    void thread_grp_fu_2762_p2();
    void thread_grp_fu_2770_p0();
    void thread_grp_fu_2770_p2();
    void thread_grp_fu_2778_p0();
    void thread_grp_fu_2778_p2();
    void thread_grp_fu_2786_p0();
    void thread_grp_fu_2786_p2();
    void thread_grp_fu_2794_p0();
    void thread_grp_fu_2794_p2();
    void thread_grp_fu_2802_p0();
    void thread_grp_fu_2802_p2();
    void thread_grp_fu_2810_p0();
    void thread_grp_fu_2810_p2();
    void thread_grp_fu_2818_p0();
    void thread_grp_fu_2818_p2();
    void thread_grp_fu_2826_p0();
    void thread_grp_fu_2826_p2();
    void thread_grp_fu_2834_p0();
    void thread_grp_fu_2834_p2();
    void thread_grp_fu_2842_p0();
    void thread_grp_fu_2842_p2();
    void thread_grp_fu_2850_p0();
    void thread_grp_fu_2850_p2();
    void thread_grp_fu_2858_p0();
    void thread_grp_fu_2858_p2();
    void thread_grp_fu_2866_p0();
    void thread_grp_fu_2866_p2();
    void thread_grp_fu_2874_p0();
    void thread_grp_fu_2874_p2();
    void thread_grp_fu_2882_p0();
    void thread_grp_fu_2882_p2();
    void thread_grp_fu_2890_p0();
    void thread_grp_fu_2890_p2();
    void thread_grp_fu_2898_p0();
    void thread_grp_fu_2898_p2();
    void thread_grp_fu_2906_p0();
    void thread_grp_fu_2906_p2();
    void thread_grp_fu_2914_p0();
    void thread_grp_fu_2914_p2();
    void thread_i_fu_1449_p2();
    void thread_icmp_ln9_fu_1443_p2();
    void thread_mul_ln708_fu_2524_p0();
    void thread_sext_ln1192_10_fu_1287_p1();
    void thread_sext_ln1192_11_fu_1291_p1();
    void thread_sext_ln1192_12_fu_1295_p1();
    void thread_sext_ln1192_13_fu_1299_p1();
    void thread_sext_ln1192_14_fu_1303_p1();
    void thread_sext_ln1192_15_fu_1307_p1();
    void thread_sext_ln1192_16_fu_1311_p1();
    void thread_sext_ln1192_17_fu_1315_p1();
    void thread_sext_ln1192_18_fu_1319_p1();
    void thread_sext_ln1192_19_fu_1323_p1();
    void thread_sext_ln1192_1_fu_1251_p1();
    void thread_sext_ln1192_20_fu_1327_p1();
    void thread_sext_ln1192_21_fu_1331_p1();
    void thread_sext_ln1192_22_fu_1335_p1();
    void thread_sext_ln1192_23_fu_1339_p1();
    void thread_sext_ln1192_24_fu_1343_p1();
    void thread_sext_ln1192_25_fu_1347_p1();
    void thread_sext_ln1192_26_fu_1351_p1();
    void thread_sext_ln1192_27_fu_1355_p1();
    void thread_sext_ln1192_28_fu_1359_p1();
    void thread_sext_ln1192_29_fu_1363_p1();
    void thread_sext_ln1192_2_fu_1255_p1();
    void thread_sext_ln1192_30_fu_1367_p1();
    void thread_sext_ln1192_31_fu_1371_p1();
    void thread_sext_ln1192_32_fu_1375_p1();
    void thread_sext_ln1192_33_fu_1379_p1();
    void thread_sext_ln1192_34_fu_1383_p1();
    void thread_sext_ln1192_35_fu_1387_p1();
    void thread_sext_ln1192_36_fu_1391_p1();
    void thread_sext_ln1192_37_fu_1395_p1();
    void thread_sext_ln1192_38_fu_1399_p1();
    void thread_sext_ln1192_39_fu_1403_p1();
    void thread_sext_ln1192_3_fu_1259_p1();
    void thread_sext_ln1192_40_fu_1407_p1();
    void thread_sext_ln1192_41_fu_1411_p1();
    void thread_sext_ln1192_42_fu_1415_p1();
    void thread_sext_ln1192_43_fu_1419_p1();
    void thread_sext_ln1192_44_fu_1423_p1();
    void thread_sext_ln1192_45_fu_1427_p1();
    void thread_sext_ln1192_46_fu_1431_p1();
    void thread_sext_ln1192_47_fu_1435_p1();
    void thread_sext_ln1192_48_fu_1439_p1();
    void thread_sext_ln1192_4_fu_1263_p1();
    void thread_sext_ln1192_5_fu_1267_p1();
    void thread_sext_ln1192_6_fu_1271_p1();
    void thread_sext_ln1192_7_fu_1275_p1();
    void thread_sext_ln1192_8_fu_1279_p1();
    void thread_sext_ln1192_9_fu_1283_p1();
    void thread_sext_ln1192_fu_1247_p1();
    void thread_sext_ln1265_fu_2478_p0();
    void thread_sext_ln1265_fu_2478_p1();
    void thread_sext_ln703_fu_2491_p0();
    void thread_sext_ln703_fu_2491_p1();
    void thread_sext_ln708_fu_1243_p1();
    void thread_tmp_10_fu_1655_p4();
    void thread_tmp_11_fu_1676_p4();
    void thread_tmp_12_fu_1697_p4();
    void thread_tmp_14_fu_1736_p4();
    void thread_tmp_15_fu_1757_p4();
    void thread_tmp_16_fu_1778_p4();
    void thread_tmp_17_fu_1799_p4();
    void thread_tmp_19_fu_1838_p4();
    void thread_tmp_20_fu_1859_p4();
    void thread_tmp_21_fu_1880_p4();
    void thread_tmp_22_fu_1901_p4();
    void thread_tmp_24_fu_1940_p4();
    void thread_tmp_25_fu_1961_p4();
    void thread_tmp_26_fu_1982_p4();
    void thread_tmp_27_fu_2003_p4();
    void thread_tmp_29_fu_2042_p4();
    void thread_tmp_2_fu_1493_p4();
    void thread_tmp_30_fu_2063_p4();
    void thread_tmp_31_fu_2084_p4();
    void thread_tmp_32_fu_2105_p4();
    void thread_tmp_34_fu_2144_p4();
    void thread_tmp_35_fu_2165_p4();
    void thread_tmp_36_fu_2186_p4();
    void thread_tmp_37_fu_2207_p4();
    void thread_tmp_39_fu_2246_p4();
    void thread_tmp_40_fu_2267_p4();
    void thread_tmp_41_fu_2288_p4();
    void thread_tmp_42_fu_2309_p4();
    void thread_tmp_44_fu_2348_p4();
    void thread_tmp_45_fu_2369_p4();
    void thread_tmp_46_fu_2390_p4();
    void thread_tmp_47_fu_2411_p4();
    void thread_tmp_49_fu_2452_p4();
    void thread_tmp_4_fu_1532_p4();
    void thread_tmp_50_fu_2507_p3();
    void thread_tmp_5_fu_1553_p4();
    void thread_tmp_6_fu_1574_p4();
    void thread_tmp_7_fu_1595_p4();
    void thread_tmp_9_fu_1634_p4();
    void thread_tmp_s_fu_1472_p4();
    void thread_trunc_ln708_s_fu_2469_p4();
    void thread_trunc_ln_fu_2482_p4();
    void thread_zext_ln14_fu_1455_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
