#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 19 00:35:26 2023
# Process ID: 4700
# Current directory: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8040 E:\Škola\DE1\Project_MorseCode\Vivado\PRJmorse\PRJmorse.xpr
# Log file: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/vivado.log
# Journal file: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programy/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd w ]
add_files -fileset sim_1 E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_detect.vhd
close [ open E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd w ]
add_files -fileset sim_1 E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_morse_deliver.vhd
close [ open E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd w ]
add_files -fileset sim_1 E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd
close [ open E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd w ]
add_files -fileset sim_1 E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd
update_compile_order -fileset sim_1
set_property top tb_abc_7seg_in [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/7seg_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1384] some element(s) in aggregate are missing [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:41]
ERROR: [VRFC 10-664] expression has 43 elements ; expected 256 [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1384] some element(s) in aggregate are missing [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:38]
ERROR: [VRFC 10-664] expression has 43 elements ; expected 256 [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1384] some element(s) in aggregate are missing [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:41]
ERROR: [VRFC 10-664] expression has 43 elements ; expected 256 [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
ERROR: [VRFC 10-4982] syntax error near ')' [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:158]
ERROR: [VRFC 10-3782] unit 'morse_pkg' ignored due to previous errors [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:26]
INFO: [VRFC 10-3070] VHDL file 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 5 [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 5 [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 5 [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 5 [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-322] array element type cannot be unconstrained [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:27]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-322] array element type cannot be unconstrained [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:27]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-322] array element type cannot be unconstrained [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:29]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1384] some element(s) in aggregate are missing [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:37]
ERROR: [VRFC 10-664] expression has 43 elements ; expected 256 [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:37]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 2 elements ; expected 5 [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:116]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close [ open E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/Morse_Maps.vhd w ]
add_files E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/Morse_Maps.vhd
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/Morse_Maps.vhd] -no_script -reset -force -quiet
remove_files  E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/Morse_Maps.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-322] array element type cannot be unconstrained [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd:28]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd] -no_script -reset -force -quiet
remove_files  E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd
file delete -force E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/morse_pkg.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-1384] some element(s) in aggregate are missing [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/7seg_pkg.vhd:32]
ERROR: [VRFC 10-664] expression has 43 elements ; expected 256 [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/7seg_pkg.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_abc_7seg_in in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/7seg_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_in [abc_7seg_in_default]
Compiling architecture tb_1 of entity xil_defaultlib.tb_abc_7seg_in
Built simulation snapshot tb_abc_7seg_in_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xsim.dir/tb_abc_7seg_in_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xsim.dir/tb_abc_7seg_in_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 19 04:28:45 2023. For additional details about this file, please refer to the WebTalk help file at D:/Programy/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 19 04:28:45 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_abc_7seg_in_behav -key {Behavioral:sim_1:Functional:tb_abc_7seg_in} -tclbatch {tb_abc_7seg_in.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_abc_7seg_in.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_abc_7seg_in_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1131.984 ; gain = 19.648
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_in [abc_7seg_in_default]
Compiling architecture tb_1 of entity xil_defaultlib.tb_abc_7seg_in
Built simulation snapshot tb_abc_7seg_in_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1138.676 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_in [abc_7seg_in_default]
Compiling architecture tb_1 of entity xil_defaultlib.tb_abc_7seg_in
Built simulation snapshot tb_abc_7seg_in_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 100 ns  Iteration: 0  Process: /tb_abc_7seg_in/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property ip.user_files_dir E:/kola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.ip_user_files [current_project]
set_property -name {xsim.simulate.runtime} -value {300ns} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_in'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-923] index value <0> is out of range [1:36] of array <id_sev_seg_table> [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_in [abc_7seg_in_default]
Compiling architecture tb_1 of entity xil_defaultlib.tb_abc_7seg_in
Built simulation snapshot tb_abc_7seg_in_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_abc_7seg_in_behav -key {Behavioral:sim_1:Functional:tb_abc_7seg_in} -tclbatch {tb_abc_7seg_in.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_abc_7seg_in.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
ERROR: Index -2 out of bound 1 to 36
Time: 245 ns  Iteration: 1  Process: /tb_abc_7seg_in/uut_abc_7seg_in/line__43
  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd

HDL Line: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd:49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_abc_7seg_in_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd} 49
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd} -line 49
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_in' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_in_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_in'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_in_behav xil_defaultlib.tb_abc_7seg_in -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-923] index value <0> is out of range [1:36] of array <id_sev_seg_table> [E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_in.vhd:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_in [abc_7seg_in_default]
Compiling architecture tb_1 of entity xil_defaultlib.tb_abc_7seg_in
Built simulation snapshot tb_abc_7seg_in_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_abc_7seg_in_behav -key {Behavioral:sim_1:Functional:tb_abc_7seg_in} -tclbatch {tb_abc_7seg_in.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_abc_7seg_in.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
Note: Stimulus process finished
Time: 300 ns  Iteration: 0  Process: /tb_abc_7seg_in/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_in.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_abc_7seg_in_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top tb_abc_7seg_out [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xsim.dir/tb_abc_7seg_out_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim/xsim.dir/tb_abc_7seg_out_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Apr 19 05:09:53 2023. For additional details about this file, please refer to the WebTalk help file at D:/Programy/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 19 05:09:53 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_abc_7seg_out_behav -key {Behavioral:sim_1:Functional:tb_abc_7seg_out} -tclbatch {tb_abc_7seg_out.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_abc_7seg_out.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
Note: Stimulus process finished
Time: 230 ns  Iteration: 0  Process: /tb_abc_7seg_out/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_abc_7seg_out_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2076.422 ; gain = 0.000
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd} 65
add_bp {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd} 66
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd} -line 66
remove_bps -file {E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd} -line 65
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 230 ns  Iteration: 0  Process: /tb_abc_7seg_out/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2076.422 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 230 ns  Iteration: 0  Process: /tb_abc_7seg_out/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 250 ns  Iteration: 0  Process: /tb_abc_7seg_out/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2076.422 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 230 ns  Iteration: 0  Process: /tb_abc_7seg_out/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2076.422 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_abc_7seg_out_behav -key {Behavioral:sim_1:Functional:tb_abc_7seg_out} -tclbatch {tb_abc_7seg_out.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_abc_7seg_out.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_abc_7seg_out_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_abc_7seg_out_behav -key {Behavioral:sim_1:Functional:tb_abc_7seg_out} -tclbatch {tb_abc_7seg_out.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source tb_abc_7seg_out.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_abc_7seg_out_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2076.422 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sources_1/new/abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'abc_7seg_out'
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2184.477 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 230 ns  Iteration: 0  Process: /tb_abc_7seg_out/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2184.477 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 250 ns  Iteration: 0  Process: /tb_abc_7seg_out/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2184.477 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_abc_7seg_out' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_abc_7seg_out_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_abc_7seg_out'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.sim/sim_1/behav/xsim'
"xelab -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Programy/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fc16f6aa1999409ebd0b5d1398a7b0e6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_abc_7seg_out_behav xil_defaultlib.tb_abc_7seg_out -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.sev_seg_pkg
Compiling architecture behavioral of entity xil_defaultlib.abc_7seg_out [abc_7seg_out_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_abc_7seg_out
Built simulation snapshot tb_abc_7seg_out_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Note: Stimulus process finished
Time: 250 ns  Iteration: 0  Process: /tb_abc_7seg_out/p_stimulus  File: E:/Škola/DE1/Project_MorseCode/Vivado/PRJmorse/PRJmorse.srcs/sim_1/new/tb_abc_7seg_out.vhd
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2224.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 19 05:37:37 2023...
