@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: BZ173 :"c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd":83:6:83:9|ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.
@N: BZ173 :"c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd":83:6:83:9|ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) mapped in logic.
@N: MO106 :"c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd":83:6:83:9|Found ROM seg_out[7:1] (in view: work.hex4x7seg(struktur)) with 16 words by 7 bits.
@N: MO231 :"c:\users\fabian\htwg\digisys\aufgabe 1\hex4x7seg.vhd":29:6:29:7|Found counter in view:work.hex4x7seg(struktur) instance counter[13:0] 
@N: FP130 |Promoting Net clk_c on CLKINT  I_64 
@N: FP130 |Promoting Net rst_c on CLKINT  I_65 
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
