{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603346902163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603346902172 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 15:08:22 2020 " "Processing started: Thu Oct 22 15:08:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603346902172 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346902172 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Interface_ver01_with_extboard -c Interface_ver01_with_extboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off Interface_ver01_with_extboard -c Interface_ver01_with_extboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346902172 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603346903092 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603346903092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram01-SYN " "Found design unit 1: ram01-SYN" {  } { { "ram01.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/ram01.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917119 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram01 " "Found entity 1: ram01" {  } { { "ram01.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/ram01.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chatter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file chatter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CHATTER-RTL " "Found design unit 1: CHATTER-RTL" {  } { { "chatter.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/chatter.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917119 ""} { "Info" "ISGN_ENTITY_NAME" "1 CHATTER " "Found entity 1: CHATTER" {  } { { "chatter.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/chatter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division_value-SYN " "Found design unit 1: division_value-SYN" {  } { { "division_value.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/division_value.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917134 ""} { "Info" "ISGN_ENTITY_NAME" "1 division_value " "Found entity 1: division_value" {  } { { "division_value.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/division_value.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_16-SYN " "Found design unit 1: counter_16-SYN" {  } { { "counter_16.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/counter_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917134 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_16 " "Found entity 1: counter_16" {  } { { "counter_16.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/counter_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_compare-SYN " "Found design unit 1: timer_compare-SYN" {  } { { "timer_compare.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/timer_compare.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917134 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_compare " "Found entity 1: timer_compare" {  } { { "timer_compare.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/timer_compare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file division_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 division_compare-SYN " "Found design unit 1: division_compare-SYN" {  } { { "division_compare.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/division_compare.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917150 ""} { "Info" "ISGN_ENTITY_NAME" "1 division_compare " "Found entity 1: division_compare" {  } { { "division_compare.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/division_compare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_counter01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_counter01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_counter01-SYN " "Found design unit 1: timer_counter01-SYN" {  } { { "timer_counter01.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/timer_counter01.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917150 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_counter01 " "Found entity 1: timer_counter01" {  } { { "timer_counter01.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/timer_counter01.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runmselecter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file runmselecter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 runmselecter-SYN " "Found design unit 1: runmselecter-SYN" {  } { { "RUNMSELECTER.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/RUNMSELECTER.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917150 ""} { "Info" "ISGN_ENTITY_NAME" "1 RUNMSELECTER " "Found entity 1: RUNMSELECTER" {  } { { "RUNMSELECTER.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/RUNMSELECTER.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "runmode5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file runmode5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 runmode5 " "Found entity 1: runmode5" {  } { { "runmode5.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/runmode5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917165 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sep5_memorycontrol.bdf " "Can't analyze file -- file sep5_memorycontrol.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603346917165 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sep5_interface01.bdf " "Can't analyze file -- file sep5_interface01.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603346917181 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sep5_memoryaccess.bdf " "Can't analyze file -- file sep5_memoryaccess.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603346917181 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sep5_busctrl.bdf " "Can't analyze file -- file sep5_busctrl.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603346917197 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sep5_memoryaccess_test.bdf " "Can't analyze file -- file sep5_memoryaccess_test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603346917197 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sep5_interface02.bdf " "Can't analyze file -- file sep5_interface02.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603346917212 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sep5_memoryaccess_test02.bdf " "Can't analyze file -- file sep5_memoryaccess_test02.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603346917212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sep5_memorycontrol_timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sep5_memorycontrol_timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sep5_memorycontrol_timer " "Found entity 1: sep5_memorycontrol_timer" {  } { { "sep5_memorycontrol_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_memorycontrol_timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sep5_memoryaccess_timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sep5_memoryaccess_timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sep5_memoryaccess_timer " "Found entity 1: sep5_memoryaccess_timer" {  } { { "sep5_memoryaccess_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_memoryaccess_timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sep5_busctrl_timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sep5_busctrl_timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sep5_busctrl_timer " "Found entity 1: sep5_busctrl_timer" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917228 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "sep5_interface03.bdf " "Can't analyze file -- file sep5_interface03.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1603346917228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sep5_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sep5_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sep5_interface " "Found entity 1: sep5_interface" {  } { { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file waveform3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 waveform3 " "Found entity 1: waveform3" {  } { { "waveform3.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/waveform3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sep5_cycle_timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sep5_cycle_timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sep5_cycle_timer " "Found entity 1: sep5_cycle_timer" {  } { { "sep5_cycle_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_cycle_timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_1ms.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clk_1ms.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clk_1ms " "Found entity 1: clk_1ms" {  } { { "clk_1ms.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clk_1ms.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sep5_interrupt_timer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sep5_interrupt_timer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sep5_interrupt_timer " "Found entity 1: sep5_interrupt_timer" {  } { { "sep5_interrupt_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interrupt_timer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "lcd_controller.v" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_data_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_data_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_data_decoder-RTL " "Found design unit 1: lcd_data_decoder-RTL" {  } { { "lcd_data_decoder.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lcd_data_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917275 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_data_decoder " "Found entity 1: lcd_data_decoder" {  } { { "lcd_data_decoder.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lcd_data_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp_selecter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file disp_selecter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 disp_selecter " "Found entity 1: disp_selecter" {  } { { "Disp_Selecter.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/Disp_Selecter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display_16data.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lcd_display_16data.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display_16data " "Found entity 1: lcd_display_16data" {  } { { "lcd_display_16data.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lcd_display_16data.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform.bdf 1 1 " "Found 1 design units, including 1 entities, in source file waveform.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 waveform " "Found entity 1: waveform" {  } { { "waveform.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/waveform.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16_pc_interface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg16_pc_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg16_pc_interface " "Found entity 1: reg16_pc_interface" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "reg16_pc_interface " "Elaborating entity \"reg16_pc_interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603346917400 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst1 " "Block or symbol \"NOT\" of instance \"inst1\" overlaps another block or symbol" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 80 456 504 112 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1603346917400 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 120 1016 1016 136 "" "" } { 136 1016 1016 152 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1603346917400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sep5_interface sep5_interface:inst " "Elaborating entity \"sep5_interface\" for hierarchy \"sep5_interface:inst\"" {  } { { "reg16_pc_interface.bdf" "inst" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346917462 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE sep5rom_correction.mif " "Can't find a definition for parameter LPM_FILE -- assuming sep5rom_correction.mif was intended to be a quoted string" {  } { { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Analysis & Synthesis" 0 -1 1603346917478 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clkgen5.bdf 1 1 " "Using design file clkgen5.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen5 " "Found entity 1: clkgen5" {  } { { "clkgen5.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clkgen5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917525 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346917525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen5 sep5_interface:inst\|clkgen5:inst " "Elaborating entity \"clkgen5\" for hierarchy \"sep5_interface:inst\|clkgen5:inst\"" {  } { { "sep5_interface.bdf" "inst" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { -1040 384 568 -912 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346917525 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_decode1.vhd 2 1 " "Using design file lpm_decode1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode1-SYN " "Found design unit 1: lpm_decode1-SYN" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_decode1.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917556 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode1 " "Found entity 1: lpm_decode1" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_decode1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917556 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346917556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode1 sep5_interface:inst\|clkgen5:inst\|lpm_decode1:inst7 " "Elaborating entity \"lpm_decode1\" for hierarchy \"sep5_interface:inst\|clkgen5:inst\|lpm_decode1:inst7\"" {  } { { "clkgen5.bdf" "inst7" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clkgen5.bdf" { { 472 824 952 648 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346917572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode sep5_interface:inst\|clkgen5:inst\|lpm_decode1:inst7\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"sep5_interface:inst\|clkgen5:inst\|lpm_decode1:inst7\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode1.vhd" "LPM_DECODE_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_decode1.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346917650 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|clkgen5:inst\|lpm_decode1:inst7\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|clkgen5:inst\|lpm_decode1:inst7\|lpm_decode:LPM_DECODE_component\"" {  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_decode1.vhd" 102 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346917665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|clkgen5:inst\|lpm_decode1:inst7\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"sep5_interface:inst\|clkgen5:inst\|lpm_decode1:inst7\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 8 " "Parameter \"lpm_decodes\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346917665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346917665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346917665 ""}  } { { "lpm_decode1.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_decode1.vhd" 102 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346917665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ebf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_ebf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ebf " "Found entity 1: decode_ebf" {  } { { "db/decode_ebf.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/decode_ebf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346917728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_ebf sep5_interface:inst\|clkgen5:inst\|lpm_decode1:inst7\|lpm_decode:LPM_DECODE_component\|decode_ebf:auto_generated " "Elaborating entity \"decode_ebf\" for hierarchy \"sep5_interface:inst\|clkgen5:inst\|lpm_decode1:inst7\|lpm_decode:LPM_DECODE_component\|decode_ebf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346917728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.vhd 2 1 " "Using design file lpm_counter0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_counter0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917775 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346917775 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346917775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 sep5_interface:inst\|clkgen5:inst\|lpm_counter0:inst13 " "Elaborating entity \"lpm_counter0\" for hierarchy \"sep5_interface:inst\|clkgen5:inst\|lpm_counter0:inst13\"" {  } { { "clkgen5.bdf" "inst13" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clkgen5.bdf" { { 336 872 1016 432 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346917775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter sep5_interface:inst\|clkgen5:inst\|lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"sep5_interface:inst\|clkgen5:inst\|lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_counter0.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346917900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|clkgen5:inst\|lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|clkgen5:inst\|lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_counter0.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346917931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|clkgen5:inst\|lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"sep5_interface:inst\|clkgen5:inst\|lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346917931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346917931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346917931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346917931 ""}  } { { "lpm_counter0.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_counter0.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346917931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_18i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_18i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_18i " "Found entity 1: cntr_18i" {  } { { "db/cntr_18i.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/cntr_18i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346918009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346918009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_18i sep5_interface:inst\|clkgen5:inst\|lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_18i:auto_generated " "Elaborating entity \"cntr_18i\" for hierarchy \"sep5_interface:inst\|clkgen5:inst\|lpm_counter0:inst13\|lpm_counter:LPM_COUNTER_component\|cntr_18i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918009 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare2.vhd 2 1 " "Using design file lpm_compare2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare2-SYN " "Found design unit 1: lpm_compare2-SYN" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_compare2.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346918071 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare2 " "Found entity 1: lpm_compare2" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_compare2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346918071 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346918071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare2 sep5_interface:inst\|clkgen5:inst\|lpm_compare2:inst5 " "Elaborating entity \"lpm_compare2\" for hierarchy \"sep5_interface:inst\|clkgen5:inst\|lpm_compare2:inst5\"" {  } { { "clkgen5.bdf" "inst5" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clkgen5.bdf" { { 392 576 704 488 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sep5_interface:inst\|clkgen5:inst\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"sep5_interface:inst\|clkgen5:inst\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "LPM_COMPARE_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_compare2.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|clkgen5:inst\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|clkgen5:inst\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component\"" {  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_compare2.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|clkgen5:inst\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"sep5_interface:inst\|clkgen5:inst\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918150 ""}  } { { "lpm_compare2.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lpm_compare2.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346918150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qlg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qlg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qlg " "Found entity 1: cmpr_qlg" {  } { { "db/cmpr_qlg.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/cmpr_qlg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346918228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346918228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_qlg sep5_interface:inst\|clkgen5:inst\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_qlg:auto_generated " "Elaborating entity \"cmpr_qlg\" for hierarchy \"sep5_interface:inst\|clkgen5:inst\|lpm_compare2:inst5\|lpm_compare:LPM_COMPARE_component\|cmpr_qlg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockdivision.vhd 2 1 " "Using design file clockdivision.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockdivision-SYN " "Found design unit 1: clockdivision-SYN" {  } { { "clockdivision.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clockdivision.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346918290 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCKDIVISION " "Found entity 1: CLOCKDIVISION" {  } { { "clockdivision.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clockdivision.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346918290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346918290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCKDIVISION sep5_interface:inst\|CLOCKDIVISION:inst33 " "Elaborating entity \"CLOCKDIVISION\" for hierarchy \"sep5_interface:inst\|CLOCKDIVISION:inst33\"" {  } { { "sep5_interface.bdf" "inst33" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { -1040 96 208 -992 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "clockdivision.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clockdivision.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "clockdivision.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clockdivision.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=CLKD " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=CLKD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918353 ""}  } { { "clockdivision.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clockdivision.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346918353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ee8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_ee8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ee8 " "Found entity 1: lpm_constant_ee8" {  } { { "db/lpm_constant_ee8.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_ee8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346918368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346918368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ee8 sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag " "Elaborating entity \"lpm_constant_ee8\" for hierarchy \"sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ee8.tdf" "mgl_prim1" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_ee8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ee8.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_ee8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 001 " "Parameter \"CVALUE\" = \"001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1129073476 " "Parameter \"NODE_NAME\" = \"1129073476\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 2 " "Parameter \"SHIFT_COUNT_BITS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 3 " "Parameter \"WIDTH_WORD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346918571 ""}  } { { "db/lpm_constant_ee8.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_ee8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346918571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346918946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sep5_interface:inst\|CLOCKDIVISION:inst33\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ee8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919134 ""}
{ "Warning" "WSGN_SEARCH_FILE" "runmode_ext.bdf 1 1 " "Using design file runmode_ext.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 runmode_ext " "Found entity 1: runmode_ext" {  } { { "runmode_ext.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/runmode_ext.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346919212 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346919212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runmode_ext sep5_interface:inst\|runmode_ext:inst1 " "Elaborating entity \"runmode_ext\" for hierarchy \"sep5_interface:inst\|runmode_ext:inst1\"" {  } { { "sep5_interface.bdf" "inst1" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { -872 632 824 -712 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919212 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selector.bdf 1 1 " "Using design file selector.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 selector " "Found entity 1: selector" {  } { { "selector.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/selector.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346919243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346919243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "selector sep5_interface:inst\|runmode_ext:inst1\|selector:inst " "Elaborating entity \"selector\" for hierarchy \"sep5_interface:inst\|runmode_ext:inst1\|selector:inst\"" {  } { { "runmode_ext.bdf" "inst" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/runmode_ext.bdf" { { 120 656 752 216 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "runmode5 sep5_interface:inst\|runmode5:inst15 " "Elaborating entity \"runmode5\" for hierarchy \"sep5_interface:inst\|runmode5:inst15\"" {  } { { "sep5_interface.bdf" "inst15" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { -872 400 568 -776 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RUNMSELECTER sep5_interface:inst\|RUNMSELECTER:inst2 " "Elaborating entity \"RUNMSELECTER\" for hierarchy \"sep5_interface:inst\|RUNMSELECTER:inst2\"" {  } { { "sep5_interface.bdf" "inst2" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { -832 160 272 -784 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RUNMSELECTER.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/RUNMSELECTER.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "RUNMSELECTER.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/RUNMSELECTER.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919337 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RUNM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RUNM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919337 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 3 " "Parameter \"lpm_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919337 ""}  } { { "RUNMSELECTER.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/RUNMSELECTER.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346919337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_hf8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_hf8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_hf8 " "Found entity 1: lpm_constant_hf8" {  } { { "db/lpm_constant_hf8.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_hf8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346919368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346919368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_hf8 sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hf8:ag " "Elaborating entity \"lpm_constant_hf8\" for hierarchy \"sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hf8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hf8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hf8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_hf8.tdf" "mgl_prim1" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_hf8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hf8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hf8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_hf8.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_hf8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hf8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"sep5_interface:inst\|RUNMSELECTER:inst2\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_hf8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 000 " "Parameter \"CVALUE\" = \"000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1381322317 " "Parameter \"NODE_NAME\" = \"1381322317\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 2 " "Parameter \"SHIFT_COUNT_BITS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 3 " "Parameter \"WIDTH_WORD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919399 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919399 ""}  } { { "db/lpm_constant_hf8.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_hf8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346919399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sep5_interrupt_timer sep5_interface:inst\|sep5_interrupt_timer:timer00 " "Elaborating entity \"sep5_interrupt_timer\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\"" {  } { { "sep5_interface.bdf" "timer00" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { -624 416 672 -464 "timer00" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sep5_cycle_timer sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1 " "Elaborating entity \"sep5_cycle_timer\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\"" {  } { { "sep5_interrupt_timer.bdf" "inst1" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interrupt_timer.bdf" { { 248 624 880 408 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|waveform:inst5 " "Elaborating entity \"waveform\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|waveform:inst5\"" {  } { { "sep5_cycle_timer.bdf" "inst5" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_cycle_timer.bdf" { { 384 1088 1184 480 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_compare sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_compare:inst12 " "Elaborating entity \"timer_compare\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_compare:inst12\"" {  } { { "sep5_cycle_timer.bdf" "inst12" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_cycle_timer.bdf" { { 360 824 952 456 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_compare:inst12\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_compare:inst12\|lpm_compare:LPM_COMPARE_component\"" {  } { { "timer_compare.vhd" "LPM_COMPARE_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/timer_compare.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_compare:inst12\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_compare:inst12\|lpm_compare:LPM_COMPARE_component\"" {  } { { "timer_compare.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/timer_compare.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_compare:inst12\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_compare:inst12\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919540 ""}  } { { "timer_compare.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/timer_compare.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346919540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lqg " "Found entity 1: cmpr_lqg" {  } { { "db/cmpr_lqg.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/cmpr_lqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346919634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346919634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lqg sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_compare:inst12\|lpm_compare:LPM_COMPARE_component\|cmpr_lqg:auto_generated " "Elaborating entity \"cmpr_lqg\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_compare:inst12\|lpm_compare:LPM_COMPARE_component\|cmpr_lqg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_counter01 sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_counter01:inst1 " "Elaborating entity \"timer_counter01\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_counter01:inst1\"" {  } { { "sep5_cycle_timer.bdf" "inst1" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_cycle_timer.bdf" { { 248 552 696 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_counter01:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_counter01:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "timer_counter01.vhd" "LPM_COUNTER_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/timer_counter01.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919680 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_counter01:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_counter01:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "timer_counter01.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/timer_counter01.vhd" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919696 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_counter01:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_counter01:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919696 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919696 ""}  } { { "timer_counter01.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/timer_counter01.vhd" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346919696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vbj " "Found entity 1: cntr_vbj" {  } { { "db/cntr_vbj.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/cntr_vbj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346919774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346919774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vbj sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_counter01:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_vbj:auto_generated " "Elaborating entity \"cntr_vbj\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|timer_counter01:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_vbj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division_compare sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|division_compare:inst " "Elaborating entity \"division_compare\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|division_compare:inst\"" {  } { { "sep5_cycle_timer.bdf" "inst" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_cycle_timer.bdf" { { 376 360 488 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|division_compare:inst\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|division_compare:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "division_compare.vhd" "LPM_COMPARE_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/division_compare.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|division_compare:inst\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|division_compare:inst\|lpm_compare:LPM_COMPARE_component\"" {  } { { "division_compare.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/division_compare.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|division_compare:inst\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|division_compare:inst\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346919868 ""}  } { { "division_compare.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/division_compare.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346919868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_eng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_eng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_eng " "Found entity 1: cmpr_eng" {  } { { "db/cmpr_eng.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/cmpr_eng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346919946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346919946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_eng sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|division_compare:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_eng:auto_generated " "Elaborating entity \"cmpr_eng\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|sep5_cycle_timer:inst1\|division_compare:inst\|lpm_compare:LPM_COMPARE_component\|cmpr_eng:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_1ms sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst " "Elaborating entity \"clk_1ms\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\"" {  } { { "sep5_interrupt_timer.bdf" "inst" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interrupt_timer.bdf" { { 208 352 520 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346919993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_16 sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|counter_16:inst " "Elaborating entity \"counter_16\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|counter_16:inst\"" {  } { { "clk_1ms.bdf" "inst" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clk_1ms.bdf" { { 152 400 544 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|counter_16:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|counter_16:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_16.vhd" "LPM_COUNTER_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/counter_16.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|counter_16:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|counter_16:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter_16.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/counter_16.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|counter_16:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|counter_16:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920071 ""}  } { { "counter_16.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/counter_16.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346920071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h9i " "Found entity 1: cntr_h9i" {  } { { "db/cntr_h9i.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/cntr_h9i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346920149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346920149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h9i sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|counter_16:inst\|lpm_counter:LPM_COUNTER_component\|cntr_h9i:auto_generated " "Elaborating entity \"cntr_h9i\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|counter_16:inst\|lpm_counter:LPM_COUNTER_component\|cntr_h9i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division_value sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|division_value:inst1 " "Elaborating entity \"division_value\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|division_value:inst1\"" {  } { { "clk_1ms.bdf" "inst1" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clk_1ms.bdf" { { 280 432 544 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|division_value:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|division_value:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "division_value.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/division_value.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|division_value:inst1\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|division_value:inst1\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "division_value.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/division_value.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|division_value:inst1\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"sep5_interface:inst\|sep5_interrupt_timer:timer00\|clk_1ms:inst\|division_value:inst1\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 50000 " "Parameter \"lpm_cvalue\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920212 ""}  } { { "division_value.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/division_value.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346920212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sep5_memoryaccess_timer sep5_interface:inst\|sep5_memoryaccess_timer:inst12 " "Elaborating entity \"sep5_memoryaccess_timer\" for hierarchy \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\"" {  } { { "sep5_interface.bdf" "inst12" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1296 512 744 1584 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sep5_memorycontrol_timer sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_memorycontrol_timer:inst2 " "Elaborating entity \"sep5_memorycontrol_timer\" for hierarchy \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_memorycontrol_timer:inst2\"" {  } { { "sep5_memoryaccess_timer.bdf" "inst2" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_memoryaccess_timer.bdf" { { 24 520 712 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sep5_busctrl_timer sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst " "Elaborating entity \"sep5_busctrl_timer\" for hierarchy \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\"" {  } { { "sep5_memoryaccess_timer.bdf" "inst" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_memoryaccess_timer.bdf" { { 440 392 624 760 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram01 sep5_interface:inst\|ram01:inst19 " "Elaborating entity \"ram01\" for hierarchy \"sep5_interface:inst\|ram01:inst19\"" {  } { { "sep5_interface.bdf" "inst19" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1152 440 656 1280 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\"" {  } { { "ram01.vhd" "altsyncram_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/ram01.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\"" {  } { { "ram01.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/ram01.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component " "Instantiated megafunction \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=SRAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346920461 ""}  } { { "ram01.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/ram01.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346920461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eci1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eci1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eci1 " "Found entity 1: altsyncram_eci1" {  } { { "db/altsyncram_eci1.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_eci1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346920555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346920555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eci1 sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated " "Elaborating entity \"altsyncram_eci1\" for hierarchy \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3o82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3o82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3o82 " "Found entity 1: altsyncram_3o82" {  } { { "db/altsyncram_3o82.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_3o82.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346920665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346920665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3o82 sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1 " "Elaborating entity \"altsyncram_3o82\" for hierarchy \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\"" {  } { { "db/altsyncram_eci1.tdf" "altsyncram1" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_eci1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346920821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346920821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|decode_rsa:decode4 " "Elaborating entity \"decode_rsa\" for hierarchy \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|decode_rsa:decode4\"" {  } { { "db/altsyncram_3o82.tdf" "decode4" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_3o82.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346920899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346920899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|decode_k8a:rden_decode_a " "Elaborating entity \"decode_k8a\" for hierarchy \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|decode_k8a:rden_decode_a\"" {  } { { "db/altsyncram_3o82.tdf" "rden_decode_a" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_3o82.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346920915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/mux_qob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346920993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346920993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qob sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|mux_qob:mux6 " "Elaborating entity \"mux_qob\" for hierarchy \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|mux_qob:mux6\"" {  } { { "db/altsyncram_3o82.tdf" "mux6" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_3o82.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_eci1.tdf" "mgl_prim2" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_eci1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_eci1.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_eci1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1397899597 " "Parameter \"NODE_NAME\" = \"1397899597\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 65536 " "Parameter \"NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921071 ""}  } { { "db/altsyncram_eci1.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_eci1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346921071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM sep5_interface:inst\|LPM_ROM:inst16 " "Elaborating entity \"LPM_ROM\" for hierarchy \"sep5_interface:inst\|LPM_ROM:inst16\"" {  } { { "sep5_interface.bdf" "inst16" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|LPM_ROM:inst16 " "Elaborated megafunction instantiation \"sep5_interface:inst\|LPM_ROM:inst16\"" {  } { { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|LPM_ROM:inst16 " "Instantiated megafunction \"sep5_interface:inst\|LPM_ROM:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL UNREGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE sep5rom_correction.mif " "Parameter \"LPM_FILE\" = \"sep5rom_correction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 65536 " "Parameter \"LPM_NUMWORDS\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 16 " "Parameter \"LPM_WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346921211 ""}  } { { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346921211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom sep5_interface:inst\|LPM_ROM:inst16\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"sep5_interface:inst\|LPM_ROM:inst16\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921305 ""}
{ "Warning" "WTDFX_ASSERTION" "Can't convert ROM for Cyclone IV E device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different. " "Assertion warning: Can't convert ROM for Cyclone IV E device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different." {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 176 2 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346921305 ""}
{ "Info" "ITDFX_ASSERTION" "Clocko port is used as clock for the address input port " "Assertion information: Clocko port is used as clock for the address input port" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 252 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346921321 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sep5_interface:inst\|LPM_ROM:inst16\|altrom:srom sep5_interface:inst\|LPM_ROM:inst16 " "Elaborated megafunction instantiation \"sep5_interface:inst\|LPM_ROM:inst16\|altrom:srom\", which is child of megafunction instantiation \"sep5_interface:inst\|LPM_ROM:inst16\"" {  } { { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sep5_interface:inst\|LPM_ROM:inst16\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"sep5_interface:inst\|LPM_ROM:inst16\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921352 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sep5_interface:inst\|LPM_ROM:inst16\|altrom:srom\|altsyncram:rom_block sep5_interface:inst\|LPM_ROM:inst16 " "Elaborated megafunction instantiation \"sep5_interface:inst\|LPM_ROM:inst16\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"sep5_interface:inst\|LPM_ROM:inst16\"" {  } { { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sl11.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sl11.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sl11 " "Found entity 1: altsyncram_sl11" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346921492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346921492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sl11 sep5_interface:inst\|LPM_ROM:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated " "Elaborating entity \"altsyncram_sl11\" for hierarchy \"sep5_interface:inst\|LPM_ROM:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346921492 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "64955 65408 0 27 10 " "64955 out of 65408 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 27 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 63487 " "Addresses ranging from 0 to 63487 are not initialized" {  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603346921508 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "63490 63495 " "Addresses ranging from 63490 to 63495 are not initialized" {  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603346921508 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "63498 63503 " "Addresses ranging from 63498 to 63503 are not initialized" {  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603346921508 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "63506 63511 " "Addresses ranging from 63506 to 63511 are not initialized" {  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603346921508 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "63514 63519 " "Addresses ranging from 63514 to 63519 are not initialized" {  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603346921508 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "63522 63527 " "Addresses ranging from 63522 to 63527 are not initialized" {  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603346921508 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "63530 63535 " "Addresses ranging from 63530 to 63535 are not initialized" {  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603346921508 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "63538 63543 " "Addresses ranging from 63538 to 63543 are not initialized" {  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603346921508 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "63546 63551 " "Addresses ranging from 63546 to 63551 are not initialized" {  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603346921508 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "63554 63559 " "Addresses ranging from 63554 to 63559 are not initialized" {  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1603346921508 ""}  } { { "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1603346921508 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "65536 65408 C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif " "Memory depth (65536) in the design file differs from memory depth (65408) in the Memory Initialization File \"C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5rom_correction.mif\" -- setting initial value for remaining addresses to 0" {  } { { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1603346921508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CHATTER sep5_interface:inst\|CHATTER:inst3 " "Elaborating entity \"CHATTER\" for hierarchy \"sep5_interface:inst\|CHATTER:inst3\"" {  } { { "sep5_interface.bdf" "inst3" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 280 448 592 360 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346922524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform3 sep5_interface:inst\|waveform3:inst17 " "Elaborating entity \"waveform3\" for hierarchy \"sep5_interface:inst\|waveform3:inst17\"" {  } { { "sep5_interface.bdf" "inst17" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 528 496 624 624 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346922539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display_16data sep5_interface:inst\|lcd_display_16data:inst21 " "Elaborating entity \"lcd_display_16data\" for hierarchy \"sep5_interface:inst\|lcd_display_16data:inst21\"" {  } { { "sep5_interface.bdf" "inst21" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1632 520 760 1984 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346922555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller sep5_interface:inst\|lcd_display_16data:inst21\|LCD_Controller:inst3 " "Elaborating entity \"LCD_Controller\" for hierarchy \"sep5_interface:inst\|lcd_display_16data:inst21\|LCD_Controller:inst3\"" {  } { { "lcd_display_16data.bdf" "inst3" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lcd_display_16data.bdf" { { 312 672 896 456 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346922586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_controller.v(66) " "Verilog HDL assignment warning at lcd_controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "lcd_controller.v" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lcd_controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603346922586 "|reg16_pc_interface|sep5_interface:inst|lcd_display_16data:inst21|LCD_Controller:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_data_decoder sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4 " "Elaborating entity \"lcd_data_decoder\" for hierarchy \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\"" {  } { { "lcd_display_16data.bdf" "inst4" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lcd_display_16data.bdf" { { 312 456 648 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346922602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_selecter sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6 " "Elaborating entity \"disp_selecter\" for hierarchy \"sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\"" {  } { { "lcd_display_16data.bdf" "inst6" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/lcd_display_16data.bdf" { { 176 80 312 496 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346922633 ""}
{ "Warning" "WSGN_SEARCH_FILE" "exthex_decoder.bdf 1 1 " "Using design file exthex_decoder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 exthex_decoder " "Found entity 1: exthex_decoder" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923148 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346923148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exthex_decoder sep5_interface:inst\|exthex_decoder:inst5 " "Elaborating entity \"exthex_decoder\" for hierarchy \"sep5_interface:inst\|exthex_decoder:inst5\"" {  } { { "sep5_interface.bdf" "inst5" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { -800 920 1136 -704 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923148 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "BUS3\[6..0\] BUS3 " "Bus \"BUS3\[6..0\]\" found using same base name as \"BUS3\", which might lead to a name conflict." {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 328 240 297 345 "BUS3\[6..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1603346923148 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "BUS1\[2..0\] BUS1 " "Bus \"BUS1\[2..0\]\" found using same base name as \"BUS1\", which might lead to a name conflict." {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 320 -48 11 337 "BUS1\[2..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1603346923148 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "BUS1\[3..0\] BUS1 " "Bus \"BUS1\[3..0\]\" found using same base name as \"BUS1\", which might lead to a name conflict." {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 328 8 57 345 "BUS1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1603346923148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "BUS " "Converted elements in bus name \"BUS\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS\[3\] BUS3 " "Converted element name(s) from \"BUS\[3\]\" to \"BUS3\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 118 -16 1 160 "BUS\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS\[2..0\] BUS2..0 " "Converted element name(s) from \"BUS\[2..0\]\" to \"BUS2..0\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 96 -48 3 113 "BUS\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS\[3..0\] BUS3..0 " "Converted element name(s) from \"BUS\[3..0\]\" to \"BUS3..0\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 104 0 48 121 "BUS\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""}  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 118 -16 1 160 "BUS\[3\]" "" } { 96 -48 3 113 "BUS\[2..0\]" "" } { 104 0 48 121 "BUS\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1603346923148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "BUS1 " "Converted elements in bus name \"BUS1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS1\[3\] BUS13 " "Converted element name(s) from \"BUS1\[3\]\" to \"BUS13\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 340 -8 9 378 "BUS1\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS1\[2..0\] BUS12..0 " "Converted element name(s) from \"BUS1\[2..0\]\" to \"BUS12..0\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 320 -48 11 337 "BUS1\[2..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS1\[3..0\] BUS13..0 " "Converted element name(s) from \"BUS1\[3..0\]\" to \"BUS13..0\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 328 8 57 345 "BUS1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""}  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 340 -8 9 378 "BUS1\[3\]" "" } { 320 -48 11 337 "BUS1\[2..0\]" "" } { 328 8 57 345 "BUS1\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1603346923148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "BUS2 " "Converted elements in bus name \"BUS2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS2\[0\] BUS20 " "Converted element name(s) from \"BUS2\[0\]\" to \"BUS20\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 8 296 352 25 "BUS2\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS2\[1\] BUS21 " "Converted element name(s) from \"BUS2\[1\]\" to \"BUS21\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 40 296 352 57 "BUS2\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS2\[2\] BUS22 " "Converted element name(s) from \"BUS2\[2\]\" to \"BUS22\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 72 296 352 89 "BUS2\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS2\[3\] BUS23 " "Converted element name(s) from \"BUS2\[3\]\" to \"BUS23\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 104 296 352 121 "BUS2\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS2\[4\] BUS24 " "Converted element name(s) from \"BUS2\[4\]\" to \"BUS24\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 136 296 352 153 "BUS2\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS2\[5\] BUS25 " "Converted element name(s) from \"BUS2\[5\]\" to \"BUS25\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 168 296 352 185 "BUS2\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS2\[6\] BUS26 " "Converted element name(s) from \"BUS2\[6\]\" to \"BUS26\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 200 296 352 217 "BUS2\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS2\[6..0\] BUS26..0 " "Converted element name(s) from \"BUS2\[6..0\]\" to \"BUS26..0\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 104 240 297 121 "BUS2\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""}  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 8 296 352 25 "BUS2\[0\]" "" } { 40 296 352 57 "BUS2\[1\]" "" } { 72 296 352 89 "BUS2\[2\]" "" } { 104 296 352 121 "BUS2\[3\]" "" } { 136 296 352 153 "BUS2\[4\]" "" } { 168 296 352 185 "BUS2\[5\]" "" } { 200 296 352 217 "BUS2\[6\]" "" } { 104 240 297 121 "BUS2\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1603346923148 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "BUS3 " "Converted elements in bus name \"BUS3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS3\[0\] BUS30 " "Converted element name(s) from \"BUS3\[0\]\" to \"BUS30\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 232 296 352 249 "BUS3\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS3\[1\] BUS31 " "Converted element name(s) from \"BUS3\[1\]\" to \"BUS31\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 264 296 352 281 "BUS3\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS3\[2\] BUS32 " "Converted element name(s) from \"BUS3\[2\]\" to \"BUS32\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 296 296 352 313 "BUS3\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS3\[3\] BUS33 " "Converted element name(s) from \"BUS3\[3\]\" to \"BUS33\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 328 296 352 345 "BUS3\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS3\[4\] BUS34 " "Converted element name(s) from \"BUS3\[4\]\" to \"BUS34\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 360 296 352 377 "BUS3\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS3\[5\] BUS35 " "Converted element name(s) from \"BUS3\[5\]\" to \"BUS35\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 392 296 352 409 "BUS3\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS3\[6\] BUS36 " "Converted element name(s) from \"BUS3\[6\]\" to \"BUS36\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 424 296 352 441 "BUS3\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "BUS3\[6..0\] BUS36..0 " "Converted element name(s) from \"BUS3\[6..0\]\" to \"BUS36..0\"" {  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 328 240 297 345 "BUS3\[6..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923148 ""}  } { { "exthex_decoder.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 232 296 352 249 "BUS3\[0\]" "" } { 264 296 352 281 "BUS3\[1\]" "" } { 296 296 352 313 "BUS3\[2\]" "" } { 328 296 352 345 "BUS3\[3\]" "" } { 360 296 352 377 "BUS3\[4\]" "" } { 392 296 352 409 "BUS3\[5\]" "" } { 424 296 352 441 "BUS3\[6\]" "" } { 328 240 297 345 "BUS3\[6..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1603346923148 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dec7.v 1 1 " "Using design file dec7.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DEC7 " "Found entity 1: DEC7" {  } { { "dec7.v" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/dec7.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923195 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346923195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DEC7 sep5_interface:inst\|exthex_decoder:inst5\|DEC7:inst14 " "Elaborating entity \"DEC7\" for hierarchy \"sep5_interface:inst\|exthex_decoder:inst5\|DEC7:inst14\"" {  } { { "exthex_decoder.bdf" "inst14" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/exthex_decoder.bdf" { { 88 48 240 168 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923211 ""}
{ "Warning" "WSGN_SEARCH_FILE" "test_seg7display.bdf 1 1 " "Using design file test_seg7display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 test_seg7display " "Found entity 1: test_seg7display" {  } { { "test_seg7display.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/test_seg7display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923258 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346923258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_seg7display sep5_interface:inst\|test_seg7display:seg7 " "Elaborating entity \"test_seg7display\" for hierarchy \"sep5_interface:inst\|test_seg7display:seg7\"" {  } { { "sep5_interface.bdf" "seg7" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 648 448 648 840 "seg7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923258 ""}
{ "Warning" "WSGN_SEARCH_FILE" "countdisp.vhd 2 1 " "Using design file countdisp.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countdisp-SYN " "Found design unit 1: countdisp-SYN" {  } { { "countdisp.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/countdisp.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923351 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTDISP " "Found entity 1: COUNTDISP" {  } { { "countdisp.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/countdisp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923351 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346923351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNTDISP sep5_interface:inst\|COUNTDISP:inst14 " "Elaborating entity \"COUNTDISP\" for hierarchy \"sep5_interface:inst\|COUNTDISP:inst14\"" {  } { { "sep5_interface.bdf" "inst14" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 16 -232 -120 64 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "countdisp.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/countdisp.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "countdisp.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/countdisp.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923383 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=DISP " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=DISP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923383 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923383 ""}  } { { "countdisp.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/countdisp.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346923383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ue8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_constant_ue8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ue8 " "Found entity 1: lpm_constant_ue8" {  } { { "db/lpm_constant_ue8.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_ue8.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346923414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ue8 sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ue8:ag " "Elaborating entity \"lpm_constant_ue8\" for hierarchy \"sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ue8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ue8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ue8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ue8.tdf" "mgl_prim1" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_ue8.tdf" 30 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ue8:ag\|sld_mod_ram_rom:mgl_prim1 " "Elaborated megafunction instantiation \"sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ue8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ue8.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_ue8.tdf" 30 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ue8:ag\|sld_mod_ram_rom:mgl_prim1 " "Instantiated megafunction \"sep5_interface:inst\|COUNTDISP:inst14\|lpm_constant:LPM_CONSTANT_component\|lpm_constant_ue8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00 " "Parameter \"CVALUE\" = \"00\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1145656144 " "Parameter \"NODE_NAME\" = \"1145656144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 2 " "Parameter \"SHIFT_COUNT_BITS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 2 " "Parameter \"WIDTH_WORD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923461 ""}  } { { "db/lpm_constant_ue8.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/lpm_constant_ue8.tdf" 30 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346923461 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap1_0.vhd 2 1 " "Using design file cap1_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap1_0-SYN " "Found design unit 1: cap1_0-SYN" {  } { { "cap1_0.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap1_0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923539 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap1_0 " "Found entity 1: cap1_0" {  } { { "cap1_0.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap1_0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923539 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346923539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap1_0 cap1_0:inst7 " "Elaborating entity \"cap1_0\" for hierarchy \"cap1_0:inst7\"" {  } { { "reg16_pc_interface.bdf" "inst7" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 824 280 392 872 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap1_0:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap1_0:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap1_0.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap1_0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap1_0:inst7\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap1_0:inst7\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap1_0.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap1_0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap1_0:inst7\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap1_0:inst7\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923586 ""}  } { { "cap1_0.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap1_0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346923586 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap1_1.vhd 2 1 " "Using design file cap1_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap1_1-SYN " "Found design unit 1: cap1_1-SYN" {  } { { "cap1_1.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap1_1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923648 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap1_1 " "Found entity 1: cap1_1" {  } { { "cap1_1.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap1_1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923648 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346923648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap1_1 cap1_1:inst9 " "Elaborating entity \"cap1_1\" for hierarchy \"cap1_1:inst9\"" {  } { { "reg16_pc_interface.bdf" "inst9" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 712 528 640 760 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap1_1:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap1_1:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap1_1.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap1_1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap1_1:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap1_1:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap1_1.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap1_1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap1_1:inst9\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap1_1:inst9\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923695 ""}  } { { "cap1_1.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap1_1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346923695 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_004a.vhd 2 1 " "Using design file cap16_004a.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_004a-SYN " "Found design unit 1: cap16_004a-SYN" {  } { { "cap16_004a.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_004a.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923820 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_004a " "Found entity 1: cap16_004a" {  } { { "cap16_004a.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_004a.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346923820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_004a cap16_004a:inst21 " "Elaborating entity \"cap16_004a\" for hierarchy \"cap16_004a:inst21\"" {  } { { "reg16_pc_interface.bdf" "inst21" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 880 1008 1120 928 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_004a:inst21\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_004a:inst21\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_004a.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_004a.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_004a:inst21\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_004a:inst21\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_004a.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_004a.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_004a:inst21\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_004a:inst21\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 74 " "Parameter \"lpm_cvalue\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923851 ""}  } { { "cap16_004a.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_004a.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346923851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_0080.vhd 2 1 " "Using design file cap16_0080.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_0080-SYN " "Found design unit 1: cap16_0080-SYN" {  } { { "cap16_0080.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0080.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923883 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_0080 " "Found entity 1: cap16_0080" {  } { { "cap16_0080.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0080.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923883 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346923883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_0080 cap16_0080:inst24 " "Elaborating entity \"cap16_0080\" for hierarchy \"cap16_0080:inst24\"" {  } { { "reg16_pc_interface.bdf" "inst24" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 712 1008 1120 760 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_0080:inst24\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_0080:inst24\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_0080.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0080.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_0080:inst24\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_0080:inst24\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_0080.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0080.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_0080:inst24\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_0080:inst24\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 128 " "Parameter \"lpm_cvalue\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923914 ""}  } { { "cap16_0080.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0080.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346923914 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_0246.vhd 2 1 " "Using design file cap16_0246.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_0246-SYN " "Found design unit 1: cap16_0246-SYN" {  } { { "cap16_0246.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0246.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923945 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_0246 " "Found entity 1: cap16_0246" {  } { { "cap16_0246.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0246.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346923945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346923945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_0246 cap16_0246:inst22 " "Elaborating entity \"cap16_0246\" for hierarchy \"cap16_0246:inst22\"" {  } { { "reg16_pc_interface.bdf" "inst22" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 936 1008 1120 984 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_0246:inst22\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_0246:inst22\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_0246.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0246.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_0246:inst22\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_0246:inst22\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_0246.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0246.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346923976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_0246:inst22\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_0246:inst22\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 582 " "Parameter \"lpm_cvalue\" = \"582\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346923976 ""}  } { { "cap16_0246.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0246.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346923976 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap_0852.vhd 2 1 " "Using design file cap_0852.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap_0852-SYN " "Found design unit 1: cap_0852-SYN" {  } { { "cap_0852.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap_0852.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924023 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap_0852 " "Found entity 1: cap_0852" {  } { { "cap_0852.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap_0852.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924023 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap_0852 cap_0852:inst20 " "Elaborating entity \"cap_0852\" for hierarchy \"cap_0852:inst20\"" {  } { { "reg16_pc_interface.bdf" "inst20" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 824 1008 1120 872 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap_0852:inst20\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap_0852:inst20\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap_0852.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap_0852.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap_0852:inst20\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap_0852:inst20\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap_0852.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap_0852.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap_0852:inst20\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap_0852:inst20\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 2130 " "Parameter \"lpm_cvalue\" = \"2130\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924054 ""}  } { { "cap_0852.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap_0852.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924054 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_0252.vhd 2 1 " "Using design file cap16_0252.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_0252-SYN " "Found design unit 1: cap16_0252-SYN" {  } { { "cap16_0252.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0252.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924086 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_0252 " "Found entity 1: cap16_0252" {  } { { "cap16_0252.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0252.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924086 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_0252 cap16_0252:inst19 " "Elaborating entity \"cap16_0252\" for hierarchy \"cap16_0252:inst19\"" {  } { { "reg16_pc_interface.bdf" "inst19" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 768 1008 1120 816 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_0252:inst19\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_0252:inst19\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_0252.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0252.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_0252:inst19\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_0252:inst19\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_0252.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0252.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_0252:inst19\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_0252:inst19\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 594 " "Parameter \"lpm_cvalue\" = \"594\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924132 ""}  } { { "cap16_0252.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0252.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924132 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_0100.vhd 2 1 " "Using design file cap16_0100.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_0100-SYN " "Found design unit 1: cap16_0100-SYN" {  } { { "cap16_0100.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0100.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924164 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_0100 " "Found entity 1: cap16_0100" {  } { { "cap16_0100.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0100.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_0100 cap16_0100:inst18 " "Elaborating entity \"cap16_0100\" for hierarchy \"cap16_0100:inst18\"" {  } { { "reg16_pc_interface.bdf" "inst18" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 656 1008 1120 704 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_0100:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_0100:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_0100.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0100.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_0100:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_0100:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_0100.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0100.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924195 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_0100:inst18\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_0100:inst18\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 256 " "Parameter \"lpm_cvalue\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924195 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924195 ""}  } { { "cap16_0100.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_0100.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924195 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_3130.vhd 2 1 " "Using design file cap16_3130.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_3130-SYN " "Found design unit 1: cap16_3130-SYN" {  } { { "cap16_3130.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_3130.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924242 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_3130 " "Found entity 1: cap16_3130" {  } { { "cap16_3130.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_3130.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_3130 cap16_3130:inst13 " "Elaborating entity \"cap16_3130\" for hierarchy \"cap16_3130:inst13\"" {  } { { "reg16_pc_interface.bdf" "inst13" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 712 744 856 760 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_3130:inst13\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_3130:inst13\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_3130.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_3130.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_3130:inst13\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_3130:inst13\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_3130.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_3130.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924289 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_3130:inst13\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_3130:inst13\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 12592 " "Parameter \"lpm_cvalue\" = \"12592\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924289 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924289 ""}  } { { "cap16_3130.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_3130.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924289 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_4a40.vhd 2 1 " "Using design file cap16_4a40.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_4a40-SYN " "Found design unit 1: cap16_4a40-SYN" {  } { { "cap16_4a40.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_4a40.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924320 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_4a40 " "Found entity 1: cap16_4a40" {  } { { "cap16_4a40.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_4a40.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924320 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_4a40 cap16_4a40:inst14 " "Elaborating entity \"cap16_4a40\" for hierarchy \"cap16_4a40:inst14\"" {  } { { "reg16_pc_interface.bdf" "inst14" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 768 744 856 816 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_4a40:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_4a40:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_4a40.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_4a40.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_4a40:inst14\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_4a40:inst14\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_4a40.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_4a40.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_4a40:inst14\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_4a40:inst14\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 19008 " "Parameter \"lpm_cvalue\" = \"19008\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924351 ""}  } { { "cap16_4a40.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_4a40.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924351 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_4a10.vhd 2 1 " "Using design file cap16_4a10.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_4a10-SYN " "Found design unit 1: cap16_4a10-SYN" {  } { { "cap16_4a10.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_4a10.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924382 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_4a10 " "Found entity 1: cap16_4a10" {  } { { "cap16_4a10.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_4a10.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924382 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_4a10 cap16_4a10:inst15 " "Elaborating entity \"cap16_4a10\" for hierarchy \"cap16_4a10:inst15\"" {  } { { "reg16_pc_interface.bdf" "inst15" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 824 744 856 872 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_4a10:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_4a10:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_4a10.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_4a10.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_4a10:inst15\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_4a10:inst15\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_4a10.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_4a10.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_4a10:inst15\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_4a10:inst15\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 18960 " "Parameter \"lpm_cvalue\" = \"18960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924414 ""}  } { { "cap16_4a10.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_4a10.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924414 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_5200.vhd 2 1 " "Using design file cap16_5200.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_5200-SYN " "Found design unit 1: cap16_5200-SYN" {  } { { "cap16_5200.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_5200.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924445 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_5200 " "Found entity 1: cap16_5200" {  } { { "cap16_5200.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_5200.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924445 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_5200 cap16_5200:inst16 " "Elaborating entity \"cap16_5200\" for hierarchy \"cap16_5200:inst16\"" {  } { { "reg16_pc_interface.bdf" "inst16" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 880 744 856 928 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_5200:inst16\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_5200:inst16\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_5200.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_5200.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924476 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_5200:inst16\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_5200:inst16\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_5200.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_5200.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_5200:inst16\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_5200:inst16\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 20992 " "Parameter \"lpm_cvalue\" = \"20992\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924492 ""}  } { { "cap16_5200.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_5200.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_6240.vhd 2 1 " "Using design file cap16_6240.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_6240-SYN " "Found design unit 1: cap16_6240-SYN" {  } { { "cap16_6240.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_6240.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924523 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_6240 " "Found entity 1: cap16_6240" {  } { { "cap16_6240.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_6240.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924523 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_6240 cap16_6240:inst17 " "Elaborating entity \"cap16_6240\" for hierarchy \"cap16_6240:inst17\"" {  } { { "reg16_pc_interface.bdf" "inst17" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 936 744 856 984 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_6240:inst17\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_6240:inst17\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_6240.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_6240.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_6240:inst17\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_6240:inst17\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_6240.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_6240.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924586 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_6240:inst17\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_6240:inst17\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 25152 " "Parameter \"lpm_cvalue\" = \"25152\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924586 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924586 ""}  } { { "cap16_6240.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_6240.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924586 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_a2f5.vhd 2 1 " "Using design file cap16_a2f5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_a2f5-SYN " "Found design unit 1: cap16_a2f5-SYN" {  } { { "cap16_a2f5.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_a2f5.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924617 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_A2F5 " "Found entity 1: cap16_A2F5" {  } { { "cap16_a2f5.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_a2f5.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924617 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_A2F5 cap16_A2F5:inst25 " "Elaborating entity \"cap16_A2F5\" for hierarchy \"cap16_A2F5:inst25\"" {  } { { "reg16_pc_interface.bdf" "inst25" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 992 744 856 1040 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_A2F5:inst25\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_A2F5:inst25\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_a2f5.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_a2f5.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_A2F5:inst25\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_A2F5:inst25\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_a2f5.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_a2f5.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924664 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_A2F5:inst25\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_A2F5:inst25\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 41717 " "Parameter \"lpm_cvalue\" = \"41717\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924664 ""}  } { { "cap16_a2f5.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_a2f5.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924664 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_f800.vhd 2 1 " "Using design file cap16_f800.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_f800-SYN " "Found design unit 1: cap16_f800-SYN" {  } { { "cap16_f800.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_f800.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924695 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_F800 " "Found entity 1: cap16_F800" {  } { { "cap16_f800.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_f800.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_F800 cap16_F800:inst27 " "Elaborating entity \"cap16_F800\" for hierarchy \"cap16_F800:inst27\"" {  } { { "reg16_pc_interface.bdf" "inst27" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 1048 744 856 1096 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_F800:inst27\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_F800:inst27\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_f800.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_f800.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_F800:inst27\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_F800:inst27\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_f800.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_f800.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_F800:inst27\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_F800:inst27\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 63488 " "Parameter \"lpm_cvalue\" = \"63488\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924726 ""}  } { { "cap16_f800.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_f800.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924726 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap16_dbc3.vhd 2 1 " "Using design file cap16_dbc3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap16_dbc3-SYN " "Found design unit 1: cap16_dbc3-SYN" {  } { { "cap16_dbc3.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_dbc3.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924757 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap16_DBC3 " "Found entity 1: cap16_DBC3" {  } { { "cap16_dbc3.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_dbc3.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924757 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap16_DBC3 cap16_DBC3:inst26 " "Elaborating entity \"cap16_DBC3\" for hierarchy \"cap16_DBC3:inst26\"" {  } { { "reg16_pc_interface.bdf" "inst26" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 992 1008 1120 1040 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap16_DBC3:inst26\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap16_DBC3:inst26\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_dbc3.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_dbc3.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924789 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap16_DBC3:inst26\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap16_DBC3:inst26\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap16_dbc3.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_dbc3.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap16_DBC3:inst26\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap16_DBC3:inst26\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 56259 " "Parameter \"lpm_cvalue\" = \"56259\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924789 ""}  } { { "cap16_dbc3.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap16_dbc3.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924789 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cap12_102.vhd 2 1 " "Using design file cap12_102.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cap12_102-SYN " "Found design unit 1: cap12_102-SYN" {  } { { "cap12_102.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap12_102.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924820 ""} { "Info" "ISGN_ENTITY_NAME" "1 cap12_102 " "Found entity 1: cap12_102" {  } { { "cap12_102.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap12_102.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346924820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1603346924820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cap12_102 cap12_102:inst23 " "Elaborating entity \"cap12_102\" for hierarchy \"cap12_102:inst23\"" {  } { { "reg16_pc_interface.bdf" "inst23" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 1048 1008 1120 1096 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant cap12_102:inst23\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"cap12_102:inst23\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap12_102.vhd" "LPM_CONSTANT_component" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap12_102.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cap12_102:inst23\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"cap12_102:inst23\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "cap12_102.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap12_102.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346924851 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cap12_102:inst23\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"cap12_102:inst23\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 258 " "Parameter \"lpm_cvalue\" = \"258\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924851 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346924851 ""}  } { { "cap12_102.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/cap12_102.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603346924851 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603346925273 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.10.22.15:08:51 Progress: Loading sld398f1c12/alt_sld_fab_wrapper_hw.tcl " "2020.10.22.15:08:51 Progress: Loading sld398f1c12/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346931365 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346935083 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346935333 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346939076 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346939263 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346939451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346939685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346939685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346939685 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603346940435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld398f1c12/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld398f1c12/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld398f1c12/alt_sld_fab.v" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/ip/sld398f1c12/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346940732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346940732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346940872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346940872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346940888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346940888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346940982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346940982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346941107 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346941107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346941107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/ip/sld398f1c12/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603346941201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346941201 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[15\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[15\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[14\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[14\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[13\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[13\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[12\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[12\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[11\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[11\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[10\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[10\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[9\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[9\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[8\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[8\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[7\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[7\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[6\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[6\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[5\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[5\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[4\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[4\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[3\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[3\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[2\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[2\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[1\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[1\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[0\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|35\[0\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 240 920 968 272 "35" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[15\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[15\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[14\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[14\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[13\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[13\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[12\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[12\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[11\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[11\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[10\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[10\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[9\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[9\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[8\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[8\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[7\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[7\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[6\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[6\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[5\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[5\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[4\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[4\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[3\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[3\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[2\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[2\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[1\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[1\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[0\] " "Converted tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|36\[0\]\" feeding internal logic into a wire" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 208 920 968 240 "36" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1603346942981 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603346942981 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a16 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a17 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a18 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a19 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a20 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a21 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a22 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a23 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a24 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a25 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a26 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a27 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 608 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a28 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 629 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a29 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a30 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 671 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a31 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a32 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 713 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a33 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a34 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a35 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 776 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a36 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 797 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a37 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 818 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a38 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 839 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a39 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 860 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a40 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a41 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 902 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a42 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 923 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a43 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 944 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a44 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a45 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 986 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a46 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1007 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a47 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1028 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a48 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a49 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1070 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a50 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1091 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a51 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1112 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a52 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a53 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1154 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a54 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a55 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1196 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a56 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1217 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a57 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a58 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1259 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a59 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1280 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a60 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a61 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1322 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a62 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1343 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a63 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1364 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a64 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a65 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a66 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1427 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a67 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a68 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a69 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1490 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a70 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1511 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a71 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1532 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a72 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1553 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a73 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a74 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a75 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1616 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a76 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a77 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1658 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a78 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1679 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a79 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1700 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a80 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1721 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a81 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1742 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a82 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1763 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a83 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1784 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a84 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a85 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1826 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a86 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a87 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1868 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a88 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1889 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a89 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1910 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a90 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1931 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a91 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1952 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a92 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1973 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a93 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 1994 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a94 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a95 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2036 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a96 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2057 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a97 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2078 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a98 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2099 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a99 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2120 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a100 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2141 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a101 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2162 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a102 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2183 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a103 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a104 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a105 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2246 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a106 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2267 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a107 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2288 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a108 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2309 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a109 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a110 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2351 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a111 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2372 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a112 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a113 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2414 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a114 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a115 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2456 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a116 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2477 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a117 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2498 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a118 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2519 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a119 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a120 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2561 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a121 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2582 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a122 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2603 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a123 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2624 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a124 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a125 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2666 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a126 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2687 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a127 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 2708 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346942981 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1603346942981 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1603346942981 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "sep5_interface:inst\|clkgen5:inst\|inst24~0 " "Found clock multiplexer sep5_interface:inst\|clkgen5:inst\|inst24~0" {  } { { "clkgen5.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clkgen5.bdf" { { 448 1312 1376 592 "inst24" "" } } } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1603346943544 "|reg16_pc_interface|sep5_interface:inst|clkgen5:inst|inst24~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1603346943544 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[23\] " "Inserted always-enabled tri-state buffer between \"GPIO\[23\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[22\] " "Inserted always-enabled tri-state buffer between \"GPIO\[22\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO\[21\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO\[20\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[18\] " "Inserted always-enabled tri-state buffer between \"GPIO\[18\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO\[17\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO\[16\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO\[15\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO\[14\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO\[13\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO\[12\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1603346944106 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1603346944106 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "bidirectional pin \"GPIO\" has no driver" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "bidirectional pin \"GPIO\" has no driver" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "bidirectional pin \"GPIO\" has no driver" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "bidirectional pin \"GPIO\" has no driver" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "bidirectional pin \"GPIO\" has no driver" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "bidirectional pin \"GPIO\" has no driver" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "bidirectional pin \"GPIO\" has no driver" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "bidirectional pin \"GPIO\" has no driver" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "bidirectional pin \"GPIO\" has no driver" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO " "bidirectional pin \"GPIO\" has no driver" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1603346944106 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1603346944106 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[35\] GND pin " "The pin \"GPIO\[35\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[34\] GND pin " "The pin \"GPIO\[34\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[33\] GND pin " "The pin \"GPIO\[33\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[32\] GND pin " "The pin \"GPIO\[32\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[31\] GND pin " "The pin \"GPIO\[31\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[30\] GND pin " "The pin \"GPIO\[30\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[29\] GND pin " "The pin \"GPIO\[29\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[28\] GND pin " "The pin \"GPIO\[28\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[27\] GND pin " "The pin \"GPIO\[27\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[26\] GND pin " "The pin \"GPIO\[26\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[25\] GND pin " "The pin \"GPIO\[25\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[24\] GND pin " "The pin \"GPIO\[24\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO\[19\] GND pin " "The pin \"GPIO\[19\]\" is fed by GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1603346944106 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1603346944106 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a0 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a1 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a2 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a3 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a7 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a11 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a15 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a10 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a6 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a14 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a5 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a9 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a13 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a8 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a4 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a12 " "Synthesized away node \"sep5_interface:inst\|lpm_rom:inst16\|altrom:srom\|altsyncram:rom_block\|altsyncram_sl11:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_sl11.tdf" "" { Text "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/db/altsyncram_sl11.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altrom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "lpm_rom.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "sep5_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_interface.bdf" { { 1040 544 656 1136 "inst16" "" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 0 616 848 608 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944122 "|reg16_pc_interface|sep5_interface:inst|lpm_rom:inst16|altrom:srom|altsyncram:rom_block|altsyncram_sl11:auto_generated|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1603346944122 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1603346944122 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[0\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[0\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[0\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[0\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[1\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[1\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[1\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[1\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[0\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[0\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[0\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[0\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[2\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[2\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[2\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[2\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[1\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[1\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[1\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[1\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[3\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[3\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[3\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[3\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[7\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[7\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[7\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[7\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[11\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[11\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[11\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[11\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[15\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[15\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[15\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[15\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[10\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[10\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[10\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[10\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[6\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[6\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[6\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[6\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[14\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[14\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[14\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[14\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[5\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[5\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[5\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[5\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[9\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[9\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[9\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[9\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[13\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[13\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[13\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[13\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[8\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[8\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[8\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[8\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[4\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[4\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[4\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[4\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[12\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[12\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[12\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[12\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 368 472 520 400 "20" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[2\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[2\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[2\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[2\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[3\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[3\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[3\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[3\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[7\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[7\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[7\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[7\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[11\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[11\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[11\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[11\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[15\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[15\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[15\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[15\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[10\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[10\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[10\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[10\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[6\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[6\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[6\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[6\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[14\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[14\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[14\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[14\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[5\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[5\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[5\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[5\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[9\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[9\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[9\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[9\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[13\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[13\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[13\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[13\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[8\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[8\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[8\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[8\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[4\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[4\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[4\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[4\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[12\] sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[12\] " "Removed fan-out from the always-disabled I/O buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|24\[12\]\" to the node \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|20\[12\]\"" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 336 608 656 368 "24" "" } } } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603346944122 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1603346944122 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[0\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a0 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[0\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a0\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[1\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a1 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[1\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a1\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[2\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a2 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[2\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a2\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[3\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a3 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[3\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a3\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[4\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a4 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[4\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a4\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[5\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a5 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[5\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a5\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[6\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a6 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[6\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a6\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[7\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a7 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[7\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a7\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[8\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a8 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[8\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a8\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[9\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a9 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[9\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a9\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[11\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a11 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[11\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a11\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[15\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a15 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[15\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a15\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[10\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a10 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[10\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a10\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[14\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a14 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[14\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a14\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[13\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a13 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[13\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a13\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[12\] sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a12 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|23\[12\]\" to the node \"sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a12\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 400 472 520 432 "23" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[0\] sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux30 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[0\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux30\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[1\] sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux19 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[1\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux19\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[2\] sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst9\[2\] " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[2\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst9\[2\]\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[3\] sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux19 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[3\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux19\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[7\] sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux23 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[7\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux23\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[11\] sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst10\[11\] " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[11\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst10\[11\]\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[15\] sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux15 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[15\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux15\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[10\] sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux20 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[10\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux20\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[6\] sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux19 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[6\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux19\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[14\] sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst10\[14\] " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[14\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst10\[14\]\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[5\] sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst9\[5\] " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[5\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst9\[5\]\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[9\] sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux19 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[9\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux19\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[13\] sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst9\[13\] " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[13\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst9\[13\]\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[8\] sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux22 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[8\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux22\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[4\] sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst9\[4\] " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[4\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|disp_selecter:inst6\|inst9\[4\]\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[12\] sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux19 " "Converted the fan-out from the tri-state buffer \"sep5_interface:inst\|sep5_memoryaccess_timer:inst12\|sep5_busctrl_timer:inst\|21\[12\]\" to the node \"sep5_interface:inst\|lcd_display_16data:inst21\|lcd_data_decoder:inst4\|Mux19\" into an OR gate" {  } { { "sep5_busctrl_timer.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/sep5_busctrl_timer.bdf" { { 352 1184 1232 384 "21" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603346944122 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603346944122 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO~synth " "Node \"GPIO~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO\[35..0\]" "" } { 48 512 616 65 "GPIO\[1\]" "" } { 64 512 616 81 "GPIO\[2\]" "" } { 184 1016 1088 201 "GPIO\[35..0\]" "" } { 120 1016 1088 137 "GPIO\[35..24\]" "" } { 104 1016 1088 121 "GPIO\[9..3\]" "" } { 88 1016 1088 105 "GPIO\[23..10\]" "" } { 40 400 448 57 "GPIO\[0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA~synth " "Node \"LCD_DATA~synth\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA\[7..0\]" "" } } } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346944340 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1603346944340 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 552 952 1128 568 "LCD_BLON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 536 952 1128 552 "LCD_ON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 488 952 1128 504 "LCD_RW" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 248 952 1128 264 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 248 952 1128 264 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 248 952 1128 264 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 248 952 1128 264 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 264 952 1128 280 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 264 952 1128 280 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 264 952 1128 280 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 264 952 1128 280 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 280 952 1128 296 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 280 952 1128 296 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 280 952 1128 296 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 280 952 1128 296 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 280 952 1128 296 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 280 952 1128 296 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 280 952 1128 296 "HEX2\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 296 952 1128 312 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 296 952 1128 312 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 296 952 1128 312 "HEX3\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 312 952 1128 328 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 312 952 1128 328 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 312 952 1128 328 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 312 952 1128 328 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 312 952 1128 328 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 312 952 1128 328 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 312 952 1128 328 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 328 952 1128 344 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 328 952 1128 344 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 328 952 1128 344 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 328 952 1128 344 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 328 952 1128 344 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 328 952 1128 344 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 328 952 1128 344 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 344 952 1128 360 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 344 952 1128 360 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 344 952 1128 360 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 344 952 1128 360 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 344 952 1128 360 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 344 952 1128 360 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 344 952 1128 360 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 360 952 1128 376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 360 952 1128 376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 360 952 1128 376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 360 952 1128 376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 360 952 1128 376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 360 952 1128 376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 360 952 1128 376 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 376 952 1128 392 "LEDG\[0\]" "" } { 392 952 1128 408 "LEDG\[1\]" "" } { 408 952 1128 424 "LEDG\[2\]" "" } { 424 952 1128 440 "LEDG\[3\]" "" } { 40 936 1112 56 "LEDG\[5\]" "" } { 56 936 1112 72 "LEDG\[6\]" "" } { 72 936 1112 88 "LEDG\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] VCC " "Pin \"LEDG\[2\]\" is stuck at VCC" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 376 952 1128 392 "LEDG\[0\]" "" } { 392 952 1128 408 "LEDG\[1\]" "" } { 408 952 1128 424 "LEDG\[2\]" "" } { 424 952 1128 440 "LEDG\[3\]" "" } { 40 936 1112 56 "LEDG\[5\]" "" } { 56 936 1112 72 "LEDG\[6\]" "" } { 72 936 1112 88 "LEDG\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] VCC " "Pin \"LEDG\[1\]\" is stuck at VCC" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 376 952 1128 392 "LEDG\[0\]" "" } { 392 952 1128 408 "LEDG\[1\]" "" } { 408 952 1128 424 "LEDG\[2\]" "" } { 424 952 1128 440 "LEDG\[3\]" "" } { 40 936 1112 56 "LEDG\[5\]" "" } { 56 936 1112 72 "LEDG\[6\]" "" } { 72 936 1112 88 "LEDG\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 376 952 1128 392 "LEDG\[0\]" "" } { 392 952 1128 408 "LEDG\[1\]" "" } { 408 952 1128 424 "LEDG\[2\]" "" } { 424 952 1128 440 "LEDG\[3\]" "" } { 40 936 1112 56 "LEDG\[5\]" "" } { 56 936 1112 72 "LEDG\[6\]" "" } { 72 936 1112 88 "LEDG\[4\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 456 952 1128 472 "LEDR\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603346944356 "|reg16_pc_interface|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603346944356 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346944465 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "66 " "66 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603346945075 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 26 " "Ignored 26 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346945153 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1603346945153 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603346947262 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603346947262 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 104 344 512 120 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 104 344 512 120 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 104 344 512 120 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 88 248 416 104 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603346947512 "|reg16_pc_interface|SW[12]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603346947512 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1009 " "Implemented 1009 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603346947512 ""} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Implemented 85 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603346947512 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "44 " "Implemented 44 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1603346947512 ""} { "Info" "ICUT_CUT_TM_LCELLS" "725 " "Implemented 725 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603346947512 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1603346947512 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603346947512 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 503 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 503 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603346947621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 15:09:07 2020 " "Processing ended: Thu Oct 22 15:09:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603346947621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603346947621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603346947621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603346947621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1603346949105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603346949121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 15:09:08 2020 " "Processing started: Thu Oct 22 15:09:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603346949121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1603346949121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Interface_ver01_with_extboard -c Interface_ver01_with_extboard " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Interface_ver01_with_extboard -c Interface_ver01_with_extboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1603346949121 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1603346949292 ""}
{ "Info" "0" "" "Project  = Interface_ver01_with_extboard" {  } {  } 0 0 "Project  = Interface_ver01_with_extboard" 0 0 "Fitter" 0 0 1603346949292 ""}
{ "Info" "0" "" "Revision = Interface_ver01_with_extboard" {  } {  } 0 0 "Revision = Interface_ver01_with_extboard" 0 0 "Fitter" 0 0 1603346949308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1603346949449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1603346949449 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Interface_ver01_with_extboard EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Interface_ver01_with_extboard\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1603346949480 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603346949558 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1603346949558 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1603346949964 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1603346949964 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603346950355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603346950355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603346950355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603346950355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603346950355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603346950355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603346950355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603346950355 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1603346950355 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1603346950355 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 7362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603346950370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 7364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603346950370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 7366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603346950370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 7368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603346950370 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 7370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1603346950370 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1603346950370 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1603346950370 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1603346950636 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603346951995 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603346951995 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603346951995 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1603346951995 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Interface_ver01_with_extboard.sdc " "Synopsys Design Constraints File file not found: 'Interface_ver01_with_extboard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1603346952010 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a127~porta_address_reg0 CLOCK_50 " "Register sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a127~porta_address_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603346952010 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1603346952010 "|reg16_pc_interface|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603346952026 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603346952026 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1603346952026 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1603346952026 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603346952026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603346952026 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1603346952026 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1603346952026 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603346952182 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sep5_interface:inst\|clkgen5:inst\|inst24~2 " "Destination node sep5_interface:inst\|clkgen5:inst\|inst24~2" {  } { { "clkgen5.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clkgen5.bdf" { { 448 1312 1376 592 "inst24" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 1892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1603346952182 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1603346952182 ""}  } { { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 24 344 512 40 "CLOCK_50" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 7349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603346952182 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603346952182 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 6444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603346952182 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sep5_interface:inst\|clkgen5:inst\|inst24  " "Automatically promoted node sep5_interface:inst\|clkgen5:inst\|inst24 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1603346952182 ""}  } { { "clkgen5.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/clkgen5.bdf" { { 448 1312 1376 592 "inst24" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 1467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1603346952182 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1603346952651 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603346952667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1603346952667 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603346952667 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1603346952667 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1603346952667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1603346952667 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1603346952667 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1603346952745 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1603346952745 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1603346952745 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1603346953213 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1603346953213 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603346953229 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1603346953245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1603346957134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603346957478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1603346957525 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1603346959118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603346959118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1603346959618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1603346963805 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1603346963805 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1603346964242 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1603346964242 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1603346964242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603346964242 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1603346964445 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603346964492 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603346964945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1603346964945 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1603346965382 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1603346966148 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1603346966820 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "44 " "Following 44 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[35\] a permanently enabled " "Pin GPIO\[35\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[35] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[34\] a permanently enabled " "Pin GPIO\[34\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[34] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[33\] a permanently enabled " "Pin GPIO\[33\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[33] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[32\] a permanently enabled " "Pin GPIO\[32\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[32] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[31\] a permanently enabled " "Pin GPIO\[31\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[31] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[30\] a permanently enabled " "Pin GPIO\[30\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[30] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[29\] a permanently enabled " "Pin GPIO\[29\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[29] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[28\] a permanently enabled " "Pin GPIO\[28\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[28] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[27\] a permanently enabled " "Pin GPIO\[27\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[27] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[26\] a permanently enabled " "Pin GPIO\[26\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[26] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[25\] a permanently enabled " "Pin GPIO\[25\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[25] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[24\] a permanently enabled " "Pin GPIO\[24\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[24] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[23\] a permanently enabled " "Pin GPIO\[23\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[23] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[22\] a permanently enabled " "Pin GPIO\[22\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[22] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[21\] a permanently enabled " "Pin GPIO\[21\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[21] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[20\] a permanently enabled " "Pin GPIO\[20\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[20] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[19\] a permanently enabled " "Pin GPIO\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[19] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[18\] a permanently enabled " "Pin GPIO\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[18] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[17\] a permanently enabled " "Pin GPIO\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[17] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[16\] a permanently enabled " "Pin GPIO\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[16] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[15\] a permanently enabled " "Pin GPIO\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[15] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[14\] a permanently enabled " "Pin GPIO\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[14] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[13\] a permanently enabled " "Pin GPIO\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[13] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[12\] a permanently enabled " "Pin GPIO\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[12] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[11\] a permanently enabled " "Pin GPIO\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[11] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[10\] a permanently enabled " "Pin GPIO\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[10] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[9\] a permanently disabled " "Pin GPIO\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[9] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[8\] a permanently disabled " "Pin GPIO\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[8] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[7\] a permanently disabled " "Pin GPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[6\] a permanently disabled " "Pin GPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[5\] a permanently disabled " "Pin GPIO\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[4\] a permanently disabled " "Pin GPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[3\] a permanently disabled " "Pin GPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[2\] a permanently disabled " "Pin GPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[1\] a permanently disabled " "Pin GPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO\[0\] a permanently disabled " "Pin GPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { GPIO[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 192 1088 1264 208 "GPIO" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[7\] a permanently enabled " "Pin LCD_DATA\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[7] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[6\] a permanently enabled " "Pin LCD_DATA\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[6] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[5\] a permanently enabled " "Pin LCD_DATA\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[5] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[4\] a permanently enabled " "Pin LCD_DATA\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[4] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[3\] a permanently enabled " "Pin LCD_DATA\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[3] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[2\] a permanently enabled " "Pin LCD_DATA\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[2] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[1\] a permanently enabled " "Pin LCD_DATA\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[1] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "LCD_DATA\[0\] a permanently enabled " "Pin LCD_DATA\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { LCD_DATA[0] } } } { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } } { "reg16_pc_interface.bdf" "" { Schematic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/reg16_pc_interface.bdf" { { 472 952 1130 488 "LCD_DATA" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/" { { 0 { 0 ""} 0 357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1603346966866 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1603346966866 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/output_files/Interface_ver01_with_extboard.fit.smsg " "Generated suppressed messages file C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/output_files/Interface_ver01_with_extboard.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1603346967054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 385 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 385 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5451 " "Peak virtual memory: 5451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603346968147 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 15:09:28 2020 " "Processing ended: Thu Oct 22 15:09:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603346968147 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603346968147 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603346968147 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1603346968147 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1603346969381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603346969381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 15:09:29 2020 " "Processing started: Thu Oct 22 15:09:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603346969381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1603346969381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Interface_ver01_with_extboard -c Interface_ver01_with_extboard " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Interface_ver01_with_extboard -c Interface_ver01_with_extboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1603346969381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1603346969819 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1603346973209 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1603346973334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603346973833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 15:09:33 2020 " "Processing ended: Thu Oct 22 15:09:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603346973833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603346973833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603346973833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1603346973833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1603346974521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1603346975239 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603346975239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 15:09:34 2020 " "Processing started: Thu Oct 22 15:09:34 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603346975239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1603346975239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Interface_ver01_with_extboard -c Interface_ver01_with_extboard " "Command: quartus_sta Interface_ver01_with_extboard -c Interface_ver01_with_extboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1603346975239 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1603346975442 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE2_115_Default 26 " "Ignored 26 assignments for entity \"DE2_115_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" " "Assignment for entity set_global_assignment -name LL_ROUTING_REGION OFF -entity DE2_115_Default -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE2_115_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603346975771 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1603346975771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1603346976130 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1603346976130 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346976192 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346976192 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603346976802 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1603346976802 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1603346976802 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1603346976802 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Interface_ver01_with_extboard.sdc " "Synopsys Design Constraints File file not found: 'Interface_ver01_with_extboard.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1603346976817 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a95~porta_address_reg0 CLOCK_50 " "Register sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a95~porta_address_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603346976817 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603346976817 "|reg16_pc_interface|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603346976833 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603346976833 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1603346976833 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1603346976833 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1603346976848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.989 " "Worst-case setup slack is 42.989" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.989               0.000 altera_reserved_tck  " "   42.989               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346976911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346976942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.996 " "Worst-case recovery slack is 96.996" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.996               0.000 altera_reserved_tck  " "   96.996               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346976958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.221 " "Worst-case removal slack is 1.221" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976958 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.221               0.000 altera_reserved_tck  " "    1.221               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976958 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346976958 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.575 " "Worst-case minimum pulse width slack is 49.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.575               0.000 altera_reserved_tck  " "   49.575               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346976973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346976973 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346977114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346977114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346977114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346977114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.233 ns " "Worst Case Available Settling Time: 343.233 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346977114 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346977114 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603346977114 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603346977145 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1603346977176 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1603346977645 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a95~porta_address_reg0 CLOCK_50 " "Register sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a95~porta_address_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603346977817 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603346977817 "|reg16_pc_interface|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603346977817 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603346977817 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1603346977817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.657 " "Worst-case setup slack is 43.657" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977879 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.657               0.000 altera_reserved_tck  " "   43.657               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977879 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346977879 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.353 " "Worst-case hold slack is 0.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 altera_reserved_tck  " "    0.353               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346977895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.294 " "Worst-case recovery slack is 97.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977911 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.294               0.000 altera_reserved_tck  " "   97.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977911 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346977911 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.126 " "Worst-case removal slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 altera_reserved_tck  " "    1.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346977926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.500 " "Worst-case minimum pulse width slack is 49.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977926 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.500               0.000 altera_reserved_tck  " "   49.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346977926 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346977926 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.969 ns " "Worst Case Available Settling Time: 343.969 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978036 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978036 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603346978036 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1603346978036 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a95~porta_address_reg0 CLOCK_50 " "Register sep5_interface:inst\|ram01:inst19\|altsyncram:altsyncram_component\|altsyncram_eci1:auto_generated\|altsyncram_3o82:altsyncram1\|ram_block3a95~porta_address_reg0 is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1603346978176 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1603346978176 "|reg16_pc_interface|CLOCK_50"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603346978192 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1603346978192 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1603346978192 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.732 " "Worst-case setup slack is 46.732" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.732               0.000 altera_reserved_tck  " "   46.732               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346978207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 altera_reserved_tck  " "    0.180               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346978223 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.476 " "Worst-case recovery slack is 98.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978239 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.476               0.000 altera_reserved_tck  " "   98.476               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978239 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346978239 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.570 " "Worst-case removal slack is 0.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.570               0.000 altera_reserved_tck  " "    0.570               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346978254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.456 " "Worst-case minimum pulse width slack is 49.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1603346978254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1603346978254 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 346.958 ns " "Worst Case Available Settling Time: 346.958 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978364 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1603346978364 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1603346978364 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603346978942 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1603346978942 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 41 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603346979114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 15:09:39 2020 " "Processing ended: Thu Oct 22 15:09:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603346979114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603346979114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603346979114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1603346979114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1603346980363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603346980363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 15:09:40 2020 " "Processing started: Thu Oct 22 15:09:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603346980363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1603346980363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Interface_ver01_with_extboard -c Interface_ver01_with_extboard " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Interface_ver01_with_extboard -c Interface_ver01_with_extboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1603346980379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1603346981254 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interface_ver01_with_extboard_7_1200mv_85c_slow.vho C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/ simulation " "Generated file Interface_ver01_with_extboard_7_1200mv_85c_slow.vho in folder \"C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603346982128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interface_ver01_with_extboard_7_1200mv_0c_slow.vho C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/ simulation " "Generated file Interface_ver01_with_extboard_7_1200mv_0c_slow.vho in folder \"C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603346982410 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interface_ver01_with_extboard_min_1200mv_0c_fast.vho C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/ simulation " "Generated file Interface_ver01_with_extboard_min_1200mv_0c_fast.vho in folder \"C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603346982675 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interface_ver01_with_extboard.vho C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/ simulation " "Generated file Interface_ver01_with_extboard.vho in folder \"C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603346982925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interface_ver01_with_extboard_7_1200mv_85c_vhd_slow.sdo C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/ simulation " "Generated file Interface_ver01_with_extboard_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603346983284 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interface_ver01_with_extboard_7_1200mv_0c_vhd_slow.sdo C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/ simulation " "Generated file Interface_ver01_with_extboard_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603346983659 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interface_ver01_with_extboard_min_1200mv_0c_vhd_fast.sdo C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/ simulation " "Generated file Interface_ver01_with_extboard_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603346984034 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Interface_ver01_with_extboard_vhd.sdo C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/ simulation " "Generated file Interface_ver01_with_extboard_vhd.sdo in folder \"C:/Users/Ohashi/Documents/SEP5_related(ver2020)/sep5_with_extboard/sep5_interface/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1603346984409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603346985409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 15:09:45 2020 " "Processing ended: Thu Oct 22 15:09:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603346985409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603346985409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603346985409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1603346985409 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 931 s " "Quartus Prime Full Compilation was successful. 0 errors, 931 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1603346986112 ""}
