Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Nov 25 02:06:26 2023
| Host         : chngh running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -file timingreport.txt
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree         1           
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
LUTAR-1    Warning           LUT drives async reset alert  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7948)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2989)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7948)
---------------------------
 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_delay_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pass_thru_mgmt_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/hkspi/pre_pass_thru_mgmt_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_clock_reg/Q (HIGH)

 There are 500 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_enable_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_bb_load_reg/Q (HIGH)

 There are 310 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_clock_pre_reg/Q (HIGH)

 There are 190 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/serial_load_pre_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_busy_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/housekeeping/wbbd_sck_reg/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/gcd_o_reg[4]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/flash_clk_reg/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_0/inst/soc/core/la_out_storage_reg[65]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[3]/Q (HIGH)

 There are 712 register/latch pins with no clock driven by root clock pin: design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_in_reg[4]/Q (HIGH)

 There are 615 register/latch pins with no clock driven by root clock pin: design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2989)
---------------------------------------------------
 There are 2989 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.273        0.000                      0                12479        0.029        0.000                      0                12479       48.750        0.000                       0                  5184  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.273        0.000                      0                12274        0.029        0.000                      0                12274       48.750        0.000                       0                  5184  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              90.707        0.000                      0                  205        0.267        0.000                      0                  205  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        95.209ns  (logic 58.572ns (61.519%)  route 36.637ns (38.481%))
  Logic Levels:           310  (CARRY4=279 LUT1=1 LUT3=24 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.261ns = ( 105.261 - 100.000 ) 
    Source Clock Delay      (SCD):    5.917ns
    Clock Pessimism Removal (CPR):    0.608ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5090, routed)        2.154     3.448    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.124     3.572 r  design_1_i/caravel_0/inst/soc/core/a_q[31]_i_2/O
                         net (fo=1, routed)           0.594     4.166    design_1_i/caravel_0/inst/soc/core/CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     4.267 r  design_1_i/caravel_0/inst/soc/core/CLK_BUFG_inst/O
                         net (fo=97, routed)          1.650     5.917    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/CLK
    SLICE_X40Y26         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y26         FDCE (Prop_fdce_C_Q)         0.419     6.336 f  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[7]/Q
                         net (fo=38, routed)          1.156     7.492    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[7]
    SLICE_X40Y37         LUT1 (Prop_lut1_I0_O)        0.299     7.791 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1196/O
                         net (fo=1, routed)           0.000     7.791    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1196_n_0
    SLICE_X40Y37         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.192 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1131/CO[3]
                         net (fo=1, routed)           0.000     8.192    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1131_n_0
    SLICE_X40Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.306 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1126/CO[3]
                         net (fo=1, routed)           0.000     8.306    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1126_n_0
    SLICE_X40Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.420 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1121/CO[3]
                         net (fo=1, routed)           0.000     8.420    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1121_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.534 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1116/CO[3]
                         net (fo=1, routed)           0.000     8.534    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1116_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.648 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1111/CO[3]
                         net (fo=1, routed)           0.000     8.648    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1111_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.762 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1106/CO[3]
                         net (fo=1, routed)           0.000     8.762    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1106_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.876 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1103/CO[3]
                         net (fo=1, routed)           0.000     8.876    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1103_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.147 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1102/CO[0]
                         net (fo=35, routed)          0.797     9.944    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1102_n_3
    SLICE_X41Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    10.773 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1094/CO[3]
                         net (fo=1, routed)           0.000    10.773    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1094_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.887 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1089/CO[3]
                         net (fo=1, routed)           0.000    10.887    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1089_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.001 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1084/CO[3]
                         net (fo=1, routed)           0.000    11.001    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1084_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1079/CO[3]
                         net (fo=1, routed)           0.000    11.115    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1079_n_0
    SLICE_X41Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.229 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1074/CO[3]
                         net (fo=1, routed)           0.000    11.229    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1074_n_0
    SLICE_X41Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1069/CO[3]
                         net (fo=1, routed)           0.000    11.343    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1069_n_0
    SLICE_X41Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.457 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1064/CO[3]
                         net (fo=1, routed)           0.000    11.457    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1064_n_0
    SLICE_X41Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.571 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1061/CO[3]
                         net (fo=1, routed)           0.000    11.571    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1061_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.728 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1060/CO[1]
                         net (fo=35, routed)          0.928    12.655    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1060_n_2
    SLICE_X45Y36         LUT3 (Prop_lut3_I0_O)        0.329    12.984 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1101/O
                         net (fo=1, routed)           0.000    12.984    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1101_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.534 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1052/CO[3]
                         net (fo=1, routed)           0.000    13.534    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1052_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.648 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1047/CO[3]
                         net (fo=1, routed)           0.000    13.648    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1047_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.762 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1042/CO[3]
                         net (fo=1, routed)           0.000    13.762    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1042_n_0
    SLICE_X45Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.876 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1037/CO[3]
                         net (fo=1, routed)           0.000    13.876    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1037_n_0
    SLICE_X45Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.990 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1032/CO[3]
                         net (fo=1, routed)           0.000    13.990    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1032_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.104 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1027/CO[3]
                         net (fo=1, routed)           0.000    14.104    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1027_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.218 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1022/CO[3]
                         net (fo=1, routed)           0.000    14.218    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1022_n_0
    SLICE_X45Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.332 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1019/CO[3]
                         net (fo=1, routed)           0.000    14.332    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1019_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.489 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1018/CO[1]
                         net (fo=35, routed)          0.938    15.427    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1018_n_2
    SLICE_X44Y35         LUT3 (Prop_lut3_I0_O)        0.329    15.756 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1059/O
                         net (fo=1, routed)           0.000    15.756    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1059_n_0
    SLICE_X44Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.306 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1010/CO[3]
                         net (fo=1, routed)           0.000    16.306    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1010_n_0
    SLICE_X44Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.420 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1005/CO[3]
                         net (fo=1, routed)           0.000    16.420    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1005_n_0
    SLICE_X44Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.534 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1000/CO[3]
                         net (fo=1, routed)           0.000    16.534    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_1000_n_0
    SLICE_X44Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.648 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_995/CO[3]
                         net (fo=1, routed)           0.000    16.648    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_995_n_0
    SLICE_X44Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.762 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_990/CO[3]
                         net (fo=1, routed)           0.000    16.762    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_990_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.876 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_985/CO[3]
                         net (fo=1, routed)           0.000    16.876    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_985_n_0
    SLICE_X44Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.990 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_980/CO[3]
                         net (fo=1, routed)           0.000    16.990    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_980_n_0
    SLICE_X44Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.104 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_977/CO[3]
                         net (fo=1, routed)           0.000    17.104    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_977_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.261 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_976/CO[1]
                         net (fo=35, routed)          1.075    18.336    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_976_n_2
    SLICE_X46Y34         LUT3 (Prop_lut3_I0_O)        0.329    18.665 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1017/O
                         net (fo=1, routed)           0.000    18.665    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_1017_n_0
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.198 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_968/CO[3]
                         net (fo=1, routed)           0.000    19.198    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_968_n_0
    SLICE_X46Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.315 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_963/CO[3]
                         net (fo=1, routed)           0.000    19.315    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_963_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.432 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_958/CO[3]
                         net (fo=1, routed)           0.000    19.432    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_958_n_0
    SLICE_X46Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.549 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_953/CO[3]
                         net (fo=1, routed)           0.000    19.549    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_953_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.666 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_948/CO[3]
                         net (fo=1, routed)           0.000    19.666    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_948_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.783 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_943/CO[3]
                         net (fo=1, routed)           0.000    19.783    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_943_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.900 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_938/CO[3]
                         net (fo=1, routed)           0.000    19.900    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_938_n_0
    SLICE_X46Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.017 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_935/CO[3]
                         net (fo=1, routed)           0.000    20.017    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_935_n_0
    SLICE_X46Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.174 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_934/CO[1]
                         net (fo=35, routed)          0.896    21.070    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_934_n_2
    SLICE_X47Y34         LUT3 (Prop_lut3_I0_O)        0.332    21.402 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_975/O
                         net (fo=1, routed)           0.000    21.402    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_975_n_0
    SLICE_X47Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.952 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_926/CO[3]
                         net (fo=1, routed)           0.000    21.952    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_926_n_0
    SLICE_X47Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.066 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_921/CO[3]
                         net (fo=1, routed)           0.000    22.066    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_921_n_0
    SLICE_X47Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.180 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_916/CO[3]
                         net (fo=1, routed)           0.000    22.180    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_916_n_0
    SLICE_X47Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.294 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_911/CO[3]
                         net (fo=1, routed)           0.000    22.294    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_911_n_0
    SLICE_X47Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.408 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_906/CO[3]
                         net (fo=1, routed)           0.000    22.408    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_906_n_0
    SLICE_X47Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.522 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_901/CO[3]
                         net (fo=1, routed)           0.000    22.522    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_901_n_0
    SLICE_X47Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.636 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_896/CO[3]
                         net (fo=1, routed)           0.000    22.636    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_896_n_0
    SLICE_X47Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.750 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_893/CO[3]
                         net (fo=1, routed)           0.000    22.750    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_893_n_0
    SLICE_X47Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.907 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_892/CO[1]
                         net (fo=35, routed)          1.021    23.928    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_892_n_2
    SLICE_X48Y34         LUT3 (Prop_lut3_I0_O)        0.329    24.257 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_933/O
                         net (fo=1, routed)           0.000    24.257    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_933_n_0
    SLICE_X48Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.807 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_884/CO[3]
                         net (fo=1, routed)           0.000    24.807    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_884_n_0
    SLICE_X48Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.921 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_879/CO[3]
                         net (fo=1, routed)           0.000    24.921    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_879_n_0
    SLICE_X48Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.035 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_874/CO[3]
                         net (fo=1, routed)           0.000    25.035    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_874_n_0
    SLICE_X48Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.149 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_869/CO[3]
                         net (fo=1, routed)           0.000    25.149    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_869_n_0
    SLICE_X48Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.263 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_864/CO[3]
                         net (fo=1, routed)           0.000    25.263    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_864_n_0
    SLICE_X48Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.377 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_859/CO[3]
                         net (fo=1, routed)           0.000    25.377    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_859_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.491 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_854/CO[3]
                         net (fo=1, routed)           0.000    25.491    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_854_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.605 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_851/CO[3]
                         net (fo=1, routed)           0.000    25.605    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_851_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.762 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_850/CO[1]
                         net (fo=35, routed)          1.013    26.774    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_850_n_2
    SLICE_X51Y34         LUT3 (Prop_lut3_I0_O)        0.329    27.103 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_891/O
                         net (fo=1, routed)           0.000    27.103    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_891_n_0
    SLICE_X51Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.653 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_842/CO[3]
                         net (fo=1, routed)           0.000    27.653    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_842_n_0
    SLICE_X51Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.767 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_837/CO[3]
                         net (fo=1, routed)           0.000    27.767    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_837_n_0
    SLICE_X51Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.881 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_832/CO[3]
                         net (fo=1, routed)           0.000    27.881    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_832_n_0
    SLICE_X51Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.995 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_827/CO[3]
                         net (fo=1, routed)           0.000    27.995    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_827_n_0
    SLICE_X51Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.109 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_822/CO[3]
                         net (fo=1, routed)           0.000    28.109    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_822_n_0
    SLICE_X51Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.223 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_817/CO[3]
                         net (fo=1, routed)           0.000    28.223    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_817_n_0
    SLICE_X51Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.337 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_812/CO[3]
                         net (fo=1, routed)           0.000    28.337    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_812_n_0
    SLICE_X51Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.451 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_809/CO[3]
                         net (fo=1, routed)           0.000    28.451    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_809_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.608 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_808/CO[1]
                         net (fo=35, routed)          0.839    29.447    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_808_n_2
    SLICE_X49Y36         LUT3 (Prop_lut3_I0_O)        0.329    29.776 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_849/O
                         net (fo=1, routed)           0.000    29.776    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_849_n_0
    SLICE_X49Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.326 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_800/CO[3]
                         net (fo=1, routed)           0.000    30.326    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_800_n_0
    SLICE_X49Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.440 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_795/CO[3]
                         net (fo=1, routed)           0.000    30.440    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_795_n_0
    SLICE_X49Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.554 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_790/CO[3]
                         net (fo=1, routed)           0.000    30.554    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_790_n_0
    SLICE_X49Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.668 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_785/CO[3]
                         net (fo=1, routed)           0.000    30.668    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_785_n_0
    SLICE_X49Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.782 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_780/CO[3]
                         net (fo=1, routed)           0.000    30.782    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_780_n_0
    SLICE_X49Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.896 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_775/CO[3]
                         net (fo=1, routed)           0.000    30.896    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_775_n_0
    SLICE_X49Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.010 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_770/CO[3]
                         net (fo=1, routed)           0.000    31.010    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_770_n_0
    SLICE_X49Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.124 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_767/CO[3]
                         net (fo=1, routed)           0.000    31.124    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_767_n_0
    SLICE_X49Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.281 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_766/CO[1]
                         net (fo=35, routed)          1.213    32.494    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_766_n_2
    SLICE_X50Y35         LUT3 (Prop_lut3_I0_O)        0.329    32.823 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_807/O
                         net (fo=1, routed)           0.000    32.823    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_807_n_0
    SLICE_X50Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.356 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_758/CO[3]
                         net (fo=1, routed)           0.000    33.356    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_758_n_0
    SLICE_X50Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.473 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_753/CO[3]
                         net (fo=1, routed)           0.000    33.473    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_753_n_0
    SLICE_X50Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.590 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_748/CO[3]
                         net (fo=1, routed)           0.000    33.590    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_748_n_0
    SLICE_X50Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.707 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_743/CO[3]
                         net (fo=1, routed)           0.000    33.707    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_743_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.824 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_738/CO[3]
                         net (fo=1, routed)           0.000    33.824    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_738_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.941 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_733/CO[3]
                         net (fo=1, routed)           0.000    33.941    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_733_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.058 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_728/CO[3]
                         net (fo=1, routed)           0.000    34.058    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_728_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.175 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_725/CO[3]
                         net (fo=1, routed)           0.000    34.175    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_725_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.332 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_724/CO[1]
                         net (fo=35, routed)          1.087    35.419    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_724_n_2
    SLICE_X43Y36         LUT3 (Prop_lut3_I0_O)        0.332    35.751 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_762/O
                         net (fo=1, routed)           0.000    35.751    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_762_n_0
    SLICE_X43Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.283 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_711/CO[3]
                         net (fo=1, routed)           0.000    36.283    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_711_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.397 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_706/CO[3]
                         net (fo=1, routed)           0.000    36.397    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_706_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.511 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_701/CO[3]
                         net (fo=1, routed)           0.000    36.511    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_701_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.625 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_696/CO[3]
                         net (fo=1, routed)           0.000    36.625    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_696_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.739 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_691/CO[3]
                         net (fo=1, routed)           0.000    36.739    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_691_n_0
    SLICE_X43Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.853 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_686/CO[3]
                         net (fo=1, routed)           0.000    36.853    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_686_n_0
    SLICE_X43Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.967 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_683/CO[3]
                         net (fo=1, routed)           0.000    36.967    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_683_n_0
    SLICE_X43Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.124 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_682/CO[1]
                         net (fo=35, routed)          1.104    38.228    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_682_n_2
    SLICE_X42Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    39.028 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_674/CO[3]
                         net (fo=1, routed)           0.000    39.028    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_674_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.145 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_669/CO[3]
                         net (fo=1, routed)           0.000    39.145    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_669_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.262 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_664/CO[3]
                         net (fo=1, routed)           0.000    39.262    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_664_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.379 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_659/CO[3]
                         net (fo=1, routed)           0.000    39.379    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_659_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.496 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_654/CO[3]
                         net (fo=1, routed)           0.000    39.496    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_654_n_0
    SLICE_X42Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.613 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_649/CO[3]
                         net (fo=1, routed)           0.000    39.613    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_649_n_0
    SLICE_X42Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.730 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_644/CO[3]
                         net (fo=1, routed)           0.000    39.730    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_644_n_0
    SLICE_X42Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.847 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_641/CO[3]
                         net (fo=1, routed)           0.000    39.847    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_641_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.004 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_640/CO[1]
                         net (fo=35, routed)          0.984    40.989    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_640_n_2
    SLICE_X36Y34         LUT3 (Prop_lut3_I0_O)        0.332    41.321 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_681/O
                         net (fo=1, routed)           0.000    41.321    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_681_n_0
    SLICE_X36Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.854 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_632/CO[3]
                         net (fo=1, routed)           0.000    41.854    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_632_n_0
    SLICE_X36Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.971 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_627/CO[3]
                         net (fo=1, routed)           0.000    41.971    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_627_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.088 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_622/CO[3]
                         net (fo=1, routed)           0.000    42.088    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_622_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.205 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_617/CO[3]
                         net (fo=1, routed)           0.000    42.205    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_617_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.322 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_612/CO[3]
                         net (fo=1, routed)           0.000    42.322    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_612_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.439 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_607/CO[3]
                         net (fo=1, routed)           0.000    42.439    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_607_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.556 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_602/CO[3]
                         net (fo=1, routed)           0.000    42.556    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_602_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.673 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_599/CO[3]
                         net (fo=1, routed)           0.000    42.673    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_599_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.830 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_598/CO[1]
                         net (fo=35, routed)          0.767    43.596    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_598_n_2
    SLICE_X37Y35         LUT3 (Prop_lut3_I0_O)        0.332    43.928 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_639/O
                         net (fo=1, routed)           0.000    43.928    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_639_n_0
    SLICE_X37Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    44.478 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_590/CO[3]
                         net (fo=1, routed)           0.000    44.478    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_590_n_0
    SLICE_X37Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.592 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_585/CO[3]
                         net (fo=1, routed)           0.000    44.592    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_585_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.706 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_580/CO[3]
                         net (fo=1, routed)           0.000    44.706    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_580_n_0
    SLICE_X37Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.820 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_575/CO[3]
                         net (fo=1, routed)           0.000    44.820    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_575_n_0
    SLICE_X37Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.934 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_570/CO[3]
                         net (fo=1, routed)           0.000    44.934    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_570_n_0
    SLICE_X37Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.048 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_565/CO[3]
                         net (fo=1, routed)           0.000    45.048    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_565_n_0
    SLICE_X37Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.162 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_560/CO[3]
                         net (fo=1, routed)           0.000    45.162    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_560_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.276 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_557/CO[3]
                         net (fo=1, routed)           0.000    45.276    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_557_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.433 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_556/CO[1]
                         net (fo=35, routed)          0.970    46.404    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_556_n_2
    SLICE_X35Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.189 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_548/CO[3]
                         net (fo=1, routed)           0.000    47.189    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_548_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.303 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_543/CO[3]
                         net (fo=1, routed)           0.000    47.303    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_543_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.417 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_538/CO[3]
                         net (fo=1, routed)           0.000    47.417    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_538_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.531 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_533/CO[3]
                         net (fo=1, routed)           0.000    47.531    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_533_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.645 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_528/CO[3]
                         net (fo=1, routed)           0.000    47.645    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_528_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.759 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_523/CO[3]
                         net (fo=1, routed)           0.000    47.759    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_523_n_0
    SLICE_X35Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.873 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_518/CO[3]
                         net (fo=1, routed)           0.000    47.873    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_518_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.987 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_515/CO[3]
                         net (fo=1, routed)           0.000    47.987    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_515_n_0
    SLICE_X35Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.144 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_514/CO[1]
                         net (fo=35, routed)          0.871    49.015    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_514_n_2
    SLICE_X33Y36         LUT3 (Prop_lut3_I0_O)        0.329    49.344 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_555/O
                         net (fo=1, routed)           0.000    49.344    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_555_n_0
    SLICE_X33Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.894 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_506/CO[3]
                         net (fo=1, routed)           0.000    49.894    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_506_n_0
    SLICE_X33Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.008 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_501/CO[3]
                         net (fo=1, routed)           0.000    50.008    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_501_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.122 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_496/CO[3]
                         net (fo=1, routed)           0.000    50.122    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_496_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.236 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_491/CO[3]
                         net (fo=1, routed)           0.000    50.236    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_491_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.350 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_486/CO[3]
                         net (fo=1, routed)           0.000    50.350    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_486_n_0
    SLICE_X33Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.464 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_481/CO[3]
                         net (fo=1, routed)           0.000    50.464    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_481_n_0
    SLICE_X33Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.578 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_476/CO[3]
                         net (fo=1, routed)           0.000    50.578    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_476_n_0
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.692 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_473/CO[3]
                         net (fo=1, routed)           0.000    50.692    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_473_n_0
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.849 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_472/CO[1]
                         net (fo=35, routed)          1.108    51.957    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_472_n_2
    SLICE_X32Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    52.757 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_464/CO[3]
                         net (fo=1, routed)           0.000    52.757    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_464_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.874 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_459/CO[3]
                         net (fo=1, routed)           0.000    52.874    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_459_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.991 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_454/CO[3]
                         net (fo=1, routed)           0.000    52.991    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_454_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.108 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_449/CO[3]
                         net (fo=1, routed)           0.000    53.108    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_449_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.225 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_444/CO[3]
                         net (fo=1, routed)           0.000    53.225    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_444_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.342 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_439/CO[3]
                         net (fo=1, routed)           0.000    53.342    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_439_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.459 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_434/CO[3]
                         net (fo=1, routed)           0.000    53.459    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_434_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    53.576 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_431/CO[3]
                         net (fo=1, routed)           0.000    53.576    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_431_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.733 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_430/CO[1]
                         net (fo=35, routed)          1.156    54.889    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_430_n_2
    SLICE_X26Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    55.692 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_422/CO[3]
                         net (fo=1, routed)           0.000    55.692    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_422_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.809 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_417/CO[3]
                         net (fo=1, routed)           0.000    55.809    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_417_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.926 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_412/CO[3]
                         net (fo=1, routed)           0.000    55.926    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_412_n_0
    SLICE_X26Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.043 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_407/CO[3]
                         net (fo=1, routed)           0.000    56.043    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_407_n_0
    SLICE_X26Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.160 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_402/CO[3]
                         net (fo=1, routed)           0.000    56.160    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_402_n_0
    SLICE_X26Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.277 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_397/CO[3]
                         net (fo=1, routed)           0.000    56.277    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_397_n_0
    SLICE_X26Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.394 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_392/CO[3]
                         net (fo=1, routed)           0.000    56.394    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_392_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.511 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_389/CO[3]
                         net (fo=1, routed)           0.000    56.511    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_389_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.668 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_388/CO[1]
                         net (fo=35, routed)          0.931    57.599    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_388_n_2
    SLICE_X27Y30         LUT3 (Prop_lut3_I0_O)        0.332    57.931 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_429/O
                         net (fo=1, routed)           0.000    57.931    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_429_n_0
    SLICE_X27Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.481 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_380/CO[3]
                         net (fo=1, routed)           0.000    58.481    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_380_n_0
    SLICE_X27Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.595 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_375/CO[3]
                         net (fo=1, routed)           0.000    58.595    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_375_n_0
    SLICE_X27Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.709 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_370/CO[3]
                         net (fo=1, routed)           0.000    58.709    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_370_n_0
    SLICE_X27Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.823 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_365/CO[3]
                         net (fo=1, routed)           0.000    58.823    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_365_n_0
    SLICE_X27Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.937 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_360/CO[3]
                         net (fo=1, routed)           0.000    58.937    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_360_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.051 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    59.051    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_355_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.165 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_350/CO[3]
                         net (fo=1, routed)           0.000    59.165    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_350_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.279 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_347/CO[3]
                         net (fo=1, routed)           0.000    59.279    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_347_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.436 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_346/CO[1]
                         net (fo=35, routed)          0.940    60.376    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_346_n_2
    SLICE_X28Y30         LUT3 (Prop_lut3_I0_O)        0.329    60.705 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_387/O
                         net (fo=1, routed)           0.000    60.705    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_387_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.255 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_338/CO[3]
                         net (fo=1, routed)           0.000    61.255    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_338_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.369 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_333/CO[3]
                         net (fo=1, routed)           0.000    61.369    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_333_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.483 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_328/CO[3]
                         net (fo=1, routed)           0.000    61.483    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_328_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.597 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_323/CO[3]
                         net (fo=1, routed)           0.000    61.597    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_323_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.711 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_318/CO[3]
                         net (fo=1, routed)           0.000    61.711    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_318_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.825 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_313/CO[3]
                         net (fo=1, routed)           0.000    61.825    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_313_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.939 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_308/CO[3]
                         net (fo=1, routed)           0.000    61.939    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_308_n_0
    SLICE_X28Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.053 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_305/CO[3]
                         net (fo=1, routed)           0.000    62.053    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_305_n_0
    SLICE_X28Y38         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.210 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_304/CO[1]
                         net (fo=35, routed)          1.127    63.337    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_304_n_2
    SLICE_X30Y29         LUT3 (Prop_lut3_I0_O)        0.329    63.666 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_343/O
                         net (fo=1, routed)           0.000    63.666    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_343_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    64.042 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_296/CO[3]
                         net (fo=1, routed)           0.000    64.042    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_296_n_0
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.159 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_291/CO[3]
                         net (fo=1, routed)           0.000    64.159    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_291_n_0
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.276 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_286/CO[3]
                         net (fo=1, routed)           0.000    64.276    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_286_n_0
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.393 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_281/CO[3]
                         net (fo=1, routed)           0.000    64.393    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_281_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.510 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_276/CO[3]
                         net (fo=1, routed)           0.000    64.510    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_276_n_0
    SLICE_X30Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.627 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_271/CO[3]
                         net (fo=1, routed)           0.000    64.627    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_271_n_0
    SLICE_X30Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.744 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_266/CO[3]
                         net (fo=1, routed)           0.000    64.744    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_266_n_0
    SLICE_X30Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.861 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_263/CO[3]
                         net (fo=1, routed)           0.000    64.861    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_263_n_0
    SLICE_X30Y37         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.018 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_262/CO[1]
                         net (fo=35, routed)          1.032    66.050    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_262_n_2
    SLICE_X33Y27         LUT3 (Prop_lut3_I0_O)        0.332    66.382 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_303/O
                         net (fo=1, routed)           0.000    66.382    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_303_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    66.932 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_254/CO[3]
                         net (fo=1, routed)           0.000    66.932    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_254_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.046 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_249/CO[3]
                         net (fo=1, routed)           0.000    67.046    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_249_n_0
    SLICE_X33Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.160 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_244/CO[3]
                         net (fo=1, routed)           0.000    67.160    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_244_n_0
    SLICE_X33Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.274 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_239/CO[3]
                         net (fo=1, routed)           0.000    67.274    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_239_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.388 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_234/CO[3]
                         net (fo=1, routed)           0.000    67.388    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_234_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.502 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_229/CO[3]
                         net (fo=1, routed)           0.000    67.502    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_229_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.616 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_224/CO[3]
                         net (fo=1, routed)           0.000    67.616    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_224_n_0
    SLICE_X33Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.730 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_221/CO[3]
                         net (fo=1, routed)           0.000    67.730    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_221_n_0
    SLICE_X33Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    67.887 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_220/CO[1]
                         net (fo=35, routed)          1.003    68.891    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_220_n_2
    SLICE_X35Y27         LUT3 (Prop_lut3_I0_O)        0.329    69.220 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_261/O
                         net (fo=1, routed)           0.000    69.220    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_261_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.770 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_212/CO[3]
                         net (fo=1, routed)           0.000    69.770    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_212_n_0
    SLICE_X35Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.884 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_207/CO[3]
                         net (fo=1, routed)           0.000    69.884    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_207_n_0
    SLICE_X35Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.998 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_202/CO[3]
                         net (fo=1, routed)           0.000    69.998    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_202_n_0
    SLICE_X35Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.112 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    70.112    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_197_n_0
    SLICE_X35Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.226 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_192/CO[3]
                         net (fo=1, routed)           0.000    70.226    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_192_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.340 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    70.340    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_187_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.454 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    70.454    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_182_n_0
    SLICE_X35Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.568 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    70.568    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_179_n_0
    SLICE_X35Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.725 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_178/CO[1]
                         net (fo=35, routed)          1.009    71.734    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_178_n_2
    SLICE_X31Y28         LUT3 (Prop_lut3_I0_O)        0.329    72.063 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_217/O
                         net (fo=1, routed)           0.000    72.063    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[31]_i_217_n_0
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    72.464 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_173/CO[3]
                         net (fo=1, routed)           0.000    72.464    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_173_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.578 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_168/CO[3]
                         net (fo=1, routed)           0.000    72.578    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_168_n_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.692 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_163/CO[3]
                         net (fo=1, routed)           0.000    72.692    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_163_n_0
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.806 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_158/CO[3]
                         net (fo=1, routed)           0.000    72.806    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_158_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.920 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    72.920    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_153_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.034 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    73.034    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_148_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.148 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_143/CO[3]
                         net (fo=1, routed)           0.000    73.148    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_143_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.262 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_140/CO[3]
                         net (fo=1, routed)           0.000    73.262    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_140_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.419 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_139/CO[1]
                         net (fo=35, routed)          0.890    74.308    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_139_n_2
    SLICE_X29Y28         LUT3 (Prop_lut3_I0_O)        0.329    74.637 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[30]_i_41/O
                         net (fo=1, routed)           0.000    74.637    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[30]_i_41_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    75.187 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_34/CO[3]
                         net (fo=1, routed)           0.000    75.187    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_34_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.301 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_134/CO[3]
                         net (fo=1, routed)           0.000    75.301    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_134_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.415 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    75.415    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_129_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.529 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_124/CO[3]
                         net (fo=1, routed)           0.000    75.529    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_124_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.643 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_119/CO[3]
                         net (fo=1, routed)           0.000    75.643    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_119_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.757 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_114/CO[3]
                         net (fo=1, routed)           0.000    75.757    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_114_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.871 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.871    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_109_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.985 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_106/CO[3]
                         net (fo=1, routed)           0.000    75.985    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_106_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.142 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_105/CO[1]
                         net (fo=35, routed)          1.071    77.213    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_105_n_2
    SLICE_X34Y28         LUT3 (Prop_lut3_I0_O)        0.329    77.542 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[26]_i_36/O
                         net (fo=1, routed)           0.000    77.542    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[26]_i_36_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    78.075 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.075    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_29_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.192 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_29/CO[3]
                         net (fo=1, routed)           0.000    78.192    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_29_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.309 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_100/CO[3]
                         net (fo=1, routed)           0.000    78.309    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_100_n_0
    SLICE_X34Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.426 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_95/CO[3]
                         net (fo=1, routed)           0.000    78.426    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_95_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.543 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_90/CO[3]
                         net (fo=1, routed)           0.000    78.543    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_90_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.660 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_85/CO[3]
                         net (fo=1, routed)           0.000    78.660    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_85_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.777 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_80/CO[3]
                         net (fo=1, routed)           0.000    78.777    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_80_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    78.894 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_77/CO[3]
                         net (fo=1, routed)           0.000    78.894    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_77_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.051 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_76/CO[1]
                         net (fo=35, routed)          1.009    80.060    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_76_n_2
    SLICE_X38Y28         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.803    80.863 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.863    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_24_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    80.980 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_24/CO[3]
                         net (fo=1, routed)           0.000    80.980    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_24_n_0
    SLICE_X38Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.097 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    81.097    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_24_n_0
    SLICE_X38Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.214 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_71/CO[3]
                         net (fo=1, routed)           0.000    81.214    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_71_n_0
    SLICE_X38Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.331 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    81.331    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_66_n_0
    SLICE_X38Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.448 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_61/CO[3]
                         net (fo=1, routed)           0.000    81.448    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_61_n_0
    SLICE_X38Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.565 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_56/CO[3]
                         net (fo=1, routed)           0.000    81.565    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_56_n_0
    SLICE_X38Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    81.682 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_53/CO[3]
                         net (fo=1, routed)           0.000    81.682    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_53_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.839 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_52/CO[1]
                         net (fo=35, routed)          1.115    82.954    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_52_n_2
    SLICE_X37Y26         LUT3 (Prop_lut3_I0_O)        0.332    83.286 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[18]_i_26/O
                         net (fo=1, routed)           0.000    83.286    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[18]_i_26_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.836 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.836    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_19_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.950 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_19/CO[3]
                         net (fo=1, routed)           0.000    83.950    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_19_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.064 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.064    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_19_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.178 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_19/CO[3]
                         net (fo=1, routed)           0.000    84.178    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_19_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.292 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_47/CO[3]
                         net (fo=1, routed)           0.000    84.292    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_47_n_0
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.406 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_42/CO[3]
                         net (fo=1, routed)           0.000    84.406    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_42_n_0
    SLICE_X37Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.520 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_37/CO[3]
                         net (fo=1, routed)           0.000    84.520    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_37_n_0
    SLICE_X37Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.634 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_34/CO[3]
                         net (fo=1, routed)           0.000    84.634    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_34_n_0
    SLICE_X37Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.791 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_33/CO[1]
                         net (fo=35, routed)          0.871    85.662    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_33_n_2
    SLICE_X39Y27         LUT3 (Prop_lut3_I0_O)        0.329    85.991 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[14]_i_21/O
                         net (fo=1, routed)           0.000    85.991    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[14]_i_21_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    86.541 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_14/CO[3]
                         net (fo=1, routed)           0.000    86.541    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_14_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.655 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    86.655    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_14_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.769 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_14/CO[3]
                         net (fo=1, routed)           0.000    86.769    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.883 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_14/CO[3]
                         net (fo=1, routed)           0.000    86.883    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_14_n_0
    SLICE_X39Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    86.997 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_14/CO[3]
                         net (fo=1, routed)           0.000    86.997    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_14_n_0
    SLICE_X39Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.111 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_28/CO[3]
                         net (fo=1, routed)           0.000    87.111    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_28_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.225 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.225    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_23_n_0
    SLICE_X39Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.339 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.339    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_20_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.496 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_19/CO[1]
                         net (fo=35, routed)          1.039    88.535    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_19_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    89.320 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.320    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[10]_i_9_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.434 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.434    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_9_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.548 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.548    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_9_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.662 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.662    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_9_n_0
    SLICE_X45Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.776 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.776    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_9_n_0
    SLICE_X45Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.890 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_9/CO[3]
                         net (fo=1, routed)           0.000    89.890    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_9_n_0
    SLICE_X45Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.004 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000    90.004    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_14_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.118 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_11/CO[3]
                         net (fo=1, routed)           0.000    90.118    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_11_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.275 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_10/CO[1]
                         net (fo=35, routed)          1.049    91.324    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_10_n_2
    SLICE_X44Y26         LUT3 (Prop_lut3_I0_O)        0.329    91.653 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[6]_i_11/O
                         net (fo=1, routed)           0.000    91.653    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[6]_i_11_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.203 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.203    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[6]_i_4_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.317 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[10]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.317    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[10]_i_4_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.431 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.431    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[14]_i_4_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.545 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.545    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[18]_i_4_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.659 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.659    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[22]_i_4_n_0
    SLICE_X44Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.773 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.773    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[26]_i_4_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.887 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_4/CO[3]
                         net (fo=1, routed)           0.000    92.887    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]_i_4_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.001 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_5/CO[3]
                         net (fo=1, routed)           0.000    93.001    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_5_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.158 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_4/CO[1]
                         net (fo=35, routed)          1.155    94.314    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[31]_i_4_n_2
    SLICE_X43Y26         LUT3 (Prop_lut3_I0_O)        0.329    94.643 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[2]_i_6/O
                         net (fo=1, routed)           0.000    94.643    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[2]_i_6_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.193 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    95.193    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[2]_i_3_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    95.527 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[6]_i_3/O[1]
                         net (fo=6, routed)           0.613    96.140    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[6]_i_3_n_6
    SLICE_X41Y26         LUT4 (Prop_lut4_I3_O)        0.303    96.443 f  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[16]_i_9/O
                         net (fo=1, routed)           0.665    97.108    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[16]_i_9_n_0
    SLICE_X42Y27         LUT5 (Prop_lut5_I0_O)        0.124    97.232 f  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[16]_i_3/O
                         net (fo=3, routed)           1.199    98.431    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[16]_i_3_n_0
    SLICE_X46Y29         LUT6 (Prop_lut6_I0_O)        0.124    98.555 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[16]_i_2/O
                         net (fo=6, routed)           1.228    99.783    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[16]_i_2_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I2_O)        0.124    99.907 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[28]_i_2/O
                         net (fo=4, routed)           0.426   100.333    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[28]_i_2_n_0
    SLICE_X47Y33         LUT5 (Prop_lut5_I0_O)        0.119   100.452 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[30]_i_2/O
                         net (fo=1, routed)           0.342   100.794    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[30]_i_2_n_0
    SLICE_X47Y33         LUT6 (Prop_lut6_I1_O)        0.332   101.126 r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q[30]_i_1/O
                         net (fo=1, routed)           0.000   101.126    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_muxed[30]
    SLICE_X47Y33         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5090, routed)        1.878   103.058    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.100   103.158 r  design_1_i/caravel_0/inst/soc/core/a_q[31]_i_2/O
                         net (fo=1, routed)           0.525   103.682    design_1_i/caravel_0/inst/soc/core/CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   103.773 r  design_1_i/caravel_0/inst/soc/core/CLK_BUFG_inst/O
                         net (fo=97, routed)          1.487   105.261    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/CLK
    SLICE_X47Y33         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]/C
                         clock pessimism              0.608   105.869    
                         clock uncertainty           -1.500   104.368    
    SLICE_X47Y33         FDCE (Setup_fdce_C_D)        0.031   104.399    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/b_q_reg[30]
  -------------------------------------------------------------------
                         required time                        104.399    
                         arrival time                        -101.126    
  -------------------------------------------------------------------
                         slack                                  3.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                            (clock source 'clk_fpga_0'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 0.175ns (6.285%)  route 2.610ns (93.715%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5090, routed)        0.714     1.050    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X49Y52         LUT3 (Prop_lut3_I0_O)        0.042     1.092 r  design_1_i/caravel_0/inst/housekeeping/mprj_o[15]_INST_0_i_2/O
                         net (fo=1, routed)           1.029     2.121    design_1_i/caravel_0/inst/gpio_control_in_1[7]/mgmt_io_out_hk[0]
    SLICE_X43Y56         LUT5 (Prop_lut5_I2_O)        0.107     2.228 r  design_1_i/caravel_0/inst/gpio_control_in_1[7]/mprj_o[15]_INST_0/O
                         net (fo=2, routed)           0.556     2.785    design_1_i/caravel_ps_0/inst/control_s_axi_U/mprj_out[15]
    SLICE_X44Y57         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5090, routed)        0.823     1.189    design_1_i/caravel_ps_0/inst/control_s_axi_U/ap_clk
    SLICE_X44Y57         FDRE                                         r  design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]/C
                         clock pessimism              0.000     1.189    
                         clock uncertainty            1.500     2.689    
    SLICE_X44Y57         FDRE (Hold_fdre_C_D)         0.066     2.755    design_1_i/caravel_ps_0/inst/control_s_axi_U/int_ps_mprj_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.755    
                         arrival time                           2.785    
  -------------------------------------------------------------------
                         slack                                  0.029    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB18_X3Y8   design_1_i/caravel_0/inst/soc/core/RAM128/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y38  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X18Y38  design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       90.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             90.707ns  (required time - arrival time)
  Source:                 design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.063ns  (logic 0.670ns (9.486%)  route 6.393ns (90.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 102.726 - 100.000 ) 
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5090, routed)        1.647     2.941    design_1_i/output_pin_0/inst/control_s_axi_U/ap_clk
    SLICE_X38Y85         FDRE                                         r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/output_pin_0/inst/control_s_axi_U/int_outpin_ctrl_reg[0]/Q
                         net (fo=10, routed)          3.609     7.068    design_1_i/caravel_0/inst/soc/resetb
    SLICE_X58Y33         LUT4 (Prop_lut4_I3_O)        0.152     7.220 f  design_1_i/caravel_0/inst/soc/int_rst_i_1/O
                         net (fo=30, routed)          2.785    10.004    design_1_i/caravel_0/inst/housekeeping/wb_rst_i
    SLICE_X65Y20         FDCE                                         f  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5090, routed)        1.546   102.726    design_1_i/caravel_0/inst/housekeeping/clock
    SLICE_X65Y20         FDCE                                         r  design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]/C
                         clock pessimism              0.115   102.840    
                         clock uncertainty           -1.500   101.340    
    SLICE_X65Y20         FDCE (Recov_fdce_C_CLR)     -0.629   100.711    design_1_i/caravel_0/inst/housekeeping/wbbd_data_reg[0]
  -------------------------------------------------------------------
                         required time                        100.711    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 90.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/a_q_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.794ns  (logic 0.186ns (10.370%)  route 1.608ns (89.630%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.530ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5090, routed)        0.570     0.906    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X55Y26         FDRE                                         r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y26         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  design_1_i/caravel_0/inst/soc/core/la_oe_storage_reg[65]/Q
                         net (fo=2, routed)           0.781     1.828    design_1_i/caravel_0/inst/housekeeping/hkspi/a_q_reg[31][0]
    SLICE_X54Y33         LUT6 (Prop_lut6_I1_O)        0.045     1.873 f  design_1_i/caravel_0/inst/housekeeping/hkspi/mprj_en[36]_INST_0_i_1/O
                         net (fo=134, routed)         0.826     2.699    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/user_io_oeb[0]
    SLICE_X50Y33         FDCE                                         f  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/a_q_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5090, routed)        1.022     1.388    design_1_i/caravel_0/inst/soc/core/clock
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.444 r  design_1_i/caravel_0/inst/soc/core/a_q[31]_i_2/O
                         net (fo=1, routed)           0.239     1.683    design_1_i/caravel_0/inst/soc/core/CLK
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     1.712 r  design_1_i/caravel_0/inst/soc/core/CLK_BUFG_inst/O
                         net (fo=97, routed)          0.818     2.530    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/CLK
    SLICE_X50Y33         FDCE                                         r  design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/a_q_reg[23]/C
                         clock pessimism             -0.030     2.500    
    SLICE_X50Y33         FDCE (Remov_fdce_C_CLR)     -0.067     2.433    design_1_i/caravel_0/inst/mprj/mprj/seq_gcd/a_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.267    





