INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Assignment_1B/Assignment_1B.srcs/sources_1/new/Mux_8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Assignment_1B/Assignment_1B.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
