INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Shift_Register/Shift_Register.srcs/sources_1/new/Shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Shift_Register/Shift_Register.srcs/sim_2/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
