{
  "module_name": "marvell,pxa168.h",
  "hash_id": "e18db031785617d168fcc78e01a6e9d9e250c16b319e407f8ecc0b06ebdbffe2",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/marvell,pxa168.h",
  "human_readable_source": " \n#ifndef __DTS_MARVELL_PXA168_CLOCK_H\n#define __DTS_MARVELL_PXA168_CLOCK_H\n\n \n#define PXA168_CLK_CLK32\t\t1\n#define PXA168_CLK_VCTCXO\t\t2\n#define PXA168_CLK_PLL1\t\t\t3\n#define PXA168_CLK_PLL1_2\t\t8\n#define PXA168_CLK_PLL1_4\t\t9\n#define PXA168_CLK_PLL1_8\t\t10\n#define PXA168_CLK_PLL1_16\t\t11\n#define PXA168_CLK_PLL1_6\t\t12\n#define PXA168_CLK_PLL1_12\t\t13\n#define PXA168_CLK_PLL1_24\t\t14\n#define PXA168_CLK_PLL1_48\t\t15\n#define PXA168_CLK_PLL1_96\t\t16\n#define PXA168_CLK_PLL1_13\t\t17\n#define PXA168_CLK_PLL1_13_1_5\t\t18\n#define PXA168_CLK_PLL1_2_1_5\t\t19\n#define PXA168_CLK_PLL1_3_16\t\t20\n#define PXA168_CLK_PLL1_192\t\t21\n#define PXA168_CLK_PLL1_2_1_10\t\t22\n#define PXA168_CLK_PLL1_2_3_16\t\t23\n#define PXA168_CLK_UART_PLL\t\t27\n#define PXA168_CLK_USB_PLL\t\t28\n#define PXA168_CLK_CLK32_2\t\t50\n\n \n#define PXA168_CLK_TWSI0\t\t60\n#define PXA168_CLK_TWSI1\t\t61\n#define PXA168_CLK_TWSI2\t\t62\n#define PXA168_CLK_TWSI3\t\t63\n#define PXA168_CLK_GPIO\t\t\t64\n#define PXA168_CLK_KPC\t\t\t65\n#define PXA168_CLK_RTC\t\t\t66\n#define PXA168_CLK_PWM0\t\t\t67\n#define PXA168_CLK_PWM1\t\t\t68\n#define PXA168_CLK_PWM2\t\t\t69\n#define PXA168_CLK_PWM3\t\t\t70\n#define PXA168_CLK_UART0\t\t71\n#define PXA168_CLK_UART1\t\t72\n#define PXA168_CLK_UART2\t\t73\n#define PXA168_CLK_SSP0\t\t\t74\n#define PXA168_CLK_SSP1\t\t\t75\n#define PXA168_CLK_SSP2\t\t\t76\n#define PXA168_CLK_SSP3\t\t\t77\n#define PXA168_CLK_SSP4\t\t\t78\n#define PXA168_CLK_TIMER\t\t79\n\n \n#define PXA168_CLK_DFC\t\t\t100\n#define PXA168_CLK_SDH0\t\t\t101\n#define PXA168_CLK_SDH1\t\t\t102\n#define PXA168_CLK_SDH2\t\t\t103\n#define PXA168_CLK_USB\t\t\t104\n#define PXA168_CLK_SPH\t\t\t105\n#define PXA168_CLK_DISP0\t\t106\n#define PXA168_CLK_CCIC0\t\t107\n#define PXA168_CLK_CCIC0_PHY\t\t108\n#define PXA168_CLK_CCIC0_SPHY\t\t109\n#define PXA168_CLK_SDH3\t\t\t110\n#define PXA168_CLK_SDH01_AXI\t\t111\n#define PXA168_CLK_SDH23_AXI\t\t112\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}