# sv-memory-verification

A SystemVerilog-based verification environment for validating a memory interface using constrained random stimulus, mailbox communication, and event synchronization.

## ğŸ§  Project Overview

This project builds a simple yet powerful testbench to verify read/write operations to a memory block. It includes:

- **Transaction Class**
- **Generator**
- **Driver**
- **Monitors**
- **Scoreboard**
- **Interface**

## ğŸ—‚ Directory Structure

```text
sv-memory-verification/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ transaction.sv        # Defines transaction structure
â”‚   â”œâ”€â”€ generator.sv          # Randomizes and sends transactions
â”‚   â”œâ”€â”€ driver.sv             # Drives signals to DUT
â”‚   â”œâ”€â”€ monitor1.sv           # Captures pre-read signals
â”‚   â”œâ”€â”€ monitor2.sv           # Captures post-read signals
â”‚   â”œâ”€â”€ scoreboard.sv         # Verifies correctness
â”‚   â”œâ”€â”€ env.sv                # Environment connecting components
â”‚   â””â”€â”€ dut.sv                # Device Under Test
â”œâ”€â”€ testbench/
â”‚   â””â”€â”€ top_tb.sv             # Top-level testbench
â”œâ”€â”€ README.md
â””â”€â”€ .gitignore
```


## ğŸš€ How It Works

1. **Generator** â†’ mailbox â†’ **Driver**
2. **Driver** â†’ DUT via Interface
3. **Monitors** â†’ mailbox â†’ **Scoreboard**
4. **Scoreboard** checks output correctness

## âœ… Features

- Randomization
- Mailbox communication
- Signal monitoring
- DUT scorechecking

## ğŸ§ª Simulation

Run on:
- ModelSim / Questa
- Synopsys VCS
- Cadence Xcelium
- [EDA Playground](https://edaplayground.com/x/JAFn)

## ğŸ‘¨â€ğŸ’» Author

Mohd Akram Khan  
Design & Verification Trainee  
Jamia Millia Islamia

## ğŸ“„ License

MIT
