0.7
2020.2
May 22 2024
19:03:11
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/Btn_in/Btn_in_sim.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/Btn_in/HDL/BTN_IN.v,1729674474,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/Btn_in/HDL/BTN_IN_SIM.v,,BTN_IN,,,,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/Btn_in/HDL/BTN_IN_SIM.v,1729677357,verilog,,,,BTN_IN_SIM,,,,,,,,
