<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>libopencm3: usart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('usart_8h.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">usart.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;<a class="el" href="pac55xx_2memorymap_8h_source.html">libopencm3/pac55xx/memorymap.h</a>&gt;</code><br />
<code>#include &lt;<a class="el" href="common_8h_source.html">libopencm3/cm3/common.h</a>&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for usart.h:</div>
<div class="dyncontent">
<div class="center"><img src="usart_8h__incl.png" border="0" usemap="#ausart_8h" alt=""/></div>
<map name="ausart_8h" id="ausart_8h">
<area shape="rect" title=" " alt="" coords="152,5,219,32"/>
<area shape="rect" href="pac55xx_2memorymap_8h.html" title=" " alt="" coords="5,80,163,121"/>
<area shape="rect" href="common_8h.html" title=" " alt="" coords="187,87,389,114"/>
<area shape="rect" title=" " alt="" coords="202,169,273,196"/>
<area shape="rect" title=" " alt="" coords="297,169,380,196"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="usart_8h__dep__incl.png" border="0" usemap="#ausart_8hdep" alt=""/></div>
<map name="ausart_8hdep" id="ausart_8hdep">
<area shape="rect" title=" " alt="" coords="5,5,72,32"/>
<area shape="rect" href="usart_8c.html" title=" " alt="" coords="5,80,72,107"/>
</map>
</div>
</div>
<p><a href="usart_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab7b22f047c7265cae98ebb558ad2020c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gab7b22f047c7265cae98ebb558ad2020c">USART_RBR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0000)</td></tr>
<tr class="memdesc:gab7b22f047c7265cae98ebb558ad2020c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Buffer Register RO, only bits 7:0 used.  <a href="group__usart__registers.html#gab7b22f047c7265cae98ebb558ad2020c">More...</a><br /></td></tr>
<tr class="separator:gab7b22f047c7265cae98ebb558ad2020c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404dc51b6111fbd28041433c255dd452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga404dc51b6111fbd28041433c255dd452">USART_THR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0004)</td></tr>
<tr class="memdesc:ga404dc51b6111fbd28041433c255dd452"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit Holding Register WO, only bits 7:0 used.  <a href="group__usart__registers.html#ga404dc51b6111fbd28041433c255dd452">More...</a><br /></td></tr>
<tr class="separator:ga404dc51b6111fbd28041433c255dd452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dff09c31aeee7f5381722e020d7cc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga5dff09c31aeee7f5381722e020d7cc8d">USART_DLR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0008)</td></tr>
<tr class="memdesc:ga5dff09c31aeee7f5381722e020d7cc8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor Latch Register RW, default 0000 0001h, only bits 15:0 used.  <a href="group__usart__registers.html#ga5dff09c31aeee7f5381722e020d7cc8d">More...</a><br /></td></tr>
<tr class="separator:ga5dff09c31aeee7f5381722e020d7cc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943929c56d7cd97289f39a8fcb7549ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga943929c56d7cd97289f39a8fcb7549ad">USART_IER</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x000C)</td></tr>
<tr class="memdesc:ga943929c56d7cd97289f39a8fcb7549ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register RW, default 0000 0000h.  <a href="group__usart__registers.html#ga943929c56d7cd97289f39a8fcb7549ad">More...</a><br /></td></tr>
<tr class="separator:ga943929c56d7cd97289f39a8fcb7549ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae852eedebb14bd6fb92f25fe5e43f766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gae852eedebb14bd6fb92f25fe5e43f766">USART_IIR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0010)</td></tr>
<tr class="memdesc:gae852eedebb14bd6fb92f25fe5e43f766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Identification Register RO, default 0000 0001h.  <a href="group__usart__registers.html#gae852eedebb14bd6fb92f25fe5e43f766">More...</a><br /></td></tr>
<tr class="separator:gae852eedebb14bd6fb92f25fe5e43f766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd36288c245d15ba923a444200d5970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga0fd36288c245d15ba923a444200d5970">USART_FCR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0014)</td></tr>
<tr class="memdesc:ga0fd36288c245d15ba923a444200d5970"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register RW, default 0000 0000h.  <a href="group__usart__registers.html#ga0fd36288c245d15ba923a444200d5970">More...</a><br /></td></tr>
<tr class="separator:ga0fd36288c245d15ba923a444200d5970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e37b734cae664786a414318bed57b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga1e37b734cae664786a414318bed57b43">USART_LCR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0018)</td></tr>
<tr class="memdesc:ga1e37b734cae664786a414318bed57b43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line control Register RW, default 0000 0000h.  <a href="group__usart__registers.html#ga1e37b734cae664786a414318bed57b43">More...</a><br /></td></tr>
<tr class="separator:ga1e37b734cae664786a414318bed57b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba25f4afb264ba2443929fa2dbaa9bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#gaba25f4afb264ba2443929fa2dbaa9bf7">USART_LSR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0020)</td></tr>
<tr class="memdesc:gaba25f4afb264ba2443929fa2dbaa9bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Status Register RO, default 0000 0060h.  <a href="group__usart__registers.html#gaba25f4afb264ba2443929fa2dbaa9bf7">More...</a><br /></td></tr>
<tr class="separator:gaba25f4afb264ba2443929fa2dbaa9bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35528f00a6ecda610a8bffd856e10362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga35528f00a6ecda610a8bffd856e10362">USART_SCR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x0028)</td></tr>
<tr class="memdesc:ga35528f00a6ecda610a8bffd856e10362"><td class="mdescLeft">&#160;</td><td class="mdescRight">Scratch Pad Register RW, only bits 7:0 used.  <a href="group__usart__registers.html#ga35528f00a6ecda610a8bffd856e10362">More...</a><br /></td></tr>
<tr class="separator:ga35528f00a6ecda610a8bffd856e10362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d365594fb0250a5a253244169cf900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__registers.html#ga88d365594fb0250a5a253244169cf900">USART_EFR</a>(usart_base)&#160;&#160;&#160;<a class="el" href="common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>((usart_base) + 0x002C)</td></tr>
<tr class="memdesc:ga88d365594fb0250a5a253244169cf900"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enhanced Mode Register RW, default 0000 000h.  <a href="group__usart__registers.html#ga88d365594fb0250a5a253244169cf900">More...</a><br /></td></tr>
<tr class="separator:ga88d365594fb0250a5a253244169cf900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6282c30297f20a6ceeb3bdc868c12a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__ier__bits.html#ga6282c30297f20a6ceeb3bdc868c12a92">USART_IER_RLSIE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="memdesc:ga6282c30297f20a6ceeb3bdc868c12a92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX line status interrupt.  <a href="group__usart__ier__bits.html#ga6282c30297f20a6ceeb3bdc868c12a92">More...</a><br /></td></tr>
<tr class="separator:ga6282c30297f20a6ceeb3bdc868c12a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915daa2a40d9420bce81ee8d1ac6fd5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__ier__bits.html#ga915daa2a40d9420bce81ee8d1ac6fd5d">USART_IER_THRIE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="memdesc:ga915daa2a40d9420bce81ee8d1ac6fd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the TX Holding Empty interrupt.  <a href="group__usart__ier__bits.html#ga915daa2a40d9420bce81ee8d1ac6fd5d">More...</a><br /></td></tr>
<tr class="separator:ga915daa2a40d9420bce81ee8d1ac6fd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5163ec29031bed7615b51f0fb8c8b697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__ier__bits.html#ga5163ec29031bed7615b51f0fb8c8b697">USART_IER_RBRIE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:ga5163ec29031bed7615b51f0fb8c8b697"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the RX Buffer Register Interrupt.  <a href="group__usart__ier__bits.html#ga5163ec29031bed7615b51f0fb8c8b697">More...</a><br /></td></tr>
<tr class="separator:ga5163ec29031bed7615b51f0fb8c8b697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a052562cb8b1faef4eeb5c22233ee84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__iir__bits.html#ga3a052562cb8b1faef4eeb5c22233ee84">USART_IIR_INTSTATUS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:ga3a052562cb8b1faef4eeb5c22233ee84"><td class="mdescLeft">&#160;</td><td class="mdescRight">This bit is active low to indicate an interrupt is pending.  <a href="group__usart__iir__bits.html#ga3a052562cb8b1faef4eeb5c22233ee84">More...</a><br /></td></tr>
<tr class="separator:ga3a052562cb8b1faef4eeb5c22233ee84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b4792cf51f71a0cf937ce8b8c3d84fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__iir__bits.html#ga7b4792cf51f71a0cf937ce8b8c3d84fc">USART_IIR_TXEMPTY</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="memdesc:ga7b4792cf51f71a0cf937ce8b8c3d84fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX Holding Register Empty.  <a href="group__usart__iir__bits.html#ga7b4792cf51f71a0cf937ce8b8c3d84fc">More...</a><br /></td></tr>
<tr class="separator:ga7b4792cf51f71a0cf937ce8b8c3d84fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5877d84fca2eeedb5f798677854c8639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__iir__bits.html#ga5877d84fca2eeedb5f798677854c8639">USART_IIR_RXAVAIL</a>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="memdesc:ga5877d84fca2eeedb5f798677854c8639"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Data Available.  <a href="group__usart__iir__bits.html#ga5877d84fca2eeedb5f798677854c8639">More...</a><br /></td></tr>
<tr class="separator:ga5877d84fca2eeedb5f798677854c8639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2331ec76eeeabf665db7c5e18ad2590"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__iir__bits.html#gae2331ec76eeeabf665db7c5e18ad2590">USART_IIR_RXLINESTAT</a>&#160;&#160;&#160;(0x06)</td></tr>
<tr class="memdesc:gae2331ec76eeeabf665db7c5e18ad2590"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive Line Status.  <a href="group__usart__iir__bits.html#gae2331ec76eeeabf665db7c5e18ad2590">More...</a><br /></td></tr>
<tr class="separator:gae2331ec76eeeabf665db7c5e18ad2590"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2ff6630f685c0d49af0ff64a0a3afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__iir__bits.html#ga5d2ff6630f685c0d49af0ff64a0a3afe">USART_IIR_RXTIMEOUT</a>&#160;&#160;&#160;(0x0C)</td></tr>
<tr class="memdesc:ga5d2ff6630f685c0d49af0ff64a0a3afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive FIFO Character Time-out.  <a href="group__usart__iir__bits.html#ga5d2ff6630f685c0d49af0ff64a0a3afe">More...</a><br /></td></tr>
<tr class="separator:ga5d2ff6630f685c0d49af0ff64a0a3afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21f606f99fd11dbc5b9025951c846ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#gaa21f606f99fd11dbc5b9025951c846ee">USART_FCR_FIFOEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:gaa21f606f99fd11dbc5b9025951c846ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable both UART RX and TX FIFOs, must be set before writing rest of FCR.  <a href="group__usart__fcr__bits.html#gaa21f606f99fd11dbc5b9025951c846ee">More...</a><br /></td></tr>
<tr class="separator:gaa21f606f99fd11dbc5b9025951c846ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8b44b7bcf71aef1a299d7576d71d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#ga7d8b44b7bcf71aef1a299d7576d71d41">USART_FCR_RXFIFORST</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="memdesc:ga7d8b44b7bcf71aef1a299d7576d71d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO Reset.  <a href="group__usart__fcr__bits.html#ga7d8b44b7bcf71aef1a299d7576d71d41">More...</a><br /></td></tr>
<tr class="separator:ga7d8b44b7bcf71aef1a299d7576d71d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee6666a3acf016467e5fbc7af272825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#gaeee6666a3acf016467e5fbc7af272825">USART_FCR_TXFIFORST</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="memdesc:gaeee6666a3acf016467e5fbc7af272825"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO Reset.  <a href="group__usart__fcr__bits.html#gaeee6666a3acf016467e5fbc7af272825">More...</a><br /></td></tr>
<tr class="separator:gaeee6666a3acf016467e5fbc7af272825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ea1f5cd9c07b2904ad90ec639a914b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#ga68ea1f5cd9c07b2904ad90ec639a914b">USART_FCR_TXTL_MASK</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga68ea1f5cd9c07b2904ad90ec639a914b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4ab017fd6eafdbcfc49ecb5a6fdadeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#gaa4ab017fd6eafdbcfc49ecb5a6fdadeb">USART_FCR_TXTL_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gaa4ab017fd6eafdbcfc49ecb5a6fdadeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff881f0b5bda134042240887a607cc4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#gaff881f0b5bda134042240887a607cc4b">USART_FCR_TXTL</a>(txtl)&#160;&#160;&#160;(((txtl) &amp; <a class="el" href="group__usart__fcr__bits.html#ga68ea1f5cd9c07b2904ad90ec639a914b">USART_FCR_TXTL_MASK</a>) &lt;&lt; <a class="el" href="group__usart__fcr__bits.html#gaa4ab017fd6eafdbcfc49ecb5a6fdadeb">USART_FCR_TXTL_SHIFT</a>)</td></tr>
<tr class="memdesc:gaff881f0b5bda134042240887a607cc4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX Trigger Level.  <a href="group__usart__fcr__bits.html#gaff881f0b5bda134042240887a607cc4b">More...</a><br /></td></tr>
<tr class="separator:gaff881f0b5bda134042240887a607cc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aee43b5276528e4d9dd9b3905eeb2f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#ga8aee43b5276528e4d9dd9b3905eeb2f2">USART_FCR_RXTL_MASK</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga8aee43b5276528e4d9dd9b3905eeb2f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac99cdb7768ced8c3ce6fca53adfe4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#gaac99cdb7768ced8c3ce6fca53adfe4e9">USART_FCR_RXTL_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gaac99cdb7768ced8c3ce6fca53adfe4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60948983e0f620cc8179efb705da53a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#ga60948983e0f620cc8179efb705da53a2">USART_FCR_RXTL</a>(rxtl)&#160;&#160;&#160;(((rxtl) &amp; <a class="el" href="group__usart__fcr__bits.html#ga8aee43b5276528e4d9dd9b3905eeb2f2">USART_FCR_RXTL_MASK</a>) &lt;&lt; <a class="el" href="group__usart__fcr__bits.html#gaac99cdb7768ced8c3ce6fca53adfe4e9">USART_FCR_RXTL_SHIFT</a>)</td></tr>
<tr class="memdesc:ga60948983e0f620cc8179efb705da53a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Trigger Level.  <a href="group__usart__fcr__bits.html#ga60948983e0f620cc8179efb705da53a2">More...</a><br /></td></tr>
<tr class="separator:ga60948983e0f620cc8179efb705da53a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf1e2ea95845520e4bb6c931e389b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#ga5cf1e2ea95845520e4bb6c931e389b5d">USART_FIFO_TRIG_1CHAR</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ga5cf1e2ea95845520e4bb6c931e389b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b382ce76294cac5a6d11c31c1f56d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#ga5b382ce76294cac5a6d11c31c1f56d6c">USART_FIFO_TRIG_4CHAR</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ga5b382ce76294cac5a6d11c31c1f56d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fc60e5eda2783ff0ffe2ff581618352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#ga1fc60e5eda2783ff0ffe2ff581618352">USART_FIFO_TRIG_8CHAR</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ga1fc60e5eda2783ff0ffe2ff581618352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997547100313c9b148b5ca28685ba5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__fcr__bits.html#ga997547100313c9b148b5ca28685ba5ef">USART_FIFO_TRIG_14CHAR</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga997547100313c9b148b5ca28685ba5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1997cfc9b11f88aa501adbeebc6dd1e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga1997cfc9b11f88aa501adbeebc6dd1e3">USART_DATABITS_5</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga1997cfc9b11f88aa501adbeebc6dd1e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:WLS 5-bit character length.  <a href="group__usart__lcr__bits.html#ga1997cfc9b11f88aa501adbeebc6dd1e3">More...</a><br /></td></tr>
<tr class="separator:ga1997cfc9b11f88aa501adbeebc6dd1e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d07879ea8e69f224ec731e32d4b6392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga7d07879ea8e69f224ec731e32d4b6392">USART_DATABITS_6</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="memdesc:ga7d07879ea8e69f224ec731e32d4b6392"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:WLS 6-bit character length.  <a href="group__usart__lcr__bits.html#ga7d07879ea8e69f224ec731e32d4b6392">More...</a><br /></td></tr>
<tr class="separator:ga7d07879ea8e69f224ec731e32d4b6392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb9db8c747cc4385645873efb224ad1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#gabbb9db8c747cc4385645873efb224ad1">USART_DATABITS_7</a>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="memdesc:gabbb9db8c747cc4385645873efb224ad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:WLS 7-bit character length.  <a href="group__usart__lcr__bits.html#gabbb9db8c747cc4385645873efb224ad1">More...</a><br /></td></tr>
<tr class="separator:gabbb9db8c747cc4385645873efb224ad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045cf4f0785b68b3b7fe4e82f996699d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga045cf4f0785b68b3b7fe4e82f996699d">USART_DATABITS_8</a>&#160;&#160;&#160;(0x03)</td></tr>
<tr class="memdesc:ga045cf4f0785b68b3b7fe4e82f996699d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:WLS 8-bit character length.  <a href="group__usart__lcr__bits.html#ga045cf4f0785b68b3b7fe4e82f996699d">More...</a><br /></td></tr>
<tr class="separator:ga045cf4f0785b68b3b7fe4e82f996699d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga513279ad5b951ddfbc6035709b60cd4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga513279ad5b951ddfbc6035709b60cd4d">USART_PSELPEN_ODD</a>&#160;&#160;&#160;(0x01)</td></tr>
<tr class="memdesc:ga513279ad5b951ddfbc6035709b60cd4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:PSEL &amp; LCR:PEN Odd parity.  <a href="group__usart__lcr__bits.html#ga513279ad5b951ddfbc6035709b60cd4d">More...</a><br /></td></tr>
<tr class="separator:ga513279ad5b951ddfbc6035709b60cd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51bcdb8057ba3aca1d32e31e1fc87712"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga51bcdb8057ba3aca1d32e31e1fc87712">USART_PSELPEN_EVEN</a>&#160;&#160;&#160;(0x03)</td></tr>
<tr class="memdesc:ga51bcdb8057ba3aca1d32e31e1fc87712"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:PSEL &amp; LCR:PEN Even parity.  <a href="group__usart__lcr__bits.html#ga51bcdb8057ba3aca1d32e31e1fc87712">More...</a><br /></td></tr>
<tr class="separator:ga51bcdb8057ba3aca1d32e31e1fc87712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5a429690f3609891a0608bd12f9114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#gaef5a429690f3609891a0608bd12f9114">USART_PSELPEN_FORCE1</a>&#160;&#160;&#160;(0x05)</td></tr>
<tr class="memdesc:gaef5a429690f3609891a0608bd12f9114"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:PSEL &amp; LCR:PEN Force 1 stick parity.  <a href="group__usart__lcr__bits.html#gaef5a429690f3609891a0608bd12f9114">More...</a><br /></td></tr>
<tr class="separator:gaef5a429690f3609891a0608bd12f9114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga066b8ea3703515d6829e9ffd9f8cdda9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga066b8ea3703515d6829e9ffd9f8cdda9">USART_PSELPEN_FORCE0</a>&#160;&#160;&#160;(0x07)</td></tr>
<tr class="memdesc:ga066b8ea3703515d6829e9ffd9f8cdda9"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:PSEL &amp; LCR:PEN Force 0 stick parity.  <a href="group__usart__lcr__bits.html#ga066b8ea3703515d6829e9ffd9f8cdda9">More...</a><br /></td></tr>
<tr class="separator:ga066b8ea3703515d6829e9ffd9f8cdda9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4569ab183845329a50b5e4e00a7c3b09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga4569ab183845329a50b5e4e00a7c3b09">USART_PARITY_DISABLE</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga4569ab183845329a50b5e4e00a7c3b09"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:PSEL &amp; LCR:PEN Disable parity.  <a href="group__usart__lcr__bits.html#ga4569ab183845329a50b5e4e00a7c3b09">More...</a><br /></td></tr>
<tr class="separator:ga4569ab183845329a50b5e4e00a7c3b09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184f3e22cb30ea94b797b02e94e774a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga184f3e22cb30ea94b797b02e94e774a1">USART_PARITY_ODD</a>&#160;&#160;&#160;<a class="el" href="group__usart__lcr__bits.html#ga513279ad5b951ddfbc6035709b60cd4d">USART_PSELPEN_ODD</a></td></tr>
<tr class="memdesc:ga184f3e22cb30ea94b797b02e94e774a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:PSEL &amp; LCR:PEN Odd parity.  <a href="group__usart__lcr__bits.html#ga184f3e22cb30ea94b797b02e94e774a1">More...</a><br /></td></tr>
<tr class="separator:ga184f3e22cb30ea94b797b02e94e774a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7630824c78a39366b7e5b4c55996200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#gae7630824c78a39366b7e5b4c55996200">USART_PARITY_EVEN</a>&#160;&#160;&#160;<a class="el" href="group__usart__lcr__bits.html#ga51bcdb8057ba3aca1d32e31e1fc87712">USART_PSELPEN_EVEN</a></td></tr>
<tr class="memdesc:gae7630824c78a39366b7e5b4c55996200"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:PSEL &amp; LCR:PEN Even parity.  <a href="group__usart__lcr__bits.html#gae7630824c78a39366b7e5b4c55996200">More...</a><br /></td></tr>
<tr class="separator:gae7630824c78a39366b7e5b4c55996200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa8334a53a58361090fcdf1a0815a06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#gaaa8334a53a58361090fcdf1a0815a06b">USART_PARITY_FORCE1</a>&#160;&#160;&#160;<a class="el" href="group__usart__lcr__bits.html#gaef5a429690f3609891a0608bd12f9114">USART_PSELPEN_FORCE1</a></td></tr>
<tr class="memdesc:gaaa8334a53a58361090fcdf1a0815a06b"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:PSEL &amp; LCR:PEN Force 1 stick parity.  <a href="group__usart__lcr__bits.html#gaaa8334a53a58361090fcdf1a0815a06b">More...</a><br /></td></tr>
<tr class="separator:gaaa8334a53a58361090fcdf1a0815a06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e9b5e7cbfcba67ef536e9ab4e55526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga74e9b5e7cbfcba67ef536e9ab4e55526">USART_PARITY_FORCE0</a>&#160;&#160;&#160;<a class="el" href="group__usart__lcr__bits.html#ga066b8ea3703515d6829e9ffd9f8cdda9">USART_PSELPEN_FORCE0</a></td></tr>
<tr class="memdesc:ga74e9b5e7cbfcba67ef536e9ab4e55526"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:PSEL &amp; LCR:PEN Force 0 stick parity.  <a href="group__usart__lcr__bits.html#ga74e9b5e7cbfcba67ef536e9ab4e55526">More...</a><br /></td></tr>
<tr class="separator:ga74e9b5e7cbfcba67ef536e9ab4e55526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82aae3118e9cd59bb270c028e21c23b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga82aae3118e9cd59bb270c028e21c23b4">USART_STOPBITS_1</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ga82aae3118e9cd59bb270c028e21c23b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:SBS Use 1 stop bit.  <a href="group__usart__lcr__bits.html#ga82aae3118e9cd59bb270c028e21c23b4">More...</a><br /></td></tr>
<tr class="separator:ga82aae3118e9cd59bb270c028e21c23b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga801ea135499d893f584d1d1f0969a671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga801ea135499d893f584d1d1f0969a671">USART_STOPBITS_1P5</a>&#160;&#160;&#160;<a class="el" href="group__usart__lcr__bits.html#ga2e9c699bd2eea0dcc6b5ea670f7dba16">USART_LCR_SBS</a></td></tr>
<tr class="memdesc:ga801ea135499d893f584d1d1f0969a671"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:SBS Use 1.5 stop bit when databits is 5.  <a href="group__usart__lcr__bits.html#ga801ea135499d893f584d1d1f0969a671">More...</a><br /></td></tr>
<tr class="separator:ga801ea135499d893f584d1d1f0969a671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d022e62f55ceb7b5e03eea336b5c45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#gaf8d022e62f55ceb7b5e03eea336b5c45">USART_STOPBITS_2</a>&#160;&#160;&#160;<a class="el" href="group__usart__lcr__bits.html#ga2e9c699bd2eea0dcc6b5ea670f7dba16">USART_LCR_SBS</a></td></tr>
<tr class="memdesc:gaf8d022e62f55ceb7b5e03eea336b5c45"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:SBS Use 2 stop bits.  <a href="group__usart__lcr__bits.html#gaf8d022e62f55ceb7b5e03eea336b5c45">More...</a><br /></td></tr>
<tr class="separator:gaf8d022e62f55ceb7b5e03eea336b5c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955c68111b3bf3eabf22529d4b8024ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga955c68111b3bf3eabf22529d4b8024ab">USART_LCR_WLS_MASK</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ga955c68111b3bf3eabf22529d4b8024ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8305d76bf162ce7fc8552ba4d5193b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga8305d76bf162ce7fc8552ba4d5193b47">USART_LCR_WLS</a>(wls)&#160;&#160;&#160;((wls) &amp; <a class="el" href="group__usart__lcr__bits.html#ga955c68111b3bf3eabf22529d4b8024ab">USART_LCR_WLS_MASK</a>)</td></tr>
<tr class="memdesc:ga8305d76bf162ce7fc8552ba4d5193b47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length select: 5-8 databits.  <a href="group__usart__lcr__bits.html#ga8305d76bf162ce7fc8552ba4d5193b47">More...</a><br /></td></tr>
<tr class="separator:ga8305d76bf162ce7fc8552ba4d5193b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e9c699bd2eea0dcc6b5ea670f7dba16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga2e9c699bd2eea0dcc6b5ea670f7dba16">USART_LCR_SBS</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="memdesc:ga2e9c699bd2eea0dcc6b5ea670f7dba16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set LCR:SBS for 1.5 or 2 stop bits, Clear for 1 stop bit.  <a href="group__usart__lcr__bits.html#ga2e9c699bd2eea0dcc6b5ea670f7dba16">More...</a><br /></td></tr>
<tr class="separator:ga2e9c699bd2eea0dcc6b5ea670f7dba16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7722e92fdedb8c88a3250af0a72411c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga7722e92fdedb8c88a3250af0a72411c1">USART_LCR_PEN</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:ga7722e92fdedb8c88a3250af0a72411c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable parity checking.  <a href="group__usart__lcr__bits.html#ga7722e92fdedb8c88a3250af0a72411c1">More...</a><br /></td></tr>
<tr class="separator:ga7722e92fdedb8c88a3250af0a72411c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24b53d2116b96a6c7732197a5bc7323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#gad24b53d2116b96a6c7732197a5bc7323">USART_LCR_PSELPEN_MASK</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:gad24b53d2116b96a6c7732197a5bc7323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad386ff6d1e5c2a8bf67dcb52ce67988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#gaad386ff6d1e5c2a8bf67dcb52ce67988">USART_LCR_PSELPEN_SHIFT</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaad386ff6d1e5c2a8bf67dcb52ce67988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886bf5da81575947d94c3682a36e9085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga886bf5da81575947d94c3682a36e9085">USART_LCR_PSELPEN</a>(psel)&#160;&#160;&#160;(((psel) &amp; <a class="el" href="group__usart__lcr__bits.html#gad24b53d2116b96a6c7732197a5bc7323">USART_LCR_PSELPEN_MASK</a>) &lt;&lt; <a class="el" href="group__usart__lcr__bits.html#gaad386ff6d1e5c2a8bf67dcb52ce67988">USART_LCR_PSELPEN_SHIFT</a>)</td></tr>
<tr class="memdesc:ga886bf5da81575947d94c3682a36e9085"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR:PSEL and LCR:PEN control parity.  <a href="group__usart__lcr__bits.html#ga886bf5da81575947d94c3682a36e9085">More...</a><br /></td></tr>
<tr class="separator:ga886bf5da81575947d94c3682a36e9085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f33ac7b59501772cf762073e0cc49a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lcr__bits.html#ga25f33ac7b59501772cf762073e0cc49a">USART_LCR_BCON</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="memdesc:ga25f33ac7b59501772cf762073e0cc49a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break Control: Enabling this bit forces TX to logic 0.  <a href="group__usart__lcr__bits.html#ga25f33ac7b59501772cf762073e0cc49a">More...</a><br /></td></tr>
<tr class="separator:ga25f33ac7b59501772cf762073e0cc49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd28584f4bf3acbbbb22687623a7f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lsr__bits.html#ga9cd28584f4bf3acbbbb22687623a7f6b">USART_LSR_RDR</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ad4d43f8748b542bce39e18790f845ecc">BIT0</a></td></tr>
<tr class="memdesc:ga9cd28584f4bf3acbbbb22687623a7f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Data Ready.  <a href="group__usart__lsr__bits.html#ga9cd28584f4bf3acbbbb22687623a7f6b">More...</a><br /></td></tr>
<tr class="separator:ga9cd28584f4bf3acbbbb22687623a7f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca58aa7713ed8e6cc36ea620a8a54fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lsr__bits.html#gaeca58aa7713ed8e6cc36ea620a8a54fb">USART_LSR_OE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a601923eba46784638244c1ebf2622a2a">BIT1</a></td></tr>
<tr class="memdesc:gaeca58aa7713ed8e6cc36ea620a8a54fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun Error.  <a href="group__usart__lsr__bits.html#gaeca58aa7713ed8e6cc36ea620a8a54fb">More...</a><br /></td></tr>
<tr class="separator:gaeca58aa7713ed8e6cc36ea620a8a54fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0e377497861a764d972572c937d7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lsr__bits.html#gaeb0e377497861a764d972572c937d7bf">USART_LSR_PE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a9c9560bccccb00174801c728f1ed1399">BIT2</a></td></tr>
<tr class="memdesc:gaeb0e377497861a764d972572c937d7bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Error.  <a href="group__usart__lsr__bits.html#gaeb0e377497861a764d972572c937d7bf">More...</a><br /></td></tr>
<tr class="separator:gaeb0e377497861a764d972572c937d7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6d68d298b9919bf81d9dd765b6afe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lsr__bits.html#ga9f6d68d298b9919bf81d9dd765b6afe2">USART_LSR_FE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#a8e44574a8a8becc885b05f3bc367ef6a">BIT3</a></td></tr>
<tr class="memdesc:ga9f6d68d298b9919bf81d9dd765b6afe2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Framing Error.  <a href="group__usart__lsr__bits.html#ga9f6d68d298b9919bf81d9dd765b6afe2">More...</a><br /></td></tr>
<tr class="separator:ga9f6d68d298b9919bf81d9dd765b6afe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3294b5e0dc92c4d0c7f14f8becfaffd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lsr__bits.html#ga3294b5e0dc92c4d0c7f14f8becfaffd2">USART_LSR_BI</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:ga3294b5e0dc92c4d0c7f14f8becfaffd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break Interrupt.  <a href="group__usart__lsr__bits.html#ga3294b5e0dc92c4d0c7f14f8becfaffd2">More...</a><br /></td></tr>
<tr class="separator:ga3294b5e0dc92c4d0c7f14f8becfaffd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81f9413fa8a49f48eb908a8684d5c6ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lsr__bits.html#ga81f9413fa8a49f48eb908a8684d5c6ba">USART_LSR_THRE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#ae692bc3df48028ceb1ddc2534a993bb8">BIT5</a></td></tr>
<tr class="memdesc:ga81f9413fa8a49f48eb908a8684d5c6ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register Empty.  <a href="group__usart__lsr__bits.html#ga81f9413fa8a49f48eb908a8684d5c6ba">More...</a><br /></td></tr>
<tr class="separator:ga81f9413fa8a49f48eb908a8684d5c6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa304a43809e77e13e6d3fa2e7ad07f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lsr__bits.html#gafa304a43809e77e13e6d3fa2e7ad07f6">USART_LSR_TEMT</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#acc2d074401e2b6322ee8f03476c24677">BIT6</a></td></tr>
<tr class="memdesc:gafa304a43809e77e13e6d3fa2e7ad07f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Empty.  <a href="group__usart__lsr__bits.html#gafa304a43809e77e13e6d3fa2e7ad07f6">More...</a><br /></td></tr>
<tr class="separator:gafa304a43809e77e13e6d3fa2e7ad07f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cf8afe8d895f292d5d1b450fad935b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__lsr__bits.html#ga3cf8afe8d895f292d5d1b450fad935b0">USART_LSR_RXFE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa6b8f3261ae9e2e1043380c192f7b5f0">BIT7</a></td></tr>
<tr class="memdesc:ga3cf8afe8d895f292d5d1b450fad935b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error in RX FIFO.  <a href="group__usart__lsr__bits.html#ga3cf8afe8d895f292d5d1b450fad935b0">More...</a><br /></td></tr>
<tr class="separator:ga3cf8afe8d895f292d5d1b450fad935b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b6c2267002b9639dee9d19d4dd26d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PAC55xx__usart.html#ga31b6c2267002b9639dee9d19d4dd26d2">USART_TX_FIFO_DEPTH</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="memdesc:ga31b6c2267002b9639dee9d19d4dd26d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX FIFO depth.  <a href="group__PAC55xx__usart.html#ga31b6c2267002b9639dee9d19d4dd26d2">More...</a><br /></td></tr>
<tr class="separator:ga31b6c2267002b9639dee9d19d4dd26d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355bbe9b911405ab0f59d6abaca136d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PAC55xx__usart.html#ga355bbe9b911405ab0f59d6abaca136d5">USART_RX_FIFO_DETPH</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="memdesc:ga355bbe9b911405ab0f59d6abaca136d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX FIFO depth.  <a href="group__PAC55xx__usart.html#ga355bbe9b911405ab0f59d6abaca136d5">More...</a><br /></td></tr>
<tr class="separator:ga355bbe9b911405ab0f59d6abaca136d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc09b4ab20296f60c617574a3efcaf7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__PAC55xx__usart.html#gadc09b4ab20296f60c617574a3efcaf7e">USART_EFR_ENMODE</a>&#160;&#160;&#160;<a class="el" href="common_8h.html#aa731e0b6cf75f4e637ee88959315f5e4">BIT4</a></td></tr>
<tr class="memdesc:gadc09b4ab20296f60c617574a3efcaf7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Enhanced Mode to use TX and RX FIFO trigger level interrupts.  <a href="group__PAC55xx__usart.html#gadc09b4ab20296f60c617574a3efcaf7e">More...</a><br /></td></tr>
<tr class="separator:gadc09b4ab20296f60c617574a3efcaf7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga716a42b3192c7cd1fd4b587d508e6ce6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga716a42b3192c7cd1fd4b587d508e6ce6">usart_set_baudrate</a> (uint32_t usart, uint32_t baud)</td></tr>
<tr class="memdesc:ga716a42b3192c7cd1fd4b587d508e6ce6"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Set Baudrate The baud rate is computed assuming a peripheral clock of 150MHz.  <a href="group__usart__api.html#ga716a42b3192c7cd1fd4b587d508e6ce6">More...</a><br /></td></tr>
<tr class="separator:ga716a42b3192c7cd1fd4b587d508e6ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74df6855f061c7aa60ace3bdc65b89df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga74df6855f061c7aa60ace3bdc65b89df">usart_configure_lcr</a> (uint32_t usart, uint8_t data_bits, uint8_t stop_bits, uint8_t parity)</td></tr>
<tr class="memdesc:ga74df6855f061c7aa60ace3bdc65b89df"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART Configure Line Control Register This register sets the data bits, stop bits, and parity.  <a href="group__usart__api.html#ga74df6855f061c7aa60ace3bdc65b89df">More...</a><br /></td></tr>
<tr class="separator:ga74df6855f061c7aa60ace3bdc65b89df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf61a303e5b35621206fda8ddc2a5e91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gaaf61a303e5b35621206fda8ddc2a5e91">usart_break_enable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gaaf61a303e5b35621206fda8ddc2a5e91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Break Control Enables break control bit that forces TX pin to logic low.  <a href="group__usart__api.html#gaaf61a303e5b35621206fda8ddc2a5e91">More...</a><br /></td></tr>
<tr class="separator:gaaf61a303e5b35621206fda8ddc2a5e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b0540a41f8ef65c7633499330aa361"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gad6b0540a41f8ef65c7633499330aa361">usart_break_disable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gad6b0540a41f8ef65c7633499330aa361"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Break Control Disables break control bit that forces TX pin to logic low.  <a href="group__usart__api.html#gad6b0540a41f8ef65c7633499330aa361">More...</a><br /></td></tr>
<tr class="separator:gad6b0540a41f8ef65c7633499330aa361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40da3179aeaf18c9dbc28fc9a1bf531c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga40da3179aeaf18c9dbc28fc9a1bf531c">usart_enhanced_enable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga40da3179aeaf18c9dbc28fc9a1bf531c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Enhanced Mode Enable enhanced mode to generate interrupts when FIFO thresholds in FCR are reached.  <a href="group__usart__api.html#ga40da3179aeaf18c9dbc28fc9a1bf531c">More...</a><br /></td></tr>
<tr class="separator:ga40da3179aeaf18c9dbc28fc9a1bf531c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8be8f7f20360c0601097d07bdf4e578"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gac8be8f7f20360c0601097d07bdf4e578">usart_enhanced_disable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gac8be8f7f20360c0601097d07bdf4e578"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Enhanced Mode Disable enhanced mode to generate interrupts when FIFO thresholds in FCR are reached.  <a href="group__usart__api.html#gac8be8f7f20360c0601097d07bdf4e578">More...</a><br /></td></tr>
<tr class="separator:gac8be8f7f20360c0601097d07bdf4e578"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40291714a88d5dbefaf80decaf34c453"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga40291714a88d5dbefaf80decaf34c453">usart_set_fifo_depth</a> (uint32_t usart, uint8_t tx_depth, uint8_t rx_depth)</td></tr>
<tr class="memdesc:ga40291714a88d5dbefaf80decaf34c453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the TX and RX FIFO depth.  <a href="group__usart__api.html#ga40291714a88d5dbefaf80decaf34c453">More...</a><br /></td></tr>
<tr class="separator:ga40291714a88d5dbefaf80decaf34c453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga736a880afb2be864871b2836657831e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga736a880afb2be864871b2836657831e9">usart_send</a> (uint32_t usart, uint8_t data)</td></tr>
<tr class="memdesc:ga736a880afb2be864871b2836657831e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write byte to TX FIFO.  <a href="group__usart__api.html#ga736a880afb2be864871b2836657831e9">More...</a><br /></td></tr>
<tr class="separator:ga736a880afb2be864871b2836657831e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28330e1568029bd30aefe59554f3d6ea"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga28330e1568029bd30aefe59554f3d6ea">usart_recv</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga28330e1568029bd30aefe59554f3d6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read byte from the RX FIFO.  <a href="group__usart__api.html#ga28330e1568029bd30aefe59554f3d6ea">More...</a><br /></td></tr>
<tr class="separator:ga28330e1568029bd30aefe59554f3d6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910b36a1d17590e9a12ab87c61275437"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga910b36a1d17590e9a12ab87c61275437">usart_enable_rx_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga910b36a1d17590e9a12ab87c61275437"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX Interrupts Enable both the Receive Data Available and Character Timeout interrupts.  <a href="group__usart__api.html#ga910b36a1d17590e9a12ab87c61275437">More...</a><br /></td></tr>
<tr class="separator:ga910b36a1d17590e9a12ab87c61275437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga709361bc6862187f53a4673508e10178"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga709361bc6862187f53a4673508e10178">usart_disable_rx_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga709361bc6862187f53a4673508e10178"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX Interrupts Disable both the Receive Data Available and Character Timeout interrupts.  <a href="group__usart__api.html#ga709361bc6862187f53a4673508e10178">More...</a><br /></td></tr>
<tr class="separator:ga709361bc6862187f53a4673508e10178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2b2b838e5bef63e2ae0c6b3e98684b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga2b2b2b838e5bef63e2ae0c6b3e98684b">usart_enable_tx_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga2b2b2b838e5bef63e2ae0c6b3e98684b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable TX Interrupt Enable the TX Holding Register Empty interrupt.  <a href="group__usart__api.html#ga2b2b2b838e5bef63e2ae0c6b3e98684b">More...</a><br /></td></tr>
<tr class="separator:ga2b2b2b838e5bef63e2ae0c6b3e98684b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae201b528891b97d83a92df7b9c18b2ae"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gae201b528891b97d83a92df7b9c18b2ae">usart_disable_tx_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gae201b528891b97d83a92df7b9c18b2ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable TX Interrupt Disable the TX Holding Register Empty interrupt.  <a href="group__usart__api.html#gae201b528891b97d83a92df7b9c18b2ae">More...</a><br /></td></tr>
<tr class="separator:gae201b528891b97d83a92df7b9c18b2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151ac3a027f45b8923262bb3fb6ae1fe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga151ac3a027f45b8923262bb3fb6ae1fe">usart_enable_rls_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga151ac3a027f45b8923262bb3fb6ae1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RX Line Status Interrupt Enable the RX Line Status interrupt.  <a href="group__usart__api.html#ga151ac3a027f45b8923262bb3fb6ae1fe">More...</a><br /></td></tr>
<tr class="separator:ga151ac3a027f45b8923262bb3fb6ae1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41093e680b720bfdab3876a7948d74e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gac41093e680b720bfdab3876a7948d74e">usart_disable_rls_interrupt</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gac41093e680b720bfdab3876a7948d74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RX Line Status Interrupt Disable the RX Line Status interrupt.  <a href="group__usart__api.html#gac41093e680b720bfdab3876a7948d74e">More...</a><br /></td></tr>
<tr class="separator:gac41093e680b720bfdab3876a7948d74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16db74e2442dc5c7c08049f8a409e6ca"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga16db74e2442dc5c7c08049f8a409e6ca">usart_fifo_enable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga16db74e2442dc5c7c08049f8a409e6ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable FIFOs Enable both TX and RX FIFOs.  <a href="group__usart__api.html#ga16db74e2442dc5c7c08049f8a409e6ca">More...</a><br /></td></tr>
<tr class="separator:ga16db74e2442dc5c7c08049f8a409e6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa96c2ad992693c171887f765e45d2891"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#gaa96c2ad992693c171887f765e45d2891">usart_fifo_disable</a> (uint32_t usart)</td></tr>
<tr class="memdesc:gaa96c2ad992693c171887f765e45d2891"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFOs Disable both TX and RX FIFOs.  <a href="group__usart__api.html#gaa96c2ad992693c171887f765e45d2891">More...</a><br /></td></tr>
<tr class="separator:gaa96c2ad992693c171887f765e45d2891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6652de223c2e14531e8e48fffa6f198f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga6652de223c2e14531e8e48fffa6f198f">usart_clear_tx_fifo</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga6652de223c2e14531e8e48fffa6f198f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the TX FIFO Clears the TX FIFO.  <a href="group__usart__api.html#ga6652de223c2e14531e8e48fffa6f198f">More...</a><br /></td></tr>
<tr class="separator:ga6652de223c2e14531e8e48fffa6f198f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b32f00477051c244429ba46fef97668"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__usart__api.html#ga8b32f00477051c244429ba46fef97668">usart_clear_rx_fifo</a> (uint32_t usart)</td></tr>
<tr class="memdesc:ga8b32f00477051c244429ba46fef97668"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RX FIFO Clears the RX FIFO.  <a href="group__usart__api.html#ga8b32f00477051c244429ba46fef97668">More...</a><br /></td></tr>
<tr class="separator:ga8b32f00477051c244429ba46fef97668"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_6a7820b97a7704ff85bcff20dea7ce23.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_86fe0996b7ca055fd6fffb1bf7ab9fe6.html">pac55xx</a></li><li class="navelem"><a class="el" href="usart_8h.html">usart.h</a></li>
    <li class="footer">Generated on Tue Mar 7 2023 16:13:13 for libopencm3 by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
