$date
	Wed Apr  3 12:41:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Logical_op_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var reg 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1$
1"
#40
0$
1#
0"
#60
1!
1$
1"
#80
