Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Tue Jul 14 13:19:53 2020
| Host         : LAPTOP-5NTBTHR8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/goertzel_algorithm_simpler_timing_routed.rpt
| Design       : goertzel_algorithm_simpler
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.271        0.000                      0                 2470        0.127        0.000                      0                 2470        4.020        0.000                       0                  1076  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.271        0.000                      0                 2470        0.127        0.000                      0                 2470        4.020        0.000                       0                  1076  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.271ns  (required time - arrival time)
  Source:                 aux_array_V_U/mOutPtr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_reg_826_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 3.242ns (48.672%)  route 3.419ns (51.328%))
  Logic Levels:           12  (CARRY4=8 LUT2=1 LUT3=1 LUT4=1 SRL16E=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1075, unset)         1.681     1.681    aux_array_V_U/ap_clk
    SLICE_X31Y76         FDSE                                         r  aux_array_V_U/mOutPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDSE (Prop_fdse_C_Q)         0.419     2.100 r  aux_array_V_U/mOutPtr_reg[2]/Q
                         net (fo=5, routed)           0.715     2.815    aux_array_V_U/U_fifo_w32_d4_A_shiftReg/Q[2]
    SLICE_X30Y76         LUT2 (Prop_lut2_I0_O)        0.332     3.147 r  aux_array_V_U/U_fifo_w32_d4_A_shiftReg/SRL_SIG_reg[4][0]_srl5_i_5__0/O
                         net (fo=32, routed)          1.315     4.462    aux_array_V_U/U_fifo_w32_d4_A_shiftReg/SRL_SIG_reg[4][0]_srl5_i_5__0_n_3
    SLICE_X32Y76         SRL16E (Prop_srl16e_A2_Q)    0.384     4.846 r  aux_array_V_U/U_fifo_w32_d4_A_shiftReg/SRL_SIG_reg[4][6]_srl5/Q
                         net (fo=2, routed)           0.967     5.813    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/out[6]
    SLICE_X37Y76         LUT3 (Prop_lut3_I2_O)        0.361     6.174 r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__8_i_1/O
                         net (fo=2, routed)           0.422     6.596    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__8_i_1_n_3
    SLICE_X37Y76         LUT4 (Prop_lut4_I3_O)        0.327     6.923 r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__8_i_5/O
                         net (fo=1, routed)           0.000     6.923    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__8_i_5_n_3
    SLICE_X37Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.324 r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__8/CO[3]
                         net (fo=1, routed)           0.000     7.324    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__8_n_3
    SLICE_X37Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.438 r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__9/CO[3]
                         net (fo=1, routed)           0.000     7.438    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__9_n_3
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.552 r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__10/CO[3]
                         net (fo=1, routed)           0.000     7.552    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__10_n_3
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.666 r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__11/CO[3]
                         net (fo=1, routed)           0.000     7.666    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__11_n_3
    SLICE_X37Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__12/CO[3]
                         net (fo=1, routed)           0.000     7.780    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__12_n_3
    SLICE_X37Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.894 r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__13/CO[3]
                         net (fo=1, routed)           0.000     7.894    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__13_n_3
    SLICE_X37Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.008 r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__14/CO[3]
                         net (fo=1, routed)           0.000     8.008    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__14_n_3
    SLICE_X37Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.342 r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2__0_carry__15/O[1]
                         net (fo=1, routed)           0.000     8.342    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_fu_282_p2[97]
    SLICE_X37Y83         FDRE                                         r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_reg_826_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1075, unset)         1.471    11.471    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/ap_clk
    SLICE_X37Y83         FDRE                                         r  Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_reg_826_reg[97]/C
                         clock pessimism              0.115    11.586    
                         clock uncertainty           -0.035    11.551    
    SLICE_X37Y83         FDRE (Setup_fdre_C_D)        0.062    11.613    Loop_g1_proc_U0/grp_goertzelInterno_simp_fu_79/p_Val2_7_reg_826_reg[97]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -8.342    
  -------------------------------------------------------------------
                         slack                                  3.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 start_for_Loop_g1g8j_U/mOutPtr_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_for_Loop_g1g8j_U/internal_full_n_reg/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1075, unset)         0.568     0.568    start_for_Loop_g1g8j_U/ap_clk
    SLICE_X31Y81         FDSE                                         r  start_for_Loop_g1g8j_U/mOutPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDSE (Prop_fdse_C_Q)         0.141     0.709 r  start_for_Loop_g1g8j_U/mOutPtr_reg[1]/Q
                         net (fo=3, routed)           0.076     0.785    start_for_Loop_g1g8j_U/mOutPtr_reg_n_3_[1]
    SLICE_X30Y81         LUT6 (Prop_lut6_I1_O)        0.045     0.830 r  start_for_Loop_g1g8j_U/internal_full_n_i_1__3/O
                         net (fo=1, routed)           0.000     0.830    start_for_Loop_g1g8j_U/internal_full_n_i_1__3_n_3
    SLICE_X30Y81         FDRE                                         r  start_for_Loop_g1g8j_U/internal_full_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1075, unset)         0.834     0.834    start_for_Loop_g1g8j_U/ap_clk
    SLICE_X30Y81         FDRE                                         r  start_for_Loop_g1g8j_U/internal_full_n_reg/C
                         clock pessimism             -0.252     0.582    
    SLICE_X30Y81         FDRE (Hold_fdre_C_D)         0.121     0.703    start_for_Loop_g1g8j_U/internal_full_n_reg
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.830    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15  devuelveAuxArray_U0/arrayAuxiliar_V_U/devuelveAuxArray_bkb_ram_U/ram_reg_0/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y76  aux_array_V_U/U_fifo_w32_d4_A_shiftReg/SRL_SIG_reg[4][0]_srl5/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X32Y78  aux_array_V_U/U_fifo_w32_d4_A_shiftReg/SRL_SIG_reg[4][10]_srl5/CLK



