# 16-bit-RISC-CPU
16-bit semi-RISC CPU on the Cyclone IV EP4CE115F29C7 FPGA using the Altera DE2-115 Development Board. Uses a Harvard-based Load/Store type architecture 
Specs:
  32-bit External Data Bus
  16-bit Instruction Bus
  8-bit Memory Bus w/ 256B of instruction memory
  
  
