#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 10 07:56:03 2017
# Process ID: 5280
# Current directory: C:/axis_tut/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5980 C:\axis_tut\project_1\project_1.xpr
# Log file: C:/axis_tut/project_1/vivado.log
# Journal file: C:/axis_tut/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/axis_tut/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 773.887 ; gain = 193.680
create_peripheral xilinx.com user inverse_color_new 1.0 -dir C:/axis_tut/ip_repo
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:inverse_color_new:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:inverse_color_new:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:inverse_color_new:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:inverse_color_new:1.0]
set_property  ip_repo_paths  {C:/axis_tut/ip_repo/inverse_color_new_1.0 C:/axis_tut/ip_repo/inverse_color_1.0 C:/axis_tut/ip_repo/inverse_color_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_inverse_color_new_v1_0 -directory C:/axis_tut/ip_repo c:/axis_tut/ip_repo/inverse_color_new_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_new_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 811.391 ; gain = 20.883
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
remove_files {c:/axis_tut/ip_repo/inverse_color_new_1.0/hdl/inverse_color_new_v1_0_M00_AXIS.vhd c:/axis_tut/ip_repo/inverse_color_new_1.0/hdl/inverse_color_new_v1_0_S00_AXIS.vhd}
add_files -norecurse C:/axis_tut/project_1/project_1.srcs/sources_1/new/inverse_color.vhd
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/axis_tut/ip_repo/edit_inverse_color_new_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 08:01:34 2017...
create_peripheral xilinx.com user inverse_color 1.0 -dir C:/axis_tut/ip_repo
add_peripheral_interface S00_AXIS -interface_mode slave -axi_type stream [ipx::find_open_core xilinx.com:user:inverse_color:1.0]
add_peripheral_interface M00_AXIS -interface_mode master -axi_type stream [ipx::find_open_core xilinx.com:user:inverse_color:1.0]
generate_peripheral [ipx::find_open_core xilinx.com:user:inverse_color:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:inverse_color:1.0]
set_property  ip_repo_paths  {C:/axis_tut/ip_repo/inverse_color_1.0 C:/axis_tut/ip_repo/inverse_color_new_1.0 C:/axis_tut/ip_repo/inverse_color_1.0 C:/axis_tut/ip_repo/inverse_color_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/axis_tut/ip_repo/inverse_color_new_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
ipx::edit_ip_in_project -upgrade true -name edit_inverse_color_v1_0 -directory C:/axis_tut/ip_repo c:/axis_tut/ip_repo/inverse_color_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/axis_tut/ip_repo/inverse_color_new_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 877.605 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
remove_files {c:/axis_tut/ip_repo/inverse_color_1.0/hdl/inverse_color_v1_0_M00_AXIS.vhd c:/axis_tut/ip_repo/inverse_color_1.0/hdl/inverse_color_v1_0_S00_AXIS.vhd}
file mkdir C:/axis_tut/ip_repo/edit_inverse_color_v1_0.srcs/sources_1/new
close [ open c:/axis_tut/ip_repo/edit_inverse_color_v1_0.srcs/sources_1/new/inverse_color.vhd w ]
add_files c:/axis_tut/ip_repo/edit_inverse_color_v1_0.srcs/sources_1/new/inverse_color.vhd
update_compile_order -fileset sources_1
current_project project_1
current_project edit_inverse_color_v1_0
update_compile_order -fileset sources_1
remove_files c:/axis_tut/ip_repo/edit_inverse_color_v1_0.srcs/sources_1/new/inverse_color.vhd
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
add_files -norecurse C:/axis_tut/project_1/project_1.srcs/sources_1/new/inverse_color.vhd
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/axis_tut/project_1/project_1.srcs/sources_1/new/inverse_color.vhd" into library xil_defaultlib [C:/axis_tut/project_1/project_1.srcs/sources_1/new/inverse_color.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "c:/axis_tut/ip_repo/inverse_color_1.0/hdl/inverse_color_v1_0.vhd" into library xil_defaultlib [c:/axis_tut/ip_repo/inverse_color_1.0/hdl/inverse_color_v1_0.vhd:1]
[Mon Apr 10 08:05:56 2017] Launched synth_1...
Run output will be captured here: c:/axis_tut/ip_repo/edit_inverse_color_v1_0.runs/synth_1/runme.log
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ERROR: [Common 17-39] 'ipx::merge_project_changes' failed due to earlier errors.
ipx::remove_bus_interface M00_AXIS_CLK [ipx::current_core]
ipx::remove_bus_interface M00_AXIS_RST [ipx::current_core]
ipx::remove_bus_interface S00_AXIS_CLK [ipx::current_core]
ipx::remove_bus_interface S00_AXIS_RST [ipx::current_core]
ipx::package_project -root_dir C:/axis_tut/ip_repo/inverse_color_1.0 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-2228] Inferred bus interface "m00_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "s00_axis" of definition type "xilinx.com:interface:axis:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aresetn" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aclk" of definition type "xilinx.com:signal:clock:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aresetn" of definition type "xilinx.com:signal:reset:1.0".
INFO: [IP_Flow 19-2228] Inferred bus interface "aclk" of definition type "xilinx.com:signal:clock:1.0".
ipx::unload_core c:/axis_tut/ip_repo/inverse_color_1.0/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/axis_tut/ip_repo/inverse_color_1.0 c:/axis_tut/ip_repo/inverse_color_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/axis_tut/ip_repo/inverse_color_new_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/axis_tut/ip_repo/inverse_color_1.0/tmp_edit_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 08:10:09 2017...
update_ip_catalog -rebuild -repo_path c:/axis_tut/ip_repo/inverse_color_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'
ipx::package_project -root_dir C:/axis_tut/ip_repo/inverse_color_1.0 -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false
CRITICAL WARNING: [filemgmt 20-742] The top module "inverse_color_v1_0" specified for this project can not be validated. The current project is using automatic hierarchy update mode, and hence a new suitable replacement top will be automatically selected. If this is not desired, please change the hierarchy update mode to one of the manual compile order modes first, and then set top to any desired value.
Resolution: To switch to manual update order go to the Sources view, right-click on any node in the hierarchy and in the context menu select: 'Hierarchy Update' option 'No Update' or run the following Tcl Command: set_property source_mgmt_mode None [current_project] (which is the Manual Compile Order mode).
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'c:/axis_tut/ip_repo/inverse_color_1.0/hdl/inverse_color_v1_0.vhd'.
INFO: [IP_Flow 19-2228] Inferred bus interface "clk" of definition type "xilinx.com:signal:clock:1.0".
ipx::unload_core c:/axis_tut/ip_repo/inverse_color_1.0/component.xml
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory C:/axis_tut/ip_repo/inverse_color_1.0 c:/axis_tut/ip_repo/inverse_color_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/axis_tut/ip_repo/inverse_color_new_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/axis_tut/ip_repo/inverse_color_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/axis_tut/ip_repo/inverse_color_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project edit_inverse_color_v1_0
update_compile_order -fileset sources_1
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
current_project tmp_edit_project
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/axis_tut/ip_repo/inverse_color_1.0/tmp_edit_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 08:11:13 2017...
close_project
****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source c:/axis_tut/ip_repo/edit_inverse_color_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 10 08:12:11 2017...
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 10 08:18:02 2017...
