// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _crypto_sign_keypair_HH_
#define _crypto_sign_keypair_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gf31_nrand_schar.h"
#include "gf31_nrand.h"
#include "keccak_squeezeblocks.h"
#include "randombytes.h"
#include "MQ.h"
#include "keccak_absorb.h"
#include "vgf31_unique.h"
#include "dataflow_parent_loop_1.h"
#include "gf31_nrand_schar_g8j.h"
#include "gf31_nrand_schar_hbi.h"
#include "crypto_sign_keypaocq.h"
#include "crypto_sign_keypapcA.h"
#include "crypto_sign_keypaqcK.h"
#include "crypto_sign_keyparcU.h"

namespace ap_rtl {

struct crypto_sign_keypair : public sc_module {
    // Port declarations 38
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<6> > pk_address0;
    sc_out< sc_logic > pk_ce0;
    sc_out< sc_logic > pk_we0;
    sc_out< sc_lv<8> > pk_d0;
    sc_in< sc_lv<8> > pk_q0;
    sc_out< sc_lv<4> > sk_address0;
    sc_out< sc_logic > sk_ce0;
    sc_out< sc_logic > sk_we0;
    sc_out< sc_lv<8> > sk_d0;
    sc_in< sc_lv<8> > sk_q0;
    sc_out< sc_lv<4> > DRBG_ctx_V_address0;
    sc_out< sc_logic > DRBG_ctx_V_ce0;
    sc_out< sc_logic > DRBG_ctx_V_we0;
    sc_out< sc_lv<8> > DRBG_ctx_V_d0;
    sc_in< sc_lv<8> > DRBG_ctx_V_q0;
    sc_out< sc_lv<4> > DRBG_ctx_V_address1;
    sc_out< sc_logic > DRBG_ctx_V_ce1;
    sc_out< sc_logic > DRBG_ctx_V_we1;
    sc_out< sc_lv<8> > DRBG_ctx_V_d1;
    sc_in< sc_lv<8> > DRBG_ctx_V_q1;
    sc_out< sc_lv<5> > DRBG_ctx_Key_address0;
    sc_out< sc_logic > DRBG_ctx_Key_ce0;
    sc_out< sc_logic > DRBG_ctx_Key_we0;
    sc_out< sc_lv<8> > DRBG_ctx_Key_d0;
    sc_in< sc_lv<8> > DRBG_ctx_Key_q0;
    sc_out< sc_lv<5> > DRBG_ctx_Key_address1;
    sc_out< sc_logic > DRBG_ctx_Key_ce1;
    sc_in< sc_lv<8> > DRBG_ctx_Key_q1;
    sc_in< sc_lv<32> > DRBG_ctx_reseed_counter_i;
    sc_out< sc_lv<32> > DRBG_ctx_reseed_counter_o;
    sc_out< sc_logic > DRBG_ctx_reseed_counter_o_ap_vld;
    sc_out< sc_lv<32> > ap_return;
    sc_signal< sc_lv<16> > ap_var_for_const0;
    sc_signal< sc_lv<8> > ap_var_for_const1;


    // Module declarations
    crypto_sign_keypair(sc_module_name name);
    SC_HAS_PROCESS(crypto_sign_keypair);

    ~crypto_sign_keypair();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    gf31_nrand_schar_g8j* s_U;
    gf31_nrand_schar_hbi* d_i_U;
    crypto_sign_keypaocq* F_U;
    crypto_sign_keypapcA* skbuf_U;
    crypto_sign_keypaqcK* sk_gf31_U;
    crypto_sign_keyparcU* pk_gf31_U;
    gf31_nrand_schar* grp_gf31_nrand_schar_fu_297;
    gf31_nrand* grp_gf31_nrand_fu_306;
    keccak_squeezeblocks* grp_keccak_squeezeblocks_fu_314;
    randombytes* grp_randombytes_fu_322;
    MQ* grp_MQ_fu_338;
    keccak_absorb* grp_keccak_absorb_fu_345;
    vgf31_unique* grp_vgf31_unique_fu_352;
    dataflow_parent_loop_1* grp_dataflow_parent_loop_1_fu_357;
    sc_signal< sc_lv<19> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<5> > loop_0_reg_252;
    sc_signal< sc_lv<5> > i_fu_377_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<64> > zext_ln405_fu_383_p1;
    sc_signal< sc_lv<64> > zext_ln405_reg_614;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > icmp_ln405_fu_388_p2;
    sc_signal< sc_lv<6> > i_12_fu_394_p2;
    sc_signal< sc_lv<6> > i_12_reg_623;
    sc_signal< sc_lv<1> > icmp_ln80_fu_400_p2;
    sc_signal< sc_lv<1> > icmp_ln80_reg_633;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<5> > loop_fu_406_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > zext_ln81_fu_412_p1;
    sc_signal< sc_lv<64> > zext_ln81_reg_642;
    sc_signal< sc_lv<6> > j_fu_428_p2;
    sc_signal< sc_lv<6> > j_reg_662;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<1> > tmp_7_fu_434_p3;
    sc_signal< sc_lv<1> > tmp_7_reg_667;
    sc_signal< sc_lv<1> > icmp_ln131_fu_422_p2;
    sc_signal< sc_lv<6> > pk_addr_1_reg_671;
    sc_signal< sc_lv<8> > add_ln134_1_fu_461_p2;
    sc_signal< sc_lv<8> > add_ln134_1_reg_676;
    sc_signal< sc_lv<32> > d_fu_483_p2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<8> > trunc_ln138_1_fu_543_p1;
    sc_signal< sc_lv<8> > trunc_ln138_1_reg_691;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<6> > pk_addr_2_reg_697;
    sc_signal< sc_lv<32> > d_1_fu_563_p2;
    sc_signal< sc_lv<32> > d_1_reg_707;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<5> > s_address0;
    sc_signal< sc_logic > s_ce0;
    sc_signal< sc_logic > s_we0;
    sc_signal< sc_lv<64> > s_d0;
    sc_signal< sc_lv<64> > s_q0;
    sc_signal< sc_logic > s_ce1;
    sc_signal< sc_logic > s_we1;
    sc_signal< sc_lv<64> > s_q1;
    sc_signal< sc_lv<8> > d_i_address0;
    sc_signal< sc_logic > d_i_ce0;
    sc_signal< sc_logic > d_i_we0;
    sc_signal< sc_lv<8> > d_i_q0;
    sc_signal< sc_logic > d_i_ce1;
    sc_signal< sc_logic > d_i_we1;
    sc_signal< sc_lv<16> > F_address0;
    sc_signal< sc_logic > F_ce0;
    sc_signal< sc_logic > F_we0;
    sc_signal< sc_lv<5> > F_q0;
    sc_signal< sc_logic > F_ce1;
    sc_signal< sc_lv<5> > F_q1;
    sc_signal< sc_lv<5> > skbuf_address0;
    sc_signal< sc_logic > skbuf_ce0;
    sc_signal< sc_logic > skbuf_we0;
    sc_signal< sc_lv<8> > skbuf_q0;
    sc_signal< sc_lv<6> > sk_gf31_address0;
    sc_signal< sc_logic > sk_gf31_ce0;
    sc_signal< sc_logic > sk_gf31_we0;
    sc_signal< sc_lv<5> > sk_gf31_q0;
    sc_signal< sc_logic > sk_gf31_ce1;
    sc_signal< sc_lv<5> > sk_gf31_q1;
    sc_signal< sc_lv<6> > pk_gf31_address0;
    sc_signal< sc_logic > pk_gf31_ce0;
    sc_signal< sc_logic > pk_gf31_we0;
    sc_signal< sc_lv<16> > pk_gf31_d0;
    sc_signal< sc_lv<16> > pk_gf31_q0;
    sc_signal< sc_logic > grp_gf31_nrand_schar_fu_297_ap_start;
    sc_signal< sc_logic > grp_gf31_nrand_schar_fu_297_ap_done;
    sc_signal< sc_logic > grp_gf31_nrand_schar_fu_297_ap_idle;
    sc_signal< sc_logic > grp_gf31_nrand_schar_fu_297_ap_ready;
    sc_signal< sc_lv<16> > grp_gf31_nrand_schar_fu_297_out_r_address0;
    sc_signal< sc_logic > grp_gf31_nrand_schar_fu_297_out_r_ce0;
    sc_signal< sc_logic > grp_gf31_nrand_schar_fu_297_out_r_we0;
    sc_signal< sc_lv<5> > grp_gf31_nrand_schar_fu_297_out_r_d0;
    sc_signal< sc_lv<6> > grp_gf31_nrand_schar_fu_297_seed_address0;
    sc_signal< sc_logic > grp_gf31_nrand_schar_fu_297_seed_ce0;
    sc_signal< sc_logic > grp_gf31_nrand_fu_306_ap_start;
    sc_signal< sc_logic > grp_gf31_nrand_fu_306_ap_done;
    sc_signal< sc_logic > grp_gf31_nrand_fu_306_ap_idle;
    sc_signal< sc_logic > grp_gf31_nrand_fu_306_ap_ready;
    sc_signal< sc_lv<6> > grp_gf31_nrand_fu_306_out_r_address0;
    sc_signal< sc_logic > grp_gf31_nrand_fu_306_out_r_ce0;
    sc_signal< sc_logic > grp_gf31_nrand_fu_306_out_r_we0;
    sc_signal< sc_lv<5> > grp_gf31_nrand_fu_306_out_r_d0;
    sc_signal< sc_lv<5> > grp_gf31_nrand_fu_306_seed_address0;
    sc_signal< sc_logic > grp_gf31_nrand_fu_306_seed_ce0;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_ap_start;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_ap_done;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_ap_idle;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_ap_ready;
    sc_signal< sc_lv<8> > grp_keccak_squeezeblocks_fu_314_h_address0;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_h_ce0;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_h_we0;
    sc_signal< sc_lv<8> > grp_keccak_squeezeblocks_fu_314_h_d0;
    sc_signal< sc_lv<8> > grp_keccak_squeezeblocks_fu_314_h_address1;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_h_ce1;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_h_we1;
    sc_signal< sc_lv<8> > grp_keccak_squeezeblocks_fu_314_h_d1;
    sc_signal< sc_lv<5> > grp_keccak_squeezeblocks_fu_314_s_address0;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_s_ce0;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_s_we0;
    sc_signal< sc_lv<64> > grp_keccak_squeezeblocks_fu_314_s_d0;
    sc_signal< sc_lv<5> > grp_keccak_squeezeblocks_fu_314_s_address1;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_s_ce1;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_s_we1;
    sc_signal< sc_lv<64> > grp_keccak_squeezeblocks_fu_314_s_d1;
    sc_signal< sc_logic > grp_randombytes_fu_322_ap_start;
    sc_signal< sc_logic > grp_randombytes_fu_322_ap_done;
    sc_signal< sc_logic > grp_randombytes_fu_322_ap_idle;
    sc_signal< sc_logic > grp_randombytes_fu_322_ap_ready;
    sc_signal< sc_lv<4> > grp_randombytes_fu_322_x_address0;
    sc_signal< sc_logic > grp_randombytes_fu_322_x_ce0;
    sc_signal< sc_logic > grp_randombytes_fu_322_x_we0;
    sc_signal< sc_lv<8> > grp_randombytes_fu_322_x_d0;
    sc_signal< sc_lv<4> > grp_randombytes_fu_322_DRBG_ctx_V_address0;
    sc_signal< sc_logic > grp_randombytes_fu_322_DRBG_ctx_V_ce0;
    sc_signal< sc_logic > grp_randombytes_fu_322_DRBG_ctx_V_we0;
    sc_signal< sc_lv<8> > grp_randombytes_fu_322_DRBG_ctx_V_d0;
    sc_signal< sc_lv<4> > grp_randombytes_fu_322_DRBG_ctx_V_address1;
    sc_signal< sc_logic > grp_randombytes_fu_322_DRBG_ctx_V_ce1;
    sc_signal< sc_logic > grp_randombytes_fu_322_DRBG_ctx_V_we1;
    sc_signal< sc_lv<8> > grp_randombytes_fu_322_DRBG_ctx_V_d1;
    sc_signal< sc_lv<5> > grp_randombytes_fu_322_DRBG_ctx_Key_address0;
    sc_signal< sc_logic > grp_randombytes_fu_322_DRBG_ctx_Key_ce0;
    sc_signal< sc_logic > grp_randombytes_fu_322_DRBG_ctx_Key_we0;
    sc_signal< sc_lv<8> > grp_randombytes_fu_322_DRBG_ctx_Key_d0;
    sc_signal< sc_lv<5> > grp_randombytes_fu_322_DRBG_ctx_Key_address1;
    sc_signal< sc_logic > grp_randombytes_fu_322_DRBG_ctx_Key_ce1;
    sc_signal< sc_lv<32> > grp_randombytes_fu_322_DRBG_ctx_reseed_counter_o;
    sc_signal< sc_logic > grp_randombytes_fu_322_DRBG_ctx_reseed_counter_o_ap_vld;
    sc_signal< sc_logic > grp_MQ_fu_338_ap_start;
    sc_signal< sc_logic > grp_MQ_fu_338_ap_done;
    sc_signal< sc_logic > grp_MQ_fu_338_ap_idle;
    sc_signal< sc_logic > grp_MQ_fu_338_ap_ready;
    sc_signal< sc_lv<6> > grp_MQ_fu_338_fx_address0;
    sc_signal< sc_logic > grp_MQ_fu_338_fx_ce0;
    sc_signal< sc_logic > grp_MQ_fu_338_fx_we0;
    sc_signal< sc_lv<16> > grp_MQ_fu_338_fx_d0;
    sc_signal< sc_lv<6> > grp_MQ_fu_338_x_address0;
    sc_signal< sc_logic > grp_MQ_fu_338_x_ce0;
    sc_signal< sc_lv<6> > grp_MQ_fu_338_x_address1;
    sc_signal< sc_logic > grp_MQ_fu_338_x_ce1;
    sc_signal< sc_lv<16> > grp_MQ_fu_338_F_address0;
    sc_signal< sc_logic > grp_MQ_fu_338_F_ce0;
    sc_signal< sc_lv<16> > grp_MQ_fu_338_F_address1;
    sc_signal< sc_logic > grp_MQ_fu_338_F_ce1;
    sc_signal< sc_logic > grp_keccak_absorb_fu_345_ap_start;
    sc_signal< sc_logic > grp_keccak_absorb_fu_345_ap_done;
    sc_signal< sc_logic > grp_keccak_absorb_fu_345_ap_idle;
    sc_signal< sc_logic > grp_keccak_absorb_fu_345_ap_ready;
    sc_signal< sc_lv<5> > grp_keccak_absorb_fu_345_s_address0;
    sc_signal< sc_logic > grp_keccak_absorb_fu_345_s_ce0;
    sc_signal< sc_logic > grp_keccak_absorb_fu_345_s_we0;
    sc_signal< sc_lv<64> > grp_keccak_absorb_fu_345_s_d0;
    sc_signal< sc_lv<4> > grp_keccak_absorb_fu_345_m_address0;
    sc_signal< sc_logic > grp_keccak_absorb_fu_345_m_ce0;
    sc_signal< sc_lv<6> > grp_vgf31_unique_fu_352_out_r_address0;
    sc_signal< sc_logic > grp_vgf31_unique_fu_352_out_r_ce0;
    sc_signal< sc_lv<16> > grp_vgf31_unique_fu_352_out_r_d0;
    sc_signal< sc_logic > grp_vgf31_unique_fu_352_out_r_we0;
    sc_signal< sc_lv<6> > grp_vgf31_unique_fu_352_out_r_address1;
    sc_signal< sc_logic > grp_vgf31_unique_fu_352_out_r_ce1;
    sc_signal< sc_lv<16> > grp_vgf31_unique_fu_352_out_r_d1;
    sc_signal< sc_logic > grp_vgf31_unique_fu_352_out_r_we1;
    sc_signal< sc_logic > grp_vgf31_unique_fu_352_ap_start;
    sc_signal< sc_logic > grp_vgf31_unique_fu_352_ap_done;
    sc_signal< sc_logic > grp_vgf31_unique_fu_352_ap_ready;
    sc_signal< sc_logic > grp_vgf31_unique_fu_352_ap_idle;
    sc_signal< sc_logic > grp_vgf31_unique_fu_352_ap_continue;
    sc_signal< sc_lv<6> > grp_dataflow_parent_loop_1_fu_357_out_r_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_1_fu_357_out_r_ce0;
    sc_signal< sc_lv<8> > grp_dataflow_parent_loop_1_fu_357_out_r_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_1_fu_357_out_r_we0;
    sc_signal< sc_lv<6> > grp_dataflow_parent_loop_1_fu_357_out_r_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_1_fu_357_out_r_ce1;
    sc_signal< sc_lv<8> > grp_dataflow_parent_loop_1_fu_357_out_r_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_1_fu_357_out_r_we1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_1_fu_357_ap_start;
    sc_signal< sc_logic > grp_dataflow_parent_loop_1_fu_357_ap_done;
    sc_signal< sc_logic > grp_dataflow_parent_loop_1_fu_357_ap_ready;
    sc_signal< sc_logic > grp_dataflow_parent_loop_1_fu_357_ap_idle;
    sc_signal< sc_logic > grp_dataflow_parent_loop_1_fu_357_ap_continue;
    sc_signal< sc_lv<5> > i_0_i_reg_230;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > icmp_ln396_fu_371_p2;
    sc_signal< sc_lv<6> > i_1_i_reg_241;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<6> > j_1_i_reg_263;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_sync_grp_vgf31_unique_fu_352_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_vgf31_unique_fu_352_ap_done;
    sc_signal< bool > ap_block_state16_on_subcall_done;
    sc_signal< sc_lv<32> > d_0_i_reg_275;
    sc_signal< sc_lv<32> > d_1_i_reg_287;
    sc_signal< sc_logic > grp_gf31_nrand_schar_fu_297_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_gf31_nrand_fu_306_ap_start_reg;
    sc_signal< sc_logic > grp_keccak_squeezeblocks_fu_314_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_randombytes_fu_322_ap_start_reg;
    sc_signal< sc_logic > grp_MQ_fu_338_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_keccak_absorb_fu_345_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_vgf31_unique_fu_352_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_sync_reg_grp_vgf31_unique_fu_352_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_vgf31_unique_fu_352_ap_done;
    sc_signal< sc_logic > grp_dataflow_parent_loop_1_fu_357_ap_start_reg;
    sc_signal< sc_logic > ap_sync_grp_dataflow_parent_loop_1_fu_357_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_dataflow_parent_loop_1_fu_357_ap_done;
    sc_signal< bool > ap_block_state14_on_subcall_done;
    sc_signal< sc_logic > ap_sync_reg_grp_dataflow_parent_loop_1_fu_357_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_dataflow_parent_loop_1_fu_357_ap_done;
    sc_signal< sc_lv<64> > zext_ln396_fu_366_p1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > sext_ln134_fu_452_p1;
    sc_signal< sc_lv<64> > zext_ln134_fu_467_p1;
    sc_signal< sc_lv<64> > sext_ln138_fu_553_p1;
    sc_signal< sc_lv<64> > zext_ln138_fu_558_p1;
    sc_signal< sc_lv<32> > i_13_fu_132;
    sc_signal< sc_lv<32> > i_14_fu_472_p2;
    sc_signal< sc_lv<8> > or_ln134_fu_532_p2;
    sc_signal< sc_lv<8> > or_ln138_fu_599_p2;
    sc_signal< sc_lv<7> > trunc_ln134_fu_442_p1;
    sc_signal< sc_lv<7> > add_ln134_fu_446_p2;
    sc_signal< sc_lv<8> > trunc_ln134_1_fu_457_p1;
    sc_signal< sc_lv<8> > shl_ln134_fu_489_p2;
    sc_signal< sc_lv<32> > zext_ln134_1_fu_500_p1;
    sc_signal< sc_lv<32> > sub_ln134_fu_504_p2;
    sc_signal< sc_lv<32> > lshr_ln134_fu_510_p2;
    sc_signal< sc_lv<8> > trunc_ln134_2_fu_516_p1;
    sc_signal< sc_lv<8> > xor_ln134_fu_520_p2;
    sc_signal< sc_lv<8> > and_ln134_1_fu_526_p2;
    sc_signal< sc_lv<8> > and_ln134_fu_494_p2;
    sc_signal< sc_lv<7> > trunc_ln138_fu_539_p1;
    sc_signal< sc_lv<7> > add_ln138_fu_547_p2;
    sc_signal< sc_lv<8> > shl_ln138_fu_569_p2;
    sc_signal< sc_lv<8> > xor_ln138_fu_574_p2;
    sc_signal< sc_lv<5> > trunc_ln138_2_fu_586_p1;
    sc_signal< sc_lv<8> > zext_ln138_1_fu_590_p1;
    sc_signal< sc_lv<8> > shl_ln138_1_fu_594_p2;
    sc_signal< sc_lv<8> > and_ln138_fu_580_p2;
    sc_signal< sc_lv<19> > ap_NS_fsm;
    sc_signal< bool > ap_block_state12_on_subcall_done;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<19> ap_ST_fsm_state1;
    static const sc_lv<19> ap_ST_fsm_state2;
    static const sc_lv<19> ap_ST_fsm_state3;
    static const sc_lv<19> ap_ST_fsm_state4;
    static const sc_lv<19> ap_ST_fsm_state5;
    static const sc_lv<19> ap_ST_fsm_state6;
    static const sc_lv<19> ap_ST_fsm_state7;
    static const sc_lv<19> ap_ST_fsm_state8;
    static const sc_lv<19> ap_ST_fsm_pp0_stage0;
    static const sc_lv<19> ap_ST_fsm_state11;
    static const sc_lv<19> ap_ST_fsm_state12;
    static const sc_lv<19> ap_ST_fsm_state13;
    static const sc_lv<19> ap_ST_fsm_state14;
    static const sc_lv<19> ap_ST_fsm_state15;
    static const sc_lv<19> ap_ST_fsm_state16;
    static const sc_lv<19> ap_ST_fsm_state17;
    static const sc_lv<19> ap_ST_fsm_state18;
    static const sc_lv<19> ap_ST_fsm_state19;
    static const sc_lv<19> ap_ST_fsm_state20;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<6> ap_const_lv6_20;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_FFFFFFFB;
    static const sc_lv<8> ap_const_lv8_1F;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_DRBG_ctx_Key_address0();
    void thread_DRBG_ctx_Key_address1();
    void thread_DRBG_ctx_Key_ce0();
    void thread_DRBG_ctx_Key_ce1();
    void thread_DRBG_ctx_Key_d0();
    void thread_DRBG_ctx_Key_we0();
    void thread_DRBG_ctx_V_address0();
    void thread_DRBG_ctx_V_address1();
    void thread_DRBG_ctx_V_ce0();
    void thread_DRBG_ctx_V_ce1();
    void thread_DRBG_ctx_V_d0();
    void thread_DRBG_ctx_V_d1();
    void thread_DRBG_ctx_V_we0();
    void thread_DRBG_ctx_V_we1();
    void thread_DRBG_ctx_reseed_counter_o();
    void thread_DRBG_ctx_reseed_counter_o_ap_vld();
    void thread_F_address0();
    void thread_F_ce0();
    void thread_F_ce1();
    void thread_F_we0();
    void thread_add_ln134_1_fu_461_p2();
    void thread_add_ln134_fu_446_p2();
    void thread_add_ln138_fu_547_p2();
    void thread_and_ln134_1_fu_526_p2();
    void thread_and_ln134_fu_494_p2();
    void thread_and_ln138_fu_580_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state12_on_subcall_done();
    void thread_ap_block_state14_on_subcall_done();
    void thread_ap_block_state16_on_subcall_done();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_ap_sync_grp_dataflow_parent_loop_1_fu_357_ap_done();
    void thread_ap_sync_grp_dataflow_parent_loop_1_fu_357_ap_ready();
    void thread_ap_sync_grp_vgf31_unique_fu_352_ap_done();
    void thread_ap_sync_grp_vgf31_unique_fu_352_ap_ready();
    void thread_d_1_fu_563_p2();
    void thread_d_fu_483_p2();
    void thread_d_i_address0();
    void thread_d_i_ce0();
    void thread_d_i_ce1();
    void thread_d_i_we0();
    void thread_d_i_we1();
    void thread_grp_MQ_fu_338_ap_start();
    void thread_grp_dataflow_parent_loop_1_fu_357_ap_continue();
    void thread_grp_dataflow_parent_loop_1_fu_357_ap_start();
    void thread_grp_gf31_nrand_fu_306_ap_start();
    void thread_grp_gf31_nrand_schar_fu_297_ap_start();
    void thread_grp_keccak_absorb_fu_345_ap_start();
    void thread_grp_keccak_squeezeblocks_fu_314_ap_start();
    void thread_grp_randombytes_fu_322_ap_start();
    void thread_grp_vgf31_unique_fu_352_ap_continue();
    void thread_grp_vgf31_unique_fu_352_ap_start();
    void thread_i_12_fu_394_p2();
    void thread_i_14_fu_472_p2();
    void thread_i_fu_377_p2();
    void thread_icmp_ln131_fu_422_p2();
    void thread_icmp_ln396_fu_371_p2();
    void thread_icmp_ln405_fu_388_p2();
    void thread_icmp_ln80_fu_400_p2();
    void thread_j_fu_428_p2();
    void thread_loop_fu_406_p2();
    void thread_lshr_ln134_fu_510_p2();
    void thread_or_ln134_fu_532_p2();
    void thread_or_ln138_fu_599_p2();
    void thread_pk_address0();
    void thread_pk_ce0();
    void thread_pk_d0();
    void thread_pk_gf31_address0();
    void thread_pk_gf31_ce0();
    void thread_pk_gf31_d0();
    void thread_pk_gf31_we0();
    void thread_pk_we0();
    void thread_s_address0();
    void thread_s_ce0();
    void thread_s_ce1();
    void thread_s_d0();
    void thread_s_we0();
    void thread_s_we1();
    void thread_sext_ln134_fu_452_p1();
    void thread_sext_ln138_fu_553_p1();
    void thread_shl_ln134_fu_489_p2();
    void thread_shl_ln138_1_fu_594_p2();
    void thread_shl_ln138_fu_569_p2();
    void thread_sk_address0();
    void thread_sk_ce0();
    void thread_sk_d0();
    void thread_sk_gf31_address0();
    void thread_sk_gf31_ce0();
    void thread_sk_gf31_ce1();
    void thread_sk_gf31_we0();
    void thread_sk_we0();
    void thread_skbuf_address0();
    void thread_skbuf_ce0();
    void thread_skbuf_we0();
    void thread_sub_ln134_fu_504_p2();
    void thread_tmp_7_fu_434_p3();
    void thread_trunc_ln134_1_fu_457_p1();
    void thread_trunc_ln134_2_fu_516_p1();
    void thread_trunc_ln134_fu_442_p1();
    void thread_trunc_ln138_1_fu_543_p1();
    void thread_trunc_ln138_2_fu_586_p1();
    void thread_trunc_ln138_fu_539_p1();
    void thread_xor_ln134_fu_520_p2();
    void thread_xor_ln138_fu_574_p2();
    void thread_zext_ln134_1_fu_500_p1();
    void thread_zext_ln134_fu_467_p1();
    void thread_zext_ln138_1_fu_590_p1();
    void thread_zext_ln138_fu_558_p1();
    void thread_zext_ln396_fu_366_p1();
    void thread_zext_ln405_fu_383_p1();
    void thread_zext_ln81_fu_412_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
