<dec f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='510' type='Optional&lt;unsigned int&gt; llvm::MCRegisterInfo::getLLVMRegNum(unsigned int RegNum, bool isEH) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='508'>/// Map a dwarf register back to a target register. Returns None is there is
  /// no mapping.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineOperand.cpp' l='445' u='c' c='_ZL16printCFIRegisterjRN4llvm11raw_ostreamEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/StackMaps.cpp' l='250' u='c' c='_ZNK4llvm9StackMaps12parseOperandEPKNS_14MachineOperandES3_RNS_11SmallVectorINS0_8LocationELj8EEERNS4_INS0_10LiveOutRegELj8EEE'/>
<use f='llvm/llvm/lib/DebugInfo/DWARF/DWARFDebugFrame.cpp' l='36' u='c' c='_ZL13printRegisterRN4llvm11raw_ostreamEPKNS_14MCRegisterInfoEbj'/>
<use f='llvm/llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp' l='242' u='c' c='_ZN4llvmL21prettyPrintRegisterOpEPNS_9DWARFUnitERNS_11raw_ostreamENS_13DIDumpOptionsEhPmPKNS_14MCRegisterInfoEb'/>
<use f='llvm/llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp' l='409' u='c' c='_ZN4llvmL21printCompactDWARFExprERNS_11raw_ostreamENS_15DWARFExpression8iteratorES3_RKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp' l='421' u='c' c='_ZN4llvmL21printCompactDWARFExprERNS_11raw_ostreamENS_15DWARFExpression8iteratorES3_RKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp' l='458' u='c' c='_ZN4llvmL21printCompactDWARFExprERNS_11raw_ostreamENS_15DWARFExpression8iteratorES3_RKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/DebugInfo/DWARF/DWARFExpression.cpp' l='469' u='c' c='_ZN4llvmL21printCompactDWARFExprERNS_11raw_ostreamENS_15DWARFExpression8iteratorES3_RKNS_14MCRegisterInfoE'/>
<use f='llvm/llvm/lib/MC/MCAsmStreamer.cpp' l='1705' u='c' c='_ZN12_GLOBAL__N_113MCAsmStreamer16EmitRegisterNameEl'/>
<def f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='81' ll='93' type='Optional&lt;unsigned int&gt; llvm::MCRegisterInfo::getLLVMRegNum(unsigned int RegNum, bool isEH) const'/>
<use f='llvm/llvm/lib/MC/MCRegisterInfo.cpp' l='104' u='c' c='_ZNK4llvm14MCRegisterInfo31getDwarfRegNumFromDwarfEHRegNumEj'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp' l='592' u='c' c='_ZNK12_GLOBAL__N_123DarwinAArch64AsmBackend29generateCompactUnwindEncodingEN4llvm8ArrayRefINS1_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp' l='611' u='c' c='_ZNK12_GLOBAL__N_123DarwinAArch64AsmBackend29generateCompactUnwindEncodingEN4llvm8ArrayRefINS1_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp' l='612' u='c' c='_ZNK12_GLOBAL__N_123DarwinAArch64AsmBackend29generateCompactUnwindEncodingEN4llvm8ArrayRefINS1_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp' l='633' u='c' c='_ZNK12_GLOBAL__N_123DarwinAArch64AsmBackend29generateCompactUnwindEncodingEN4llvm8ArrayRefINS1_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64AsmBackend.cpp' l='640' u='c' c='_ZNK12_GLOBAL__N_123DarwinAArch64AsmBackend29generateCompactUnwindEncodingEN4llvm8ArrayRefINS1_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='1123' u='c' c='_ZNK4llvm19ARMAsmBackendDarwin29generateCompactUnwindEncodingENS_8ArrayRefINS_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='1129' u='c' c='_ZNK4llvm19ARMAsmBackendDarwin29generateCompactUnwindEncodingENS_8ArrayRefINS_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/lib/Target/ARM/MCTargetDesc/ARMAsmBackend.cpp' l='1132' u='c' c='_ZNK4llvm19ARMAsmBackendDarwin29generateCompactUnwindEncodingENS_8ArrayRefINS_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='1451' u='c' c='_ZNK12_GLOBAL__N_119DarwinX86AsmBackend29generateCompactUnwindEncodingEN4llvm8ArrayRefINS1_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86AsmBackend.cpp' l='1499' u='c' c='_ZNK12_GLOBAL__N_119DarwinX86AsmBackend29generateCompactUnwindEncodingEN4llvm8ArrayRefINS1_16MCCFIInstructionEEE'/>
<use f='llvm/llvm/unittests/MC/AMDGPU/DwarfRegMappings.cpp' l='54' u='c' c='_ZN57AMDGPUDwarfRegMappingTests_TestWave64DwarfRegMapping_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/MC/AMDGPU/DwarfRegMappings.cpp' l='72' u='c' c='_ZN57AMDGPUDwarfRegMappingTests_TestWave32DwarfRegMapping_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Target/AMDGPU/DwarfRegMappings.cpp' l='60' u='c' c='_ZN57AMDGPUDwarfRegMappingTests_TestWave64DwarfRegMapping_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/Target/AMDGPU/DwarfRegMappings.cpp' l='83' u='c' c='_ZN57AMDGPUDwarfRegMappingTests_TestWave32DwarfRegMapping_Test8TestBodyEv'/>
