// Seed: 3714109997
module module_0 (
    output tri id_0,
    output tri1 id_1,
    output wor id_2,
    output wand id_3,
    input supply1 module_0,
    input wand id_5
    , id_8,
    input wire id_6
);
  assign id_2 = id_5;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input logic id_2,
    output tri1 id_3,
    output supply0 id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri1 id_7,
    input tri0 id_8,
    output tri id_9,
    output tri id_10,
    output tri0 id_11,
    output uwire id_12,
    input wor id_13,
    output tri id_14,
    output wand id_15,
    output tri0 id_16,
    input tri id_17,
    input supply0 id_18
    , id_23,
    output logic id_19,
    output tri id_20,
    input tri1 id_21
);
  wire id_24;
  assign id_23[1'b0-1] = 1 - 1;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_15,
      id_6,
      id_21,
      id_8,
      id_18
  );
  assign modCall_1.type_10 = 0;
  always_latch @(*) id_19 <= id_2;
  wire id_25;
endmodule
