// Seed: 2247130993
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    output tri0 id_8
);
  wire id_10 = id_3;
  assign id_2 = -1'b0 == id_1;
endmodule
module module_1 (
    input tri id_0,
    output supply1 id_1,
    output tri0 id_2,
    inout uwire id_3
);
  assign id_3 = -1 / -1;
  xor primCall (id_2, id_3, id_0);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2
  );
  assign modCall_1.id_4 = 0;
endmodule
