<p>Basic configuration:</p><ul><li>All the credit numbers are same with Nxp case, only added CAIU1 and DMI1. </li><li>Switches are also added to include CAIU1 and DMI1. </li></ul><p><br/></p><p>Dec-8</p><p><strong>DCE configuration updated</strong></p><p><strong>dn1 updated to maximize NCAIU performance - width adapter location update</strong></p><p><br/></p><p>Traffic assumption:</p><ul><li>Targeting 20% cache hit</li><li>10% snoop, 70% DMI read (too..... much from DRAM?)</li></ul><p>Latency assumption:</p><ul><li>DCE to DMI : 100cycle + DMI latency (Assuming 120 cycles)</li><li>DCE to CAIU: Assuming 20 cycles</li></ul><p>==&gt; Averaging 90 cycles</p><p>→ Increase DCE MO = 90 * 0.8 = 72 (worst case)</p><p><br/></p><p>Max number: 64</p><p>MRD credit: 6 + buffers inside of the DCE</p><p>→ Expect to achieve almost 80% of the performance </p><p><br/></p><p>ndn1 and ndn2 connection</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16164842/image2021-12-3_13-56-11.png?api=v2"></span></p><p><br/></p><p>ndn3 connection</p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-thumbnail" height="150" src="https://arterisip.atlassian.net/wiki/download/attachments/16164842/image2021-12-3_13-56-31.png?api=v2"></span></p>