{
  "comments": [
    {
      "key": {
        "uuid": "595ab23f_fbcd7a02",
        "filename": "/COMMIT_MSG",
        "patchSetId": 2
      },
      "lineNbr": 10,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2019-04-15T12:01:11Z",
      "side": 1,
      "message": "order?",
      "revId": "9e250a9512cb127956dd9c508cf27eee26e7c38a",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "a2f30f97_b4ad199d",
        "filename": "docs/cpu-specific-build-macros.rst",
        "patchSetId": 2
      },
      "lineNbr": 98,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2019-04-15T12:01:11Z",
      "side": 1,
      "message": "Change to:\n\"This applies errata 855472 workaround to Cortex-A35 CPU. This needs to be enabled only for revision r0p0 of the CPU\"",
      "range": {
        "startLine": 97,
        "startChar": 26,
        "endLine": 98,
        "endChar": 71
      },
      "revId": "9e250a9512cb127956dd9c508cf27eee26e7c38a",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "c41964f5_d676658e",
        "filename": "lib/cpus/aarch64/cortex_a35.S",
        "patchSetId": 2
      },
      "lineNbr": 2,
      "author": {
        "id": 1000105
      },
      "writtenOn": "2019-04-15T12:01:11Z",
      "side": 1,
      "message": "2019",
      "revId": "9e250a9512cb127956dd9c508cf27eee26e7c38a",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda",
      "unresolved": true
    }
  ]
}