{"author":{"id":"dea43e6b916975bf3cff4424f473a805c833f29424f086ee359d4eb329d3da27"},"ops":[{"type":1,"timestamp":1630657817,"metadata":{"github-id":"MDU6SXNzdWU5ODc1NDAwODg=","github-url":"https://github.com/rurban/smhasher/issues/209","origin":"github"},"nonce":"nF44DlPXIV7bdVAwaNLLI3lODYc=","title":"Cache misses (much) worse for page-aligned (e.g. power of two) accesses","message":"Sorry for spam, but I thought that the community around smhasher could be interested in the following \"paradox\" showing real measurements about rather huge **negative** impact of page-aligned access under certain conditions on x86. Bare with me if you knew about this :wink:.\n\nhttps://danluu.com/3c-conflict/","files":null}]}