-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition"

-- DATE "05/06/2024 23:05:24"

-- 
-- Device: Altera EP4CGX15BF14C6 Package FBGA169
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIV;
LIBRARY IEEE;
LIBRARY STD;
USE CYCLONEIV.CYCLONEIV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE STD.STANDARD.ALL;

ENTITY 	Enigma IS
    PORT (
	signal_in : IN std_logic_vector(7 DOWNTO 0);
	signal_out : OUT std_logic_vector(7 DOWNTO 0);
	position_rotor1 : IN STD.STANDARD.integer range 0 TO 31;
	position_rotor2 : IN STD.STANDARD.integer range 0 TO 31;
	position_rotor3 : IN STD.STANDARD.integer range 0 TO 31
	);
END Enigma;

-- Design Ports Information
-- signal_out[0]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_out[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_out[2]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_out[3]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_out[4]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_out[5]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_out[6]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_out[7]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_in[3]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_in[2]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_in[1]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_in[0]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_in[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_in[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_in[5]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- signal_in[4]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor1[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor1[1]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor1[2]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor1[4]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor1[3]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor2[4]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor2[3]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor2[2]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor2[1]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor2[0]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor3[0]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor3[1]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor3[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor3[4]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- position_rotor3[3]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Enigma IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_signal_in : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_signal_out : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_position_rotor1 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_position_rotor2 : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_position_rotor3 : std_logic_vector(4 DOWNTO 0);
SIGNAL \signal_out[0]~output_o\ : std_logic;
SIGNAL \signal_out[1]~output_o\ : std_logic;
SIGNAL \signal_out[2]~output_o\ : std_logic;
SIGNAL \signal_out[3]~output_o\ : std_logic;
SIGNAL \signal_out[4]~output_o\ : std_logic;
SIGNAL \signal_out[5]~output_o\ : std_logic;
SIGNAL \signal_out[6]~output_o\ : std_logic;
SIGNAL \signal_out[7]~output_o\ : std_logic;
SIGNAL \position_rotor3[4]~input_o\ : std_logic;
SIGNAL \signal_in[7]~input_o\ : std_logic;
SIGNAL \signal_in[6]~input_o\ : std_logic;
SIGNAL \signal_in[5]~input_o\ : std_logic;
SIGNAL \position_rotor1[4]~input_o\ : std_logic;
SIGNAL \signal_in[4]~input_o\ : std_logic;
SIGNAL \position_rotor1[3]~input_o\ : std_logic;
SIGNAL \signal_in[3]~input_o\ : std_logic;
SIGNAL \signal_in[2]~input_o\ : std_logic;
SIGNAL \position_rotor1[2]~input_o\ : std_logic;
SIGNAL \signal_in[1]~input_o\ : std_logic;
SIGNAL \position_rotor1[1]~input_o\ : std_logic;
SIGNAL \signal_in[0]~input_o\ : std_logic;
SIGNAL \position_rotor1[0]~input_o\ : std_logic;
SIGNAL \pass1|Add0~1\ : std_logic;
SIGNAL \pass1|Add0~3\ : std_logic;
SIGNAL \pass1|Add0~5\ : std_logic;
SIGNAL \pass1|Add0~7\ : std_logic;
SIGNAL \pass1|Add0~9\ : std_logic;
SIGNAL \pass1|Add0~11\ : std_logic;
SIGNAL \pass1|Add0~13\ : std_logic;
SIGNAL \pass1|Add0~15\ : std_logic;
SIGNAL \pass1|Add0~16_combout\ : std_logic;
SIGNAL \pass1|Add0~14_combout\ : std_logic;
SIGNAL \pass1|Add0~12_combout\ : std_logic;
SIGNAL \pass1|Add0~10_combout\ : std_logic;
SIGNAL \pass1|Add0~8_combout\ : std_logic;
SIGNAL \pass1|Add0~6_combout\ : std_logic;
SIGNAL \pass1|Add0~4_combout\ : std_logic;
SIGNAL \pass1|Add0~2_combout\ : std_logic;
SIGNAL \pass1|Add0~0_combout\ : std_logic;
SIGNAL \pass1|Add1~1\ : std_logic;
SIGNAL \pass1|Add1~3\ : std_logic;
SIGNAL \pass1|Add1~5\ : std_logic;
SIGNAL \pass1|Add1~7\ : std_logic;
SIGNAL \pass1|Add1~9\ : std_logic;
SIGNAL \pass1|Add1~11\ : std_logic;
SIGNAL \pass1|Add1~13\ : std_logic;
SIGNAL \pass1|Add1~15\ : std_logic;
SIGNAL \pass1|Add1~17\ : std_logic;
SIGNAL \pass1|Add1~18_combout\ : std_logic;
SIGNAL \pass1|Add1~0_combout\ : std_logic;
SIGNAL \pass1|Add1~2_combout\ : std_logic;
SIGNAL \pass1|Add1~12_combout\ : std_logic;
SIGNAL \pass1|Add1~10_combout\ : std_logic;
SIGNAL \pass1|Add1~4_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \pass1|Add1~6_combout\ : std_logic;
SIGNAL \pass1|Add1~8_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \pass1|Add1~14_combout\ : std_logic;
SIGNAL \pass1|Add1~16_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[110]~151_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\ : std_logic;
SIGNAL \pass1|signal_sortie~0_combout\ : std_logic;
SIGNAL \pass1|Add2~1\ : std_logic;
SIGNAL \pass1|Add2~3\ : std_logic;
SIGNAL \pass1|Add2~5\ : std_logic;
SIGNAL \pass1|Add2~7\ : std_logic;
SIGNAL \pass1|Add2~9\ : std_logic;
SIGNAL \pass1|Add2~11\ : std_logic;
SIGNAL \pass1|Add2~13\ : std_logic;
SIGNAL \pass1|Add2~14_combout\ : std_logic;
SIGNAL \pass1|Add2~12_combout\ : std_logic;
SIGNAL \pass1|Add2~10_combout\ : std_logic;
SIGNAL \pass1|Add2~8_combout\ : std_logic;
SIGNAL \pass1|Equal0~1_combout\ : std_logic;
SIGNAL \pass1|Add2~15\ : std_logic;
SIGNAL \pass1|Add2~17\ : std_logic;
SIGNAL \pass1|Add2~18_combout\ : std_logic;
SIGNAL \pass1|Add2~16_combout\ : std_logic;
SIGNAL \pass1|Equal0~2_combout\ : std_logic;
SIGNAL \pass1|Add2~0_combout\ : std_logic;
SIGNAL \pass1|Add2~4_combout\ : std_logic;
SIGNAL \pass1|Add2~2_combout\ : std_logic;
SIGNAL \pass1|Add2~6_combout\ : std_logic;
SIGNAL \pass1|Equal0~0_combout\ : std_logic;
SIGNAL \pass1|signal_sortie~1_combout\ : std_logic;
SIGNAL \pass1|signal_rotor.raddr_a[2]~4_combout\ : std_logic;
SIGNAL \pass1|signal_rotor.raddr_a[1]~3_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[113]~147_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|remainder[3]~0_combout\ : std_logic;
SIGNAL \pass1|signal_rotor.raddr_a[3]~5_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \pass1|signal_rotor.raddr_a[4]~1_combout\ : std_logic;
SIGNAL \pass1|signal_rotor.raddr_a[4]~0_combout\ : std_logic;
SIGNAL \pass1|signal_rotor.raddr_a[4]~2_combout\ : std_logic;
SIGNAL \pass1|signal_rotor~15_combout\ : std_logic;
SIGNAL \pass1|test_bit~1_combout\ : std_logic;
SIGNAL \pass1|test_bit~0_combout\ : std_logic;
SIGNAL \pass1|test_bit~combout\ : std_logic;
SIGNAL \pass2|Add0~0_combout\ : std_logic;
SIGNAL \position_rotor2[4]~input_o\ : std_logic;
SIGNAL \pass1|signal_rotor~7_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\ : std_logic;
SIGNAL \pass1|signal_rotor~8_combout\ : std_logic;
SIGNAL \position_rotor2[3]~input_o\ : std_logic;
SIGNAL \pass1|signal_rotor~10_combout\ : std_logic;
SIGNAL \pass1|signal_rotor~9_combout\ : std_logic;
SIGNAL \pass1|signal_rotor~11_combout\ : std_logic;
SIGNAL \position_rotor2[2]~input_o\ : std_logic;
SIGNAL \pass1|signal_rotor~16_combout\ : std_logic;
SIGNAL \pass1|signal_rotor~12_combout\ : std_logic;
SIGNAL \position_rotor2[1]~input_o\ : std_logic;
SIGNAL \pass1|signal_rotor~5_combout\ : std_logic;
SIGNAL \pass1|signal_rotor~4_combout\ : std_logic;
SIGNAL \pass1|signal_rotor~6_combout\ : std_logic;
SIGNAL \position_rotor2[0]~input_o\ : std_logic;
SIGNAL \pass1|signal_rotor~13_combout\ : std_logic;
SIGNAL \pass1|signal_rotor~14_combout\ : std_logic;
SIGNAL \pass2|Add0~3\ : std_logic;
SIGNAL \pass2|Add0~5\ : std_logic;
SIGNAL \pass2|Add0~7\ : std_logic;
SIGNAL \pass2|Add0~9\ : std_logic;
SIGNAL \pass2|Add0~11\ : std_logic;
SIGNAL \pass2|Add0~12_combout\ : std_logic;
SIGNAL \pass2|Add0~10_combout\ : std_logic;
SIGNAL \pass2|Add0~8_combout\ : std_logic;
SIGNAL \pass2|Add0~6_combout\ : std_logic;
SIGNAL \pass2|Add0~4_combout\ : std_logic;
SIGNAL \pass2|Add0~2_combout\ : std_logic;
SIGNAL \pass2|Add1~1\ : std_logic;
SIGNAL \pass2|Add1~3\ : std_logic;
SIGNAL \pass2|Add1~5\ : std_logic;
SIGNAL \pass2|Add1~7\ : std_logic;
SIGNAL \pass2|Add1~9\ : std_logic;
SIGNAL \pass2|Add1~11\ : std_logic;
SIGNAL \pass2|Add1~13\ : std_logic;
SIGNAL \pass2|Add1~15\ : std_logic;
SIGNAL \pass2|Add1~17\ : std_logic;
SIGNAL \pass2|Add1~18_combout\ : std_logic;
SIGNAL \pass2|Add1~6_combout\ : std_logic;
SIGNAL \pass2|Add1~4_combout\ : std_logic;
SIGNAL \pass2|Add1~2_combout\ : std_logic;
SIGNAL \pass2|Add1~0_combout\ : std_logic;
SIGNAL \pass2|signal_sortie~0_combout\ : std_logic;
SIGNAL \pass2|Add2~1\ : std_logic;
SIGNAL \pass2|Add2~3\ : std_logic;
SIGNAL \pass2|Add2~5\ : std_logic;
SIGNAL \pass2|Add2~6_combout\ : std_logic;
SIGNAL \pass2|Add2~4_combout\ : std_logic;
SIGNAL \pass2|Add2~0_combout\ : std_logic;
SIGNAL \pass2|Add2~2_combout\ : std_logic;
SIGNAL \pass2|Equal0~0_combout\ : std_logic;
SIGNAL \pass2|Add1~16_combout\ : std_logic;
SIGNAL \pass2|Add1~14_combout\ : std_logic;
SIGNAL \pass2|Add1~12_combout\ : std_logic;
SIGNAL \pass2|Add1~10_combout\ : std_logic;
SIGNAL \pass2|Add1~8_combout\ : std_logic;
SIGNAL \pass2|Add2~7\ : std_logic;
SIGNAL \pass2|Add2~9\ : std_logic;
SIGNAL \pass2|Add2~11\ : std_logic;
SIGNAL \pass2|Add2~13\ : std_logic;
SIGNAL \pass2|Add2~15\ : std_logic;
SIGNAL \pass2|Add2~16_combout\ : std_logic;
SIGNAL \pass2|Add2~17\ : std_logic;
SIGNAL \pass2|Add2~18_combout\ : std_logic;
SIGNAL \pass2|Add2~8_combout\ : std_logic;
SIGNAL \pass2|Add2~14_combout\ : std_logic;
SIGNAL \pass2|Add2~10_combout\ : std_logic;
SIGNAL \pass2|Add2~12_combout\ : std_logic;
SIGNAL \pass2|Equal0~1_combout\ : std_logic;
SIGNAL \pass2|Equal0~2_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[111]~151_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\ : std_logic;
SIGNAL \pass2|signal_rotor.raddr_a[1]~8_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[113]~176_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[113]~148_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[112]~149_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|remainder[3]~0_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\ : std_logic;
SIGNAL \pass2|signal_sortie~1_combout\ : std_logic;
SIGNAL \pass2|signal_rotor.raddr_a[3]~7_combout\ : std_logic;
SIGNAL \pass2|signal_rotor.raddr_a[2]~9_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[114]~175_combout\ : std_logic;
SIGNAL \pass2|signal_rotor.raddr_a[4]~4_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|divider|StageOut[114]~147_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \pass2|signal_rotor.raddr_a[4]~5_combout\ : std_logic;
SIGNAL \pass2|signal_rotor.raddr_a[4]~6_combout\ : std_logic;
SIGNAL \pass2|signal_rotor~6_combout\ : std_logic;
SIGNAL \pass2|test_bit~0_combout\ : std_logic;
SIGNAL \pass2|test_bit~combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\ : std_logic;
SIGNAL \pass2|signal_rotor~7_combout\ : std_logic;
SIGNAL \pass2|signal_rotor~9_combout\ : std_logic;
SIGNAL \pass2|signal_rotor~8_combout\ : std_logic;
SIGNAL \pass2|signal_rotor~10_combout\ : std_logic;
SIGNAL \position_rotor3[3]~input_o\ : std_logic;
SIGNAL \position_rotor3[2]~input_o\ : std_logic;
SIGNAL \pass2|signal_rotor~2_combout\ : std_logic;
SIGNAL \pass2|signal_rotor~3_combout\ : std_logic;
SIGNAL \position_rotor3[1]~input_o\ : std_logic;
SIGNAL \pass2|signal_rotor~4_combout\ : std_logic;
SIGNAL \pass2|signal_rotor~5_combout\ : std_logic;
SIGNAL \pass2|signal_rotor~0_combout\ : std_logic;
SIGNAL \pass2|signal_rotor~1_combout\ : std_logic;
SIGNAL \position_rotor3[0]~input_o\ : std_logic;
SIGNAL \pass3|Add0~1\ : std_logic;
SIGNAL \pass3|Add0~3\ : std_logic;
SIGNAL \pass3|Add0~5\ : std_logic;
SIGNAL \pass3|Add0~9\ : std_logic;
SIGNAL \pass3|Add0~11\ : std_logic;
SIGNAL \pass3|Add0~12_combout\ : std_logic;
SIGNAL \pass3|Add0~10_combout\ : std_logic;
SIGNAL \pass3|Add0~8_combout\ : std_logic;
SIGNAL \pass3|Add0~4_combout\ : std_logic;
SIGNAL \pass3|Add0~2_combout\ : std_logic;
SIGNAL \pass3|Add0~0_combout\ : std_logic;
SIGNAL \pass3|Add1~1\ : std_logic;
SIGNAL \pass3|Add1~3\ : std_logic;
SIGNAL \pass3|Add1~5\ : std_logic;
SIGNAL \pass3|Add1~7\ : std_logic;
SIGNAL \pass3|Add1~9\ : std_logic;
SIGNAL \pass3|Add1~10_combout\ : std_logic;
SIGNAL \pass3|Add1~6_combout\ : std_logic;
SIGNAL \pass2|signal_rotor~11_combout\ : std_logic;
SIGNAL \pass3|Add0~6_combout\ : std_logic;
SIGNAL \pass3|Add1~11\ : std_logic;
SIGNAL \pass3|Add1~13\ : std_logic;
SIGNAL \pass3|Add1~15\ : std_logic;
SIGNAL \pass3|Add1~17\ : std_logic;
SIGNAL \pass3|Add1~18_combout\ : std_logic;
SIGNAL \pass3|Add1~8_combout\ : std_logic;
SIGNAL \pass3|Add1~4_combout\ : std_logic;
SIGNAL \pass3|Add1~2_combout\ : std_logic;
SIGNAL \pass3|Add1~0_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \pass3|Add1~12_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \pass3|Add1~16_combout\ : std_logic;
SIGNAL \pass3|Add1~14_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[113]~152_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[110]~148_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[110]~147_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|remainder[3]~3_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\ : std_logic;
SIGNAL \pass3|signal_sortie~0_combout\ : std_logic;
SIGNAL \pass3|Add2~1\ : std_logic;
SIGNAL \pass3|Add2~3\ : std_logic;
SIGNAL \pass3|Add2~5\ : std_logic;
SIGNAL \pass3|Add2~7\ : std_logic;
SIGNAL \pass3|Add2~8_combout\ : std_logic;
SIGNAL \pass3|Add2~9\ : std_logic;
SIGNAL \pass3|Add2~11\ : std_logic;
SIGNAL \pass3|Add2~12_combout\ : std_logic;
SIGNAL \pass3|Add2~13\ : std_logic;
SIGNAL \pass3|Add2~14_combout\ : std_logic;
SIGNAL \pass3|Add2~10_combout\ : std_logic;
SIGNAL \pass3|Equal0~1_combout\ : std_logic;
SIGNAL \pass3|Add2~2_combout\ : std_logic;
SIGNAL \pass3|Add2~0_combout\ : std_logic;
SIGNAL \pass3|Add2~6_combout\ : std_logic;
SIGNAL \pass3|Add2~4_combout\ : std_logic;
SIGNAL \pass3|Equal0~0_combout\ : std_logic;
SIGNAL \pass3|Add2~15\ : std_logic;
SIGNAL \pass3|Add2~17\ : std_logic;
SIGNAL \pass3|Add2~18_combout\ : std_logic;
SIGNAL \pass3|Add2~16_combout\ : std_logic;
SIGNAL \pass3|Equal0~2_combout\ : std_logic;
SIGNAL \pass3|signal_sortie~1_combout\ : std_logic;
SIGNAL \pass3|signal_rotor.raddr_a[3]~2_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \pass3|signal_rotor.raddr_a[4]~4_combout\ : std_logic;
SIGNAL \pass3|signal_rotor.raddr_a[4]~3_combout\ : std_logic;
SIGNAL \pass3|signal_rotor.raddr_a[4]~5_combout\ : std_logic;
SIGNAL \pass3|signal_rotor.raddr_a[2]~1_combout\ : std_logic;
SIGNAL \pass3|signal_rotor.raddr_a[1]~0_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~10_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~9_combout\ : std_logic;
SIGNAL \pass3|test_bit~0_combout\ : std_logic;
SIGNAL \pass3|test_bit~combout\ : std_logic;
SIGNAL \pass3|signal_rotor~11_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~17_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~8_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~13_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~12_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~14_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~7_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~4_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~5_combout\ : std_logic;
SIGNAL \pass4|Add0~0_combout\ : std_logic;
SIGNAL \pass4|Add0~2_combout\ : std_logic;
SIGNAL \pass4|Add0~1_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~15_combout\ : std_logic;
SIGNAL \pass4|Add0~3_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~6_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~12_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~13_combout\ : std_logic;
SIGNAL \pass3|signal_rotor~16_combout\ : std_logic;
SIGNAL \pass4|test_bit~0_combout\ : std_logic;
SIGNAL \pass4|test_bit~1_combout\ : std_logic;
SIGNAL \pass4|test_bit~2_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~2_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~7_combout\ : std_logic;
SIGNAL \pass4|Add0~4_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~6_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~8_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~9_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~10_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~11_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~4_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~3_combout\ : std_logic;
SIGNAL \pass4|signal_reflector~5_combout\ : std_logic;
SIGNAL \pass5|test_bit~0_combout\ : std_logic;
SIGNAL \pass5|test_bit~1_combout\ : std_logic;
SIGNAL \pass5|Add0~1\ : std_logic;
SIGNAL \pass5|Add0~3\ : std_logic;
SIGNAL \pass5|Add0~4_combout\ : std_logic;
SIGNAL \pass5|Add0~2_combout\ : std_logic;
SIGNAL \pass5|Add0~0_combout\ : std_logic;
SIGNAL \pass5|Add1~1\ : std_logic;
SIGNAL \pass5|Add1~3\ : std_logic;
SIGNAL \pass5|Add1~4_combout\ : std_logic;
SIGNAL \pass5|Add1~2_combout\ : std_logic;
SIGNAL \pass5|Add2~1\ : std_logic;
SIGNAL \pass5|Add2~2_combout\ : std_logic;
SIGNAL \pass5|Add0~5\ : std_logic;
SIGNAL \pass5|Add0~7\ : std_logic;
SIGNAL \pass5|Add0~9\ : std_logic;
SIGNAL \pass5|Add0~11\ : std_logic;
SIGNAL \pass5|Add0~13\ : std_logic;
SIGNAL \pass5|Add0~15\ : std_logic;
SIGNAL \pass5|Add0~16_combout\ : std_logic;
SIGNAL \pass5|Add0~14_combout\ : std_logic;
SIGNAL \pass5|Add0~12_combout\ : std_logic;
SIGNAL \pass5|Add0~10_combout\ : std_logic;
SIGNAL \pass5|Add0~8_combout\ : std_logic;
SIGNAL \pass5|Add0~6_combout\ : std_logic;
SIGNAL \pass5|Add1~5\ : std_logic;
SIGNAL \pass5|Add1~7\ : std_logic;
SIGNAL \pass5|Add1~9\ : std_logic;
SIGNAL \pass5|Add1~11\ : std_logic;
SIGNAL \pass5|Add1~13\ : std_logic;
SIGNAL \pass5|Add1~15\ : std_logic;
SIGNAL \pass5|Add1~17\ : std_logic;
SIGNAL \pass5|Add1~19\ : std_logic;
SIGNAL \pass5|Add1~20_combout\ : std_logic;
SIGNAL \pass5|Add1~18_combout\ : std_logic;
SIGNAL \pass5|Add1~16_combout\ : std_logic;
SIGNAL \pass5|Add1~14_combout\ : std_logic;
SIGNAL \pass5|Add1~12_combout\ : std_logic;
SIGNAL \pass5|Add1~10_combout\ : std_logic;
SIGNAL \pass5|Add1~8_combout\ : std_logic;
SIGNAL \pass5|Add1~6_combout\ : std_logic;
SIGNAL \pass5|Add2~3\ : std_logic;
SIGNAL \pass5|Add2~5\ : std_logic;
SIGNAL \pass5|Add2~7\ : std_logic;
SIGNAL \pass5|Add2~9\ : std_logic;
SIGNAL \pass5|Add2~11\ : std_logic;
SIGNAL \pass5|Add2~13\ : std_logic;
SIGNAL \pass5|Add2~15\ : std_logic;
SIGNAL \pass5|Add2~17\ : std_logic;
SIGNAL \pass5|Add2~19\ : std_logic;
SIGNAL \pass5|Add2~20_combout\ : std_logic;
SIGNAL \pass5|Add2~0_combout\ : std_logic;
SIGNAL \pass5|Add1~0_combout\ : std_logic;
SIGNAL \pass5|signal_sortie~0_combout\ : std_logic;
SIGNAL \pass5|Add3~1\ : std_logic;
SIGNAL \pass5|Add3~3\ : std_logic;
SIGNAL \pass5|Add3~4_combout\ : std_logic;
SIGNAL \pass5|Add2~4_combout\ : std_logic;
SIGNAL \pass5|Add3~5\ : std_logic;
SIGNAL \pass5|Add3~6_combout\ : std_logic;
SIGNAL \pass5|Add3~2_combout\ : std_logic;
SIGNAL \pass5|Add3~0_combout\ : std_logic;
SIGNAL \pass5|Equal0~0_combout\ : std_logic;
SIGNAL \pass5|Add2~14_combout\ : std_logic;
SIGNAL \pass5|Add2~12_combout\ : std_logic;
SIGNAL \pass5|Add2~10_combout\ : std_logic;
SIGNAL \pass5|Add2~8_combout\ : std_logic;
SIGNAL \pass5|Add2~6_combout\ : std_logic;
SIGNAL \pass5|Add3~7\ : std_logic;
SIGNAL \pass5|Add3~9\ : std_logic;
SIGNAL \pass5|Add3~11\ : std_logic;
SIGNAL \pass5|Add3~13\ : std_logic;
SIGNAL \pass5|Add3~15\ : std_logic;
SIGNAL \pass5|Add3~16_combout\ : std_logic;
SIGNAL \pass5|Add2~16_combout\ : std_logic;
SIGNAL \pass5|Add3~17\ : std_logic;
SIGNAL \pass5|Add3~18_combout\ : std_logic;
SIGNAL \pass5|Add2~18_combout\ : std_logic;
SIGNAL \pass5|Add3~19\ : std_logic;
SIGNAL \pass5|Add3~20_combout\ : std_logic;
SIGNAL \pass5|Add3~21\ : std_logic;
SIGNAL \pass5|Add3~22_combout\ : std_logic;
SIGNAL \pass5|Equal0~2_combout\ : std_logic;
SIGNAL \pass5|Add3~10_combout\ : std_logic;
SIGNAL \pass5|Add3~14_combout\ : std_logic;
SIGNAL \pass5|Add3~12_combout\ : std_logic;
SIGNAL \pass5|Add3~8_combout\ : std_logic;
SIGNAL \pass5|Equal0~1_combout\ : std_logic;
SIGNAL \pass5|signal_sortie~1_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\ : std_logic;
SIGNAL \pass5|signal_rotor.raddr_a[1]~1_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass5|signal_rotor.raddr_a[4]~3_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|remainder[3]~3_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\ : std_logic;
SIGNAL \pass5|signal_rotor.raddr_a[4]~4_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \pass5|signal_rotor.raddr_a[4]~5_combout\ : std_logic;
SIGNAL \pass5|signal_rotor.raddr_a[2]~2_combout\ : std_logic;
SIGNAL \pass5|signal_rotor.raddr_a[3]~0_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~10_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~14_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~6_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~15_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~7_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~8_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~17_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~9_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~12_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~13_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~11_combout\ : std_logic;
SIGNAL \pass5|signal_rotor~16_combout\ : std_logic;
SIGNAL \pass6|Add0~1\ : std_logic;
SIGNAL \pass6|Add0~3\ : std_logic;
SIGNAL \pass6|Add0~5\ : std_logic;
SIGNAL \pass6|Add0~7\ : std_logic;
SIGNAL \pass6|Add0~9\ : std_logic;
SIGNAL \pass6|Add0~11\ : std_logic;
SIGNAL \pass6|Add0~13\ : std_logic;
SIGNAL \pass6|Add0~15\ : std_logic;
SIGNAL \pass6|Add0~16_combout\ : std_logic;
SIGNAL \pass6|Add0~14_combout\ : std_logic;
SIGNAL \pass6|Add0~12_combout\ : std_logic;
SIGNAL \pass6|Add0~10_combout\ : std_logic;
SIGNAL \pass6|Add0~8_combout\ : std_logic;
SIGNAL \pass6|Add0~6_combout\ : std_logic;
SIGNAL \pass6|Add0~4_combout\ : std_logic;
SIGNAL \pass6|Add0~2_combout\ : std_logic;
SIGNAL \pass6|Add0~0_combout\ : std_logic;
SIGNAL \pass6|Add1~1\ : std_logic;
SIGNAL \pass6|Add1~3\ : std_logic;
SIGNAL \pass6|Add1~5\ : std_logic;
SIGNAL \pass6|Add1~7\ : std_logic;
SIGNAL \pass6|Add1~9\ : std_logic;
SIGNAL \pass6|Add1~11\ : std_logic;
SIGNAL \pass6|Add1~13\ : std_logic;
SIGNAL \pass6|Add1~15\ : std_logic;
SIGNAL \pass6|Add1~17\ : std_logic;
SIGNAL \pass6|Add1~19\ : std_logic;
SIGNAL \pass6|Add1~20_combout\ : std_logic;
SIGNAL \pass6|Add1~18_combout\ : std_logic;
SIGNAL \pass6|Add1~16_combout\ : std_logic;
SIGNAL \pass6|Add1~14_combout\ : std_logic;
SIGNAL \pass6|Add1~12_combout\ : std_logic;
SIGNAL \pass6|Add1~10_combout\ : std_logic;
SIGNAL \pass6|Add1~8_combout\ : std_logic;
SIGNAL \pass6|Add1~6_combout\ : std_logic;
SIGNAL \pass6|Add1~4_combout\ : std_logic;
SIGNAL \pass6|Add1~2_combout\ : std_logic;
SIGNAL \pass6|Add2~1\ : std_logic;
SIGNAL \pass6|Add2~3\ : std_logic;
SIGNAL \pass6|Add2~5\ : std_logic;
SIGNAL \pass6|Add2~7\ : std_logic;
SIGNAL \pass6|Add2~9\ : std_logic;
SIGNAL \pass6|Add2~11\ : std_logic;
SIGNAL \pass6|Add2~13\ : std_logic;
SIGNAL \pass6|Add2~15\ : std_logic;
SIGNAL \pass6|Add2~17\ : std_logic;
SIGNAL \pass6|Add2~19\ : std_logic;
SIGNAL \pass6|Add2~20_combout\ : std_logic;
SIGNAL \pass6|Add2~8_combout\ : std_logic;
SIGNAL \pass6|Add2~6_combout\ : std_logic;
SIGNAL \pass6|Add2~4_combout\ : std_logic;
SIGNAL \pass6|Add2~2_combout\ : std_logic;
SIGNAL \pass6|Add2~0_combout\ : std_logic;
SIGNAL \pass6|Add1~0_combout\ : std_logic;
SIGNAL \pass6|signal_sortie~0_combout\ : std_logic;
SIGNAL \pass6|Add3~1\ : std_logic;
SIGNAL \pass6|Add3~3\ : std_logic;
SIGNAL \pass6|Add3~5\ : std_logic;
SIGNAL \pass6|Add3~7\ : std_logic;
SIGNAL \pass6|Add3~9\ : std_logic;
SIGNAL \pass6|Add3~10_combout\ : std_logic;
SIGNAL \pass6|Add2~10_combout\ : std_logic;
SIGNAL \pass6|Add3~11\ : std_logic;
SIGNAL \pass6|Add3~12_combout\ : std_logic;
SIGNAL \pass6|Add2~12_combout\ : std_logic;
SIGNAL \pass6|Add3~13\ : std_logic;
SIGNAL \pass6|Add3~14_combout\ : std_logic;
SIGNAL \pass6|Add3~8_combout\ : std_logic;
SIGNAL \pass6|Equal0~1_combout\ : std_logic;
SIGNAL \pass6|Add2~16_combout\ : std_logic;
SIGNAL \pass6|Add2~14_combout\ : std_logic;
SIGNAL \pass6|Add3~15\ : std_logic;
SIGNAL \pass6|Add3~17\ : std_logic;
SIGNAL \pass6|Add3~18_combout\ : std_logic;
SIGNAL \pass6|Add3~16_combout\ : std_logic;
SIGNAL \pass6|Add2~18_combout\ : std_logic;
SIGNAL \pass6|Add3~19\ : std_logic;
SIGNAL \pass6|Add3~21\ : std_logic;
SIGNAL \pass6|Add3~22_combout\ : std_logic;
SIGNAL \pass6|Add3~20_combout\ : std_logic;
SIGNAL \pass6|Equal0~2_combout\ : std_logic;
SIGNAL \pass6|Add3~4_combout\ : std_logic;
SIGNAL \pass6|Add3~0_combout\ : std_logic;
SIGNAL \pass6|Add3~6_combout\ : std_logic;
SIGNAL \pass6|Add3~2_combout\ : std_logic;
SIGNAL \pass6|Equal0~0_combout\ : std_logic;
SIGNAL \pass6|signal_sortie~1_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\ : std_logic;
SIGNAL \pass6|signal_rotor.raddr_a[1]~1_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|remainder[3]~3_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\ : std_logic;
SIGNAL \pass6|signal_rotor.raddr_a[3]~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \pass6|signal_rotor.raddr_a[4]~4_combout\ : std_logic;
SIGNAL \pass6|signal_rotor.raddr_a[4]~3_combout\ : std_logic;
SIGNAL \pass6|signal_rotor.raddr_a[4]~5_combout\ : std_logic;
SIGNAL \pass6|signal_rotor.raddr_a[2]~2_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~10_combout\ : std_logic;
SIGNAL \pass6|test_bit~0_combout\ : std_logic;
SIGNAL \pass6|test_bit~1_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~14_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~6_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~15_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~7_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~8_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~17_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~9_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~12_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~13_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~11_combout\ : std_logic;
SIGNAL \pass6|signal_rotor~16_combout\ : std_logic;
SIGNAL \pass7|Add0~1\ : std_logic;
SIGNAL \pass7|Add0~3\ : std_logic;
SIGNAL \pass7|Add0~5\ : std_logic;
SIGNAL \pass7|Add0~7\ : std_logic;
SIGNAL \pass7|Add0~9\ : std_logic;
SIGNAL \pass7|Add0~11\ : std_logic;
SIGNAL \pass7|Add0~13\ : std_logic;
SIGNAL \pass7|Add0~15\ : std_logic;
SIGNAL \pass7|Add0~16_combout\ : std_logic;
SIGNAL \pass7|Add0~14_combout\ : std_logic;
SIGNAL \pass7|Add0~12_combout\ : std_logic;
SIGNAL \pass7|Add0~10_combout\ : std_logic;
SIGNAL \pass7|Add0~8_combout\ : std_logic;
SIGNAL \pass7|Add0~6_combout\ : std_logic;
SIGNAL \pass7|Add0~4_combout\ : std_logic;
SIGNAL \pass7|Add0~2_combout\ : std_logic;
SIGNAL \pass7|Add0~0_combout\ : std_logic;
SIGNAL \pass7|Add1~1\ : std_logic;
SIGNAL \pass7|Add1~3\ : std_logic;
SIGNAL \pass7|Add1~5\ : std_logic;
SIGNAL \pass7|Add1~7\ : std_logic;
SIGNAL \pass7|Add1~9\ : std_logic;
SIGNAL \pass7|Add1~11\ : std_logic;
SIGNAL \pass7|Add1~13\ : std_logic;
SIGNAL \pass7|Add1~15\ : std_logic;
SIGNAL \pass7|Add1~17\ : std_logic;
SIGNAL \pass7|Add1~19\ : std_logic;
SIGNAL \pass7|Add1~20_combout\ : std_logic;
SIGNAL \pass7|Add1~18_combout\ : std_logic;
SIGNAL \pass7|Add1~16_combout\ : std_logic;
SIGNAL \pass7|Add1~14_combout\ : std_logic;
SIGNAL \pass7|Add1~12_combout\ : std_logic;
SIGNAL \pass7|Add1~10_combout\ : std_logic;
SIGNAL \pass7|Add1~8_combout\ : std_logic;
SIGNAL \pass7|Add1~6_combout\ : std_logic;
SIGNAL \pass7|Add1~4_combout\ : std_logic;
SIGNAL \pass7|Add1~2_combout\ : std_logic;
SIGNAL \pass7|Add2~1\ : std_logic;
SIGNAL \pass7|Add2~3\ : std_logic;
SIGNAL \pass7|Add2~5\ : std_logic;
SIGNAL \pass7|Add2~7\ : std_logic;
SIGNAL \pass7|Add2~9\ : std_logic;
SIGNAL \pass7|Add2~11\ : std_logic;
SIGNAL \pass7|Add2~13\ : std_logic;
SIGNAL \pass7|Add2~15\ : std_logic;
SIGNAL \pass7|Add2~17\ : std_logic;
SIGNAL \pass7|Add2~19\ : std_logic;
SIGNAL \pass7|Add2~20_combout\ : std_logic;
SIGNAL \pass7|Add2~10_combout\ : std_logic;
SIGNAL \pass7|Add2~8_combout\ : std_logic;
SIGNAL \pass7|Add2~6_combout\ : std_logic;
SIGNAL \pass7|Add2~4_combout\ : std_logic;
SIGNAL \pass7|Add2~2_combout\ : std_logic;
SIGNAL \pass7|Add2~0_combout\ : std_logic;
SIGNAL \pass7|Add1~0_combout\ : std_logic;
SIGNAL \pass7|signal_sortie~0_combout\ : std_logic;
SIGNAL \pass7|Add3~1\ : std_logic;
SIGNAL \pass7|Add3~3\ : std_logic;
SIGNAL \pass7|Add3~5\ : std_logic;
SIGNAL \pass7|Add3~7\ : std_logic;
SIGNAL \pass7|Add3~9\ : std_logic;
SIGNAL \pass7|Add3~11\ : std_logic;
SIGNAL \pass7|Add3~12_combout\ : std_logic;
SIGNAL \pass7|Add3~8_combout\ : std_logic;
SIGNAL \pass7|Add2~12_combout\ : std_logic;
SIGNAL \pass7|Add3~13\ : std_logic;
SIGNAL \pass7|Add3~14_combout\ : std_logic;
SIGNAL \pass7|Add3~10_combout\ : std_logic;
SIGNAL \pass7|Equal0~1_combout\ : std_logic;
SIGNAL \pass7|Add2~16_combout\ : std_logic;
SIGNAL \pass7|Add2~14_combout\ : std_logic;
SIGNAL \pass7|Add3~15\ : std_logic;
SIGNAL \pass7|Add3~17\ : std_logic;
SIGNAL \pass7|Add3~18_combout\ : std_logic;
SIGNAL \pass7|Add3~16_combout\ : std_logic;
SIGNAL \pass7|Add2~18_combout\ : std_logic;
SIGNAL \pass7|Add3~19\ : std_logic;
SIGNAL \pass7|Add3~21\ : std_logic;
SIGNAL \pass7|Add3~22_combout\ : std_logic;
SIGNAL \pass7|Add3~20_combout\ : std_logic;
SIGNAL \pass7|Equal0~2_combout\ : std_logic;
SIGNAL \pass7|Add3~6_combout\ : std_logic;
SIGNAL \pass7|Add3~0_combout\ : std_logic;
SIGNAL \pass7|Add3~4_combout\ : std_logic;
SIGNAL \pass7|Add3~2_combout\ : std_logic;
SIGNAL \pass7|Equal0~0_combout\ : std_logic;
SIGNAL \pass7|signal_sortie~1_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[133]~201_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[132]~203_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[132]~204_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|op_2~1\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|op_2~2_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\ : std_logic;
SIGNAL \pass7|signal_rotor.raddr_a[1]~3_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[134]~200_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|op_2~3\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|op_2~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\ : std_logic;
SIGNAL \pass7|signal_rotor.raddr_a[2]~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[135]~199_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|op_2~5\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|op_2~6_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|remainder[3]~0_combout\ : std_logic;
SIGNAL \pass7|signal_rotor.raddr_a[3]~5_combout\ : std_logic;
SIGNAL \pass7|signal_rotor.raddr_a[4]~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|op_2~7\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|op_2~8_combout\ : std_logic;
SIGNAL \pass7|signal_rotor.raddr_a[4]~1_combout\ : std_logic;
SIGNAL \pass7|signal_rotor.raddr_a[4]~2_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~4_combout\ : std_logic;
SIGNAL \pass7|test_bit~0_combout\ : std_logic;
SIGNAL \pass7|test_bit~1_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|op_2~0_combout\ : std_logic;
SIGNAL \pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~5_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~6_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~7_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~8_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~17_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~9_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~11_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~10_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~12_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~13_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~14_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~15_combout\ : std_logic;
SIGNAL \pass7|signal_rotor~16_combout\ : std_logic;

BEGIN

ww_signal_in <= signal_in;
signal_out <= ww_signal_out;
ww_position_rotor1 <= IEEE.STD_LOGIC_ARITH.CONV_STD_LOGIC_VECTOR(position_rotor1, 5);
ww_position_rotor2 <= IEEE.STD_LOGIC_ARITH.CONV_STD_LOGIC_VECTOR(position_rotor2, 5);
ww_position_rotor3 <= IEEE.STD_LOGIC_ARITH.CONV_STD_LOGIC_VECTOR(position_rotor3, 5);
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

-- Location: IOOBUF_X22_Y31_N2
\signal_out[0]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pass7|signal_rotor~5_combout\,
	devoe => ww_devoe,
	o => \signal_out[0]~output_o\);

-- Location: IOOBUF_X26_Y31_N2
\signal_out[1]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pass7|signal_rotor~8_combout\,
	devoe => ww_devoe,
	o => \signal_out[1]~output_o\);

-- Location: IOOBUF_X20_Y31_N2
\signal_out[2]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pass7|signal_rotor~9_combout\,
	devoe => ww_devoe,
	o => \signal_out[2]~output_o\);

-- Location: IOOBUF_X22_Y31_N9
\signal_out[3]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pass7|signal_rotor~12_combout\,
	devoe => ww_devoe,
	o => \signal_out[3]~output_o\);

-- Location: IOOBUF_X20_Y31_N9
\signal_out[4]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pass7|signal_rotor~14_combout\,
	devoe => ww_devoe,
	o => \signal_out[4]~output_o\);

-- Location: IOOBUF_X8_Y0_N9
\signal_out[5]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \signal_out[5]~output_o\);

-- Location: IOOBUF_X24_Y31_N9
\signal_out[6]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \pass7|signal_rotor~16_combout\,
	devoe => ww_devoe,
	o => \signal_out[6]~output_o\);

-- Location: IOOBUF_X20_Y0_N9
\signal_out[7]~output\ : cycloneiv_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \signal_out[7]~output_o\);

-- Location: IOIBUF_X10_Y31_N1
\position_rotor3[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor3(4),
	o => \position_rotor3[4]~input_o\);

-- Location: IOIBUF_X29_Y31_N1
\signal_in[7]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_signal_in(7),
	o => \signal_in[7]~input_o\);

-- Location: IOIBUF_X33_Y24_N1
\signal_in[6]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_signal_in(6),
	o => \signal_in[6]~input_o\);

-- Location: IOIBUF_X26_Y31_N8
\signal_in[5]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_signal_in(5),
	o => \signal_in[5]~input_o\);

-- Location: IOIBUF_X16_Y31_N1
\position_rotor1[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor1(4),
	o => \position_rotor1[4]~input_o\);

-- Location: IOIBUF_X33_Y27_N8
\signal_in[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_signal_in(4),
	o => \signal_in[4]~input_o\);

-- Location: IOIBUF_X16_Y31_N8
\position_rotor1[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor1(3),
	o => \position_rotor1[3]~input_o\);

-- Location: IOIBUF_X29_Y31_N8
\signal_in[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_signal_in(3),
	o => \signal_in[3]~input_o\);

-- Location: IOIBUF_X24_Y31_N1
\signal_in[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_signal_in(2),
	o => \signal_in[2]~input_o\);

-- Location: IOIBUF_X33_Y28_N1
\position_rotor1[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor1(2),
	o => \position_rotor1[2]~input_o\);

-- Location: IOIBUF_X31_Y31_N8
\signal_in[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_signal_in(1),
	o => \signal_in[1]~input_o\);

-- Location: IOIBUF_X33_Y28_N8
\position_rotor1[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor1(1),
	o => \position_rotor1[1]~input_o\);

-- Location: IOIBUF_X31_Y31_N1
\signal_in[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_signal_in(0),
	o => \signal_in[0]~input_o\);

-- Location: IOIBUF_X33_Y27_N1
\position_rotor1[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor1(0),
	o => \position_rotor1[0]~input_o\);

-- Location: LCCOMB_X24_Y29_N0
\pass1|Add0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add0~0_combout\ = (\signal_in[0]~input_o\ & (\position_rotor1[0]~input_o\ $ (VCC))) # (!\signal_in[0]~input_o\ & (\position_rotor1[0]~input_o\ & VCC))
-- \pass1|Add0~1\ = CARRY((\signal_in[0]~input_o\ & \position_rotor1[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_in[0]~input_o\,
	datab => \position_rotor1[0]~input_o\,
	datad => VCC,
	combout => \pass1|Add0~0_combout\,
	cout => \pass1|Add0~1\);

-- Location: LCCOMB_X24_Y29_N2
\pass1|Add0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add0~2_combout\ = (\signal_in[1]~input_o\ & ((\position_rotor1[1]~input_o\ & (\pass1|Add0~1\ & VCC)) # (!\position_rotor1[1]~input_o\ & (!\pass1|Add0~1\)))) # (!\signal_in[1]~input_o\ & ((\position_rotor1[1]~input_o\ & (!\pass1|Add0~1\)) # 
-- (!\position_rotor1[1]~input_o\ & ((\pass1|Add0~1\) # (GND)))))
-- \pass1|Add0~3\ = CARRY((\signal_in[1]~input_o\ & (!\position_rotor1[1]~input_o\ & !\pass1|Add0~1\)) # (!\signal_in[1]~input_o\ & ((!\pass1|Add0~1\) # (!\position_rotor1[1]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \signal_in[1]~input_o\,
	datab => \position_rotor1[1]~input_o\,
	datad => VCC,
	cin => \pass1|Add0~1\,
	combout => \pass1|Add0~2_combout\,
	cout => \pass1|Add0~3\);

-- Location: LCCOMB_X24_Y29_N4
\pass1|Add0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add0~4_combout\ = ((\signal_in[2]~input_o\ $ (\position_rotor1[2]~input_o\ $ (!\pass1|Add0~3\)))) # (GND)
-- \pass1|Add0~5\ = CARRY((\signal_in[2]~input_o\ & ((\position_rotor1[2]~input_o\) # (!\pass1|Add0~3\))) # (!\signal_in[2]~input_o\ & (\position_rotor1[2]~input_o\ & !\pass1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \signal_in[2]~input_o\,
	datab => \position_rotor1[2]~input_o\,
	datad => VCC,
	cin => \pass1|Add0~3\,
	combout => \pass1|Add0~4_combout\,
	cout => \pass1|Add0~5\);

-- Location: LCCOMB_X24_Y29_N6
\pass1|Add0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add0~6_combout\ = (\position_rotor1[3]~input_o\ & ((\signal_in[3]~input_o\ & (\pass1|Add0~5\ & VCC)) # (!\signal_in[3]~input_o\ & (!\pass1|Add0~5\)))) # (!\position_rotor1[3]~input_o\ & ((\signal_in[3]~input_o\ & (!\pass1|Add0~5\)) # 
-- (!\signal_in[3]~input_o\ & ((\pass1|Add0~5\) # (GND)))))
-- \pass1|Add0~7\ = CARRY((\position_rotor1[3]~input_o\ & (!\signal_in[3]~input_o\ & !\pass1|Add0~5\)) # (!\position_rotor1[3]~input_o\ & ((!\pass1|Add0~5\) # (!\signal_in[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor1[3]~input_o\,
	datab => \signal_in[3]~input_o\,
	datad => VCC,
	cin => \pass1|Add0~5\,
	combout => \pass1|Add0~6_combout\,
	cout => \pass1|Add0~7\);

-- Location: LCCOMB_X24_Y29_N8
\pass1|Add0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add0~8_combout\ = ((\position_rotor1[4]~input_o\ $ (\signal_in[4]~input_o\ $ (!\pass1|Add0~7\)))) # (GND)
-- \pass1|Add0~9\ = CARRY((\position_rotor1[4]~input_o\ & ((\signal_in[4]~input_o\) # (!\pass1|Add0~7\))) # (!\position_rotor1[4]~input_o\ & (\signal_in[4]~input_o\ & !\pass1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor1[4]~input_o\,
	datab => \signal_in[4]~input_o\,
	datad => VCC,
	cin => \pass1|Add0~7\,
	combout => \pass1|Add0~8_combout\,
	cout => \pass1|Add0~9\);

-- Location: LCCOMB_X24_Y29_N10
\pass1|Add0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add0~10_combout\ = (\signal_in[5]~input_o\ & (!\pass1|Add0~9\)) # (!\signal_in[5]~input_o\ & ((\pass1|Add0~9\) # (GND)))
-- \pass1|Add0~11\ = CARRY((!\pass1|Add0~9\) # (!\signal_in[5]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \signal_in[5]~input_o\,
	datad => VCC,
	cin => \pass1|Add0~9\,
	combout => \pass1|Add0~10_combout\,
	cout => \pass1|Add0~11\);

-- Location: LCCOMB_X24_Y29_N12
\pass1|Add0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add0~12_combout\ = (\signal_in[6]~input_o\ & (\pass1|Add0~11\ $ (GND))) # (!\signal_in[6]~input_o\ & (!\pass1|Add0~11\ & VCC))
-- \pass1|Add0~13\ = CARRY((\signal_in[6]~input_o\ & !\pass1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \signal_in[6]~input_o\,
	datad => VCC,
	cin => \pass1|Add0~11\,
	combout => \pass1|Add0~12_combout\,
	cout => \pass1|Add0~13\);

-- Location: LCCOMB_X24_Y29_N14
\pass1|Add0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add0~14_combout\ = (\signal_in[7]~input_o\ & (!\pass1|Add0~13\)) # (!\signal_in[7]~input_o\ & ((\pass1|Add0~13\) # (GND)))
-- \pass1|Add0~15\ = CARRY((!\pass1|Add0~13\) # (!\signal_in[7]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \signal_in[7]~input_o\,
	datad => VCC,
	cin => \pass1|Add0~13\,
	combout => \pass1|Add0~14_combout\,
	cout => \pass1|Add0~15\);

-- Location: LCCOMB_X24_Y29_N16
\pass1|Add0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add0~16_combout\ = !\pass1|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass1|Add0~15\,
	combout => \pass1|Add0~16_combout\);

-- Location: LCCOMB_X25_Y29_N4
\pass1|Add1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add1~0_combout\ = \pass1|Add0~0_combout\ $ (VCC)
-- \pass1|Add1~1\ = CARRY(\pass1|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add0~0_combout\,
	datad => VCC,
	combout => \pass1|Add1~0_combout\,
	cout => \pass1|Add1~1\);

-- Location: LCCOMB_X25_Y29_N6
\pass1|Add1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add1~2_combout\ = (\pass1|Add0~2_combout\ & (\pass1|Add1~1\ & VCC)) # (!\pass1|Add0~2_combout\ & (!\pass1|Add1~1\))
-- \pass1|Add1~3\ = CARRY((!\pass1|Add0~2_combout\ & !\pass1|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add0~2_combout\,
	datad => VCC,
	cin => \pass1|Add1~1\,
	combout => \pass1|Add1~2_combout\,
	cout => \pass1|Add1~3\);

-- Location: LCCOMB_X25_Y29_N8
\pass1|Add1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add1~4_combout\ = (\pass1|Add0~4_combout\ & ((GND) # (!\pass1|Add1~3\))) # (!\pass1|Add0~4_combout\ & (\pass1|Add1~3\ $ (GND)))
-- \pass1|Add1~5\ = CARRY((\pass1|Add0~4_combout\) # (!\pass1|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Add0~4_combout\,
	datad => VCC,
	cin => \pass1|Add1~3\,
	combout => \pass1|Add1~4_combout\,
	cout => \pass1|Add1~5\);

-- Location: LCCOMB_X25_Y29_N10
\pass1|Add1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add1~6_combout\ = (\pass1|Add0~6_combout\ & (\pass1|Add1~5\ & VCC)) # (!\pass1|Add0~6_combout\ & (!\pass1|Add1~5\))
-- \pass1|Add1~7\ = CARRY((!\pass1|Add0~6_combout\ & !\pass1|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Add0~6_combout\,
	datad => VCC,
	cin => \pass1|Add1~5\,
	combout => \pass1|Add1~6_combout\,
	cout => \pass1|Add1~7\);

-- Location: LCCOMB_X25_Y29_N12
\pass1|Add1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add1~8_combout\ = (\pass1|Add0~8_combout\ & ((GND) # (!\pass1|Add1~7\))) # (!\pass1|Add0~8_combout\ & (\pass1|Add1~7\ $ (GND)))
-- \pass1|Add1~9\ = CARRY((\pass1|Add0~8_combout\) # (!\pass1|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add0~8_combout\,
	datad => VCC,
	cin => \pass1|Add1~7\,
	combout => \pass1|Add1~8_combout\,
	cout => \pass1|Add1~9\);

-- Location: LCCOMB_X25_Y29_N14
\pass1|Add1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add1~10_combout\ = (\pass1|Add0~10_combout\ & (\pass1|Add1~9\ & VCC)) # (!\pass1|Add0~10_combout\ & (!\pass1|Add1~9\))
-- \pass1|Add1~11\ = CARRY((!\pass1|Add0~10_combout\ & !\pass1|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add0~10_combout\,
	datad => VCC,
	cin => \pass1|Add1~9\,
	combout => \pass1|Add1~10_combout\,
	cout => \pass1|Add1~11\);

-- Location: LCCOMB_X25_Y29_N16
\pass1|Add1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add1~12_combout\ = (\pass1|Add0~12_combout\ & (\pass1|Add1~11\ $ (GND))) # (!\pass1|Add0~12_combout\ & (!\pass1|Add1~11\ & VCC))
-- \pass1|Add1~13\ = CARRY((\pass1|Add0~12_combout\ & !\pass1|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add0~12_combout\,
	datad => VCC,
	cin => \pass1|Add1~11\,
	combout => \pass1|Add1~12_combout\,
	cout => \pass1|Add1~13\);

-- Location: LCCOMB_X25_Y29_N18
\pass1|Add1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add1~14_combout\ = (\pass1|Add0~14_combout\ & (\pass1|Add1~13\ & VCC)) # (!\pass1|Add0~14_combout\ & (!\pass1|Add1~13\))
-- \pass1|Add1~15\ = CARRY((!\pass1|Add0~14_combout\ & !\pass1|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add0~14_combout\,
	datad => VCC,
	cin => \pass1|Add1~13\,
	combout => \pass1|Add1~14_combout\,
	cout => \pass1|Add1~15\);

-- Location: LCCOMB_X25_Y29_N20
\pass1|Add1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add1~16_combout\ = (\pass1|Add0~16_combout\ & ((GND) # (!\pass1|Add1~15\))) # (!\pass1|Add0~16_combout\ & (\pass1|Add1~15\ $ (GND)))
-- \pass1|Add1~17\ = CARRY((\pass1|Add0~16_combout\) # (!\pass1|Add1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add0~16_combout\,
	datad => VCC,
	cin => \pass1|Add1~15\,
	combout => \pass1|Add1~16_combout\,
	cout => \pass1|Add1~17\);

-- Location: LCCOMB_X25_Y29_N22
\pass1|Add1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add1~18_combout\ = \pass1|Add1~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass1|Add1~17\,
	combout => \pass1|Add1~18_combout\);

-- Location: LCCOMB_X25_Y29_N0
\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\pass1|Add1~18_combout\ & (!\pass1|Add1~4_combout\ & (!\pass1|Add1~0_combout\ & !\pass1|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Add1~4_combout\,
	datac => \pass1|Add1~0_combout\,
	datad => \pass1|Add1~2_combout\,
	combout => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X25_Y30_N8
\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pass1|Add1~18_combout\ & (\pass1|Add1~6_combout\ & \pass1|Add1~8_combout\)) # (!\pass1|Add1~18_combout\ & 
-- (!\pass1|Add1~6_combout\ & !\pass1|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \pass1|Add1~18_combout\,
	datac => \pass1|Add1~6_combout\,
	datad => \pass1|Add1~8_combout\,
	combout => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X25_Y29_N2
\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass1|Add1~18_combout\ & (\pass1|Add1~12_combout\ & \pass1|Add1~10_combout\)) # (!\pass1|Add1~18_combout\ & 
-- (!\pass1|Add1~12_combout\ & !\pass1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Add1~12_combout\,
	datac => \pass1|Add1~10_combout\,
	datad => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X26_Y29_N0
\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass1|Add1~18_combout\ & (\pass1|Add1~14_combout\ & \pass1|Add1~16_combout\)) # (!\pass1|Add1~18_combout\ & 
-- (!\pass1|Add1~14_combout\ & !\pass1|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \pass1|Add1~18_combout\,
	datac => \pass1|Add1~14_combout\,
	datad => \pass1|Add1~16_combout\,
	combout => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X26_Y29_N2
\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ = \pass1|Add1~16_combout\ $ (((\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((!\pass1|Add1~14_combout\))) # 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\pass1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \pass1|Add1~18_combout\,
	datac => \pass1|Add1~14_combout\,
	datad => \pass1|Add1~16_combout\,
	combout => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\);

-- Location: LCCOMB_X25_Y29_N24
\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\ = (\pass1|Add1~10_combout\ & ((\pass1|Add1~12_combout\) # (!\pass1|Add1~18_combout\))) # (!\pass1|Add1~10_combout\ & (!\pass1|Add1~18_combout\ & \pass1|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Add1~10_combout\,
	datac => \pass1|Add1~18_combout\,
	datad => \pass1|Add1~12_combout\,
	combout => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\);

-- Location: LCCOMB_X25_Y29_N26
\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ = \pass1|Add1~14_combout\ $ (((\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\)) # 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass1|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~14_combout\,
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\,
	datac => \pass1|Add1~18_combout\,
	datad => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\);

-- Location: LCCOMB_X25_Y29_N28
\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ = \pass1|Add1~12_combout\ $ (((\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((!\pass1|Add1~10_combout\))) # 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\pass1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Add1~12_combout\,
	datac => \pass1|Add1~10_combout\,
	datad => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\);

-- Location: LCCOMB_X31_Y30_N14
\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ $ (GND)
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	datad => VCC,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X31_Y30_N16
\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)) # 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ & (\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X31_Y30_N18
\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & VCC)) # 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & (\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X31_Y30_N20
\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)) # 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (GND)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X31_Y30_N22
\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY(!\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X31_Y30_N24
\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X30_Y30_N8
\pass1|Mod0|auto_generated|divider|divider|StageOut[60]~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\);

-- Location: LCCOMB_X31_Y30_N2
\pass1|Mod0|auto_generated|divider|divider|StageOut[59]~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\);

-- Location: LCCOMB_X31_Y30_N8
\pass1|Mod0|auto_generated|divider|divider|StageOut[59]~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\ = (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\);

-- Location: LCCOMB_X31_Y30_N4
\pass1|Mod0|auto_generated|divider|divider|StageOut[58]~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\);

-- Location: LCCOMB_X30_Y30_N10
\pass1|Mod0|auto_generated|divider|divider|StageOut[58]~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ = (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\);

-- Location: LCCOMB_X31_Y30_N6
\pass1|Mod0|auto_generated|divider|divider|StageOut[57]~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\);

-- Location: LCCOMB_X30_Y30_N28
\pass1|Mod0|auto_generated|divider|divider|StageOut[57]~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\ = (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\);

-- Location: LCCOMB_X31_Y30_N26
\pass1|Mod0|auto_generated|divider|divider|StageOut[56]~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\);

-- Location: LCCOMB_X31_Y30_N0
\pass1|Mod0|auto_generated|divider|divider|StageOut[56]~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\ = (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\);

-- Location: LCCOMB_X30_Y30_N30
\pass1|Mod0|auto_generated|divider|divider|StageOut[55]~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass1|Add1~18_combout\ $ (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ 
-- (!\pass1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \pass1|Add1~10_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\);

-- Location: LCCOMB_X30_Y30_N0
\pass1|Mod0|auto_generated|divider|divider|StageOut[55]~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass1|Add1~18_combout\ $ (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ 
-- (!\pass1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \pass1|Add1~10_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\);

-- Location: LCCOMB_X30_Y30_N12
\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\pass1|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\,
	datad => VCC,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X30_Y30_N14
\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X30_Y30_N16
\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\)))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X30_Y30_N18
\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\pass1|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ & (((!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\) # (GND)))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(((!\pass1|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ & !\pass1|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X30_Y30_N20
\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\))))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\) # (GND))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X30_Y30_N22
\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\pass1|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ & (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & VCC)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X30_Y30_N24
\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X30_Y30_N4
\pass1|Mod0|auto_generated|divider|divider|StageOut[72]~154\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\);

-- Location: LCCOMB_X29_Y30_N8
\pass1|Mod0|auto_generated|divider|divider|StageOut[72]~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\);

-- Location: LCCOMB_X31_Y30_N12
\pass1|Mod0|auto_generated|divider|divider|StageOut[71]~177\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\);

-- Location: LCCOMB_X29_Y30_N2
\pass1|Mod0|auto_generated|divider|divider|StageOut[71]~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\);

-- Location: LCCOMB_X31_Y30_N10
\pass1|Mod0|auto_generated|divider|divider|StageOut[70]~178\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\)) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\);

-- Location: LCCOMB_X29_Y30_N4
\pass1|Mod0|auto_generated|divider|divider|StageOut[70]~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\);

-- Location: LCCOMB_X31_Y30_N28
\pass1|Mod0|auto_generated|divider|divider|StageOut[69]~179\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\)) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\);

-- Location: LCCOMB_X29_Y30_N30
\pass1|Mod0|auto_generated|divider|divider|StageOut[69]~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\);

-- Location: LCCOMB_X31_Y30_N30
\pass1|Mod0|auto_generated|divider|divider|StageOut[68]~180\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\)) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\);

-- Location: LCCOMB_X27_Y30_N16
\pass1|Mod0|auto_generated|divider|divider|StageOut[68]~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\);

-- Location: LCCOMB_X30_Y30_N2
\pass1|Mod0|auto_generated|divider|divider|StageOut[67]~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass1|Add1~18_combout\ $ (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ 
-- (!\pass1|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \pass1|Add1~10_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\);

-- Location: LCCOMB_X30_Y30_N26
\pass1|Mod0|auto_generated|divider|divider|StageOut[67]~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\);

-- Location: LCCOMB_X25_Y30_N26
\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ = \pass1|Add1~8_combout\ $ (((\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((!\pass1|Add1~6_combout\))) # 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\pass1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000101001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \pass1|Add1~18_combout\,
	datac => \pass1|Add1~6_combout\,
	datad => \pass1|Add1~8_combout\,
	combout => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\);

-- Location: LCCOMB_X29_Y30_N10
\pass1|Mod0|auto_generated|divider|divider|StageOut[66]~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\ = (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\);

-- Location: LCCOMB_X29_Y30_N0
\pass1|Mod0|auto_generated|divider|divider|StageOut[66]~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\ = (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\);

-- Location: LCCOMB_X29_Y30_N14
\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\pass1|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\,
	datad => VCC,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X29_Y30_N16
\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X29_Y30_N18
\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\)))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X29_Y30_N20
\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\pass1|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ & (((!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\) # (GND)))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY(((!\pass1|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ & !\pass1|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X29_Y30_N22
\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\))))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\) # (GND))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X29_Y30_N24
\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X29_Y30_N26
\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\))))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\) # (GND))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X29_Y30_N28
\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X30_Y30_N6
\pass1|Mod0|auto_generated|divider|divider|StageOut[84]~155\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # 
-- ((!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\);

-- Location: LCCOMB_X26_Y30_N24
\pass1|Mod0|auto_generated|divider|divider|StageOut[84]~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\);

-- Location: LCCOMB_X29_Y30_N12
\pass1|Mod0|auto_generated|divider|divider|StageOut[83]~156\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\) # 
-- ((!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\);

-- Location: LCCOMB_X25_Y30_N4
\pass1|Mod0|auto_generated|divider|divider|StageOut[83]~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\);

-- Location: LCCOMB_X27_Y30_N30
\pass1|Mod0|auto_generated|divider|divider|StageOut[82]~157\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\);

-- Location: LCCOMB_X27_Y30_N10
\pass1|Mod0|auto_generated|divider|divider|StageOut[82]~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\);

-- Location: LCCOMB_X29_Y30_N6
\pass1|Mod0|auto_generated|divider|divider|StageOut[81]~158\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\) # 
-- ((!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\);

-- Location: LCCOMB_X26_Y30_N2
\pass1|Mod0|auto_generated|divider|divider|StageOut[81]~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\);

-- Location: LCCOMB_X27_Y30_N8
\pass1|Mod0|auto_generated|divider|divider|StageOut[80]~159\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- ((!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\);

-- Location: LCCOMB_X27_Y30_N28
\pass1|Mod0|auto_generated|divider|divider|StageOut[80]~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\);

-- Location: LCCOMB_X27_Y30_N2
\pass1|Mod0|auto_generated|divider|divider|StageOut[79]~160\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\) # 
-- ((!\pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\);

-- Location: LCCOMB_X27_Y30_N22
\pass1|Mod0|auto_generated|divider|divider|StageOut[79]~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\);

-- Location: LCCOMB_X25_Y30_N0
\pass1|Mod0|auto_generated|divider|divider|StageOut[78]~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\);

-- Location: LCCOMB_X25_Y30_N22
\pass1|Mod0|auto_generated|divider|divider|StageOut[78]~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\ = (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\);

-- Location: LCCOMB_X25_Y30_N2
\pass1|Mod0|auto_generated|divider|divider|StageOut[77]~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\pass1|Add1~18_combout\ $ 
-- (!\pass1|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \pass1|Add1~18_combout\,
	datac => \pass1|Add1~6_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\);

-- Location: LCCOMB_X25_Y30_N28
\pass1|Mod0|auto_generated|divider|divider|StageOut[77]~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\pass1|Add1~18_combout\ $ 
-- (!\pass1|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \pass1|Add1~18_combout\,
	datac => \pass1|Add1~6_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\);

-- Location: LCCOMB_X26_Y30_N6
\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\pass1|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\,
	datad => VCC,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X26_Y30_N8
\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X26_Y30_N10
\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\)))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X26_Y30_N12
\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\pass1|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ & (((!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\) # (GND)))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY(((!\pass1|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ & !\pass1|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X26_Y30_N14
\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\))))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\) # (GND))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X26_Y30_N16
\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X26_Y30_N18
\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\))))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\) # (GND))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X26_Y30_N20
\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X26_Y30_N22
\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X26_Y30_N28
\pass1|Mod0|auto_generated|divider|divider|StageOut[96]~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\);

-- Location: LCCOMB_X26_Y30_N26
\pass1|Mod0|auto_generated|divider|divider|StageOut[96]~161\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\);

-- Location: LCCOMB_X25_Y30_N6
\pass1|Mod0|auto_generated|divider|divider|StageOut[95]~162\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\);

-- Location: LCCOMB_X25_Y30_N14
\pass1|Mod0|auto_generated|divider|divider|StageOut[95]~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\);

-- Location: LCCOMB_X27_Y30_N24
\pass1|Mod0|auto_generated|divider|divider|StageOut[94]~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\);

-- Location: LCCOMB_X27_Y30_N12
\pass1|Mod0|auto_generated|divider|divider|StageOut[94]~163\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\);

-- Location: LCCOMB_X26_Y30_N0
\pass1|Mod0|auto_generated|divider|divider|StageOut[93]~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\);

-- Location: LCCOMB_X26_Y30_N4
\pass1|Mod0|auto_generated|divider|divider|StageOut[93]~164\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\);

-- Location: LCCOMB_X27_Y30_N18
\pass1|Mod0|auto_generated|divider|divider|StageOut[92]~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\);

-- Location: LCCOMB_X27_Y30_N14
\pass1|Mod0|auto_generated|divider|divider|StageOut[92]~165\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\);

-- Location: LCCOMB_X27_Y30_N20
\pass1|Mod0|auto_generated|divider|divider|StageOut[91]~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\);

-- Location: LCCOMB_X27_Y30_N0
\pass1|Mod0|auto_generated|divider|divider|StageOut[91]~166\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\);

-- Location: LCCOMB_X25_Y30_N30
\pass1|Mod0|auto_generated|divider|divider|StageOut[90]~181\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- ((!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\);

-- Location: LCCOMB_X25_Y30_N16
\pass1|Mod0|auto_generated|divider|divider|StageOut[90]~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\);

-- Location: LCCOMB_X25_Y30_N20
\pass1|Mod0|auto_generated|divider|divider|StageOut[89]~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\);

-- Location: LCCOMB_X25_Y30_N18
\pass1|Mod0|auto_generated|divider|divider|StageOut[89]~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ (\pass1|Add1~6_combout\ $ 
-- (!\pass1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datab => \pass1|Add1~6_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass1|Add1~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\);

-- Location: LCCOMB_X25_Y29_N30
\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ = \pass1|Add1~4_combout\ $ (((\pass1|Add1~18_combout\) # ((!\pass1|Add1~0_combout\ & !\pass1|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Add1~4_combout\,
	datac => \pass1|Add1~0_combout\,
	datad => \pass1|Add1~2_combout\,
	combout => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\);

-- Location: LCCOMB_X25_Y28_N24
\pass1|Mod0|auto_generated|divider|divider|StageOut[88]~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\ = (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\);

-- Location: LCCOMB_X25_Y28_N2
\pass1|Mod0|auto_generated|divider|divider|StageOut[88]~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\ = (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\);

-- Location: LCCOMB_X27_Y28_N0
\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\pass1|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\,
	datad => VCC,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X27_Y28_N2
\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X27_Y28_N4
\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\)))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X27_Y28_N6
\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\pass1|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ & (((!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\) # (GND)))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(((!\pass1|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ & !\pass1|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X27_Y28_N8
\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\))))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # (GND))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X27_Y28_N10
\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X27_Y28_N12
\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\))))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\) # (GND))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X27_Y28_N14
\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X27_Y28_N16
\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\))))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # (GND))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X27_Y28_N18
\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X25_Y28_N12
\pass1|Mod0|auto_generated|divider|divider|StageOut[99]~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\pass1|Add1~2_combout\ $ (((\pass1|Add1~0_combout\ & !\pass1|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~0_combout\,
	datab => \pass1|Add1~2_combout\,
	datac => \pass1|Add1~18_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\);

-- Location: LCCOMB_X25_Y28_N18
\pass1|Mod0|auto_generated|divider|divider|StageOut[99]~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\pass1|Add1~2_combout\ $ (((\pass1|Add1~0_combout\ & !\pass1|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~0_combout\,
	datab => \pass1|Add1~2_combout\,
	datac => \pass1|Add1~18_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\);

-- Location: LCCOMB_X26_Y28_N2
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\pass1|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\,
	datad => VCC,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X25_Y28_N10
\pass1|Mod0|auto_generated|divider|divider|StageOut[108]~167\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # 
-- ((!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\);

-- Location: LCCOMB_X27_Y28_N20
\pass1|Mod0|auto_generated|divider|divider|StageOut[108]~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\);

-- Location: LCCOMB_X27_Y28_N30
\pass1|Mod0|auto_generated|divider|divider|StageOut[107]~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\);

-- Location: LCCOMB_X25_Y30_N24
\pass1|Mod0|auto_generated|divider|divider|StageOut[107]~168\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\);

-- Location: LCCOMB_X27_Y28_N24
\pass1|Mod0|auto_generated|divider|divider|StageOut[106]~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\);

-- Location: LCCOMB_X27_Y30_N26
\pass1|Mod0|auto_generated|divider|divider|StageOut[106]~169\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\) # 
-- ((!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\);

-- Location: LCCOMB_X26_Y30_N30
\pass1|Mod0|auto_generated|divider|divider|StageOut[105]~170\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\) # 
-- ((!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\);

-- Location: LCCOMB_X27_Y28_N26
\pass1|Mod0|auto_generated|divider|divider|StageOut[105]~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\);

-- Location: LCCOMB_X27_Y30_N4
\pass1|Mod0|auto_generated|divider|divider|StageOut[104]~171\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\);

-- Location: LCCOMB_X27_Y28_N28
\pass1|Mod0|auto_generated|divider|divider|StageOut[104]~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\);

-- Location: LCCOMB_X27_Y30_N6
\pass1|Mod0|auto_generated|divider|divider|StageOut[103]~172\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\) # 
-- ((!\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\);

-- Location: LCCOMB_X27_Y28_N22
\pass1|Mod0|auto_generated|divider|divider|StageOut[103]~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\);

-- Location: LCCOMB_X25_Y28_N20
\pass1|Mod0|auto_generated|divider|divider|StageOut[102]~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\);

-- Location: LCCOMB_X25_Y30_N10
\pass1|Mod0|auto_generated|divider|divider|StageOut[102]~173\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\);

-- Location: LCCOMB_X25_Y30_N12
\pass1|Mod0|auto_generated|divider|divider|StageOut[101]~174\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\);

-- Location: LCCOMB_X26_Y28_N24
\pass1|Mod0|auto_generated|divider|divider|StageOut[101]~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\);

-- Location: LCCOMB_X25_Y28_N16
\pass1|Mod0|auto_generated|divider|divider|StageOut[100]~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\);

-- Location: LCCOMB_X25_Y28_N6
\pass1|Mod0|auto_generated|divider|divider|StageOut[100]~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\ = (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\);

-- Location: LCCOMB_X26_Y28_N4
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\)))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X26_Y28_N6
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\)))) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\pass1|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\)))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- (\pass1|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X26_Y28_N8
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\pass1|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ & (((!\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\) # (GND)))))
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY(((!\pass1|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ & !\pass1|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\)) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X26_Y28_N10
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X26_Y28_N12
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\);

-- Location: LCCOMB_X26_Y28_N14
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\);

-- Location: LCCOMB_X26_Y28_N16
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\);

-- Location: LCCOMB_X26_Y28_N18
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\);

-- Location: LCCOMB_X26_Y28_N20
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\ & 
-- !\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\,
	cout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\);

-- Location: LCCOMB_X26_Y28_N22
\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X25_Y28_N0
\pass1|Mod0|auto_generated|divider|divider|StageOut[111]~150\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\);

-- Location: LCCOMB_X25_Y28_N22
\pass1|Mod0|auto_generated|divider|divider|StageOut[111]~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\pass1|Add1~2_combout\ $ (((\pass1|Add1~0_combout\ & !\pass1|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~0_combout\,
	datab => \pass1|Add1~2_combout\,
	datac => \pass1|Add1~18_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\);

-- Location: LCCOMB_X25_Y28_N4
\pass1|Mod0|auto_generated|divider|divider|StageOut[110]~152\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\ = (\pass1|Add1~0_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Add1~0_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\);

-- Location: LCCOMB_X25_Y28_N26
\pass1|Mod0|auto_generated|divider|divider|StageOut[110]~151\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[110]~151_combout\ = (\pass1|Add1~0_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Add1~0_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[110]~151_combout\);

-- Location: LCCOMB_X24_Y28_N12
\pass1|Mod0|auto_generated|divider|op_2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\pass1|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\ & !\pass1|Mod0|auto_generated|divider|divider|StageOut[110]~151_combout\)))
-- \pass1|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\ & !\pass1|Mod0|auto_generated|divider|divider|StageOut[110]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[110]~151_combout\,
	datad => VCC,
	combout => \pass1|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \pass1|Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X24_Y28_N14
\pass1|Mod0|auto_generated|divider|op_2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|op_2~2_combout\ = (\pass1|Mod0|auto_generated|divider|op_2~1\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\)))) # 
-- (!\pass1|Mod0|auto_generated|divider|op_2~1\ & (((!\pass1|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\ & !\pass1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\)) # (GND)))
-- \pass1|Mod0|auto_generated|divider|op_2~3\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\) # (!\pass1|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|op_2~1\,
	combout => \pass1|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \pass1|Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X24_Y28_N26
\pass1|Mod0|auto_generated|divider|remainder[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\ = (\pass1|Add1~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\)))) # 
-- (!\pass1|Add1~18_combout\ & (((\pass1|Mod0|auto_generated|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\,
	datac => \pass1|Mod0|auto_generated|divider|op_2~2_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\,
	combout => \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\);

-- Location: LCCOMB_X25_Y28_N14
\pass1|Mod0|auto_generated|divider|divider|StageOut[112]~182\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\)) # (!\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\);

-- Location: LCCOMB_X26_Y28_N26
\pass1|Mod0|auto_generated|divider|divider|StageOut[112]~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\);

-- Location: LCCOMB_X24_Y28_N16
\pass1|Mod0|auto_generated|divider|op_2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|op_2~4_combout\ = (\pass1|Mod0|auto_generated|divider|op_2~3\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\ & VCC))) # 
-- (!\pass1|Mod0|auto_generated|divider|op_2~3\ & ((((!\pass1|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ & !\pass1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\)))))
-- \pass1|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\pass1|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ & (!\pass1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\ & !\pass1|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|op_2~3\,
	combout => \pass1|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \pass1|Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X24_Y28_N4
\pass1|Mod0|auto_generated|divider|remainder[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\ = (\pass1|Add1~18_combout\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\)))) # 
-- (!\pass1|Add1~18_combout\ & (\pass1|Mod0|auto_generated|divider|op_2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Mod0|auto_generated|divider|op_2~4_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[112]~148_combout\,
	combout => \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\);

-- Location: LCCOMB_X25_Y28_N30
\pass1|signal_sortie~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_sortie~0_combout\ = \pass1|Add1~0_combout\ $ (\pass1|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~0_combout\,
	datac => \pass1|Add1~18_combout\,
	combout => \pass1|signal_sortie~0_combout\);

-- Location: LCCOMB_X26_Y29_N12
\pass1|Add2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add2~0_combout\ = (\pass1|signal_sortie~0_combout\ & (!\pass1|Add1~18_combout\ & VCC)) # (!\pass1|signal_sortie~0_combout\ & (\pass1|Add1~18_combout\ $ (GND)))
-- \pass1|Add2~1\ = CARRY((!\pass1|signal_sortie~0_combout\ & !\pass1|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_sortie~0_combout\,
	datab => \pass1|Add1~18_combout\,
	datad => VCC,
	combout => \pass1|Add2~0_combout\,
	cout => \pass1|Add2~1\);

-- Location: LCCOMB_X26_Y29_N14
\pass1|Add2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add2~2_combout\ = (\pass1|Add2~1\ & (\pass1|Add1~2_combout\ $ ((\pass1|Add1~18_combout\)))) # (!\pass1|Add2~1\ & ((\pass1|Add1~2_combout\ $ (!\pass1|Add1~18_combout\)) # (GND)))
-- \pass1|Add2~3\ = CARRY((\pass1|Add1~2_combout\ $ (\pass1|Add1~18_combout\)) # (!\pass1|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~2_combout\,
	datab => \pass1|Add1~18_combout\,
	datad => VCC,
	cin => \pass1|Add2~1\,
	combout => \pass1|Add2~2_combout\,
	cout => \pass1|Add2~3\);

-- Location: LCCOMB_X26_Y29_N16
\pass1|Add2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add2~4_combout\ = (\pass1|Add2~3\ & ((\pass1|Add1~4_combout\ $ (!\pass1|Add1~18_combout\)))) # (!\pass1|Add2~3\ & (\pass1|Add1~4_combout\ $ (\pass1|Add1~18_combout\ $ (GND))))
-- \pass1|Add2~5\ = CARRY((!\pass1|Add2~3\ & (\pass1|Add1~4_combout\ $ (!\pass1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~4_combout\,
	datab => \pass1|Add1~18_combout\,
	datad => VCC,
	cin => \pass1|Add2~3\,
	combout => \pass1|Add2~4_combout\,
	cout => \pass1|Add2~5\);

-- Location: LCCOMB_X26_Y29_N18
\pass1|Add2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add2~6_combout\ = (\pass1|Add2~5\ & (\pass1|Add1~6_combout\ $ ((\pass1|Add1~18_combout\)))) # (!\pass1|Add2~5\ & ((\pass1|Add1~6_combout\ $ (!\pass1|Add1~18_combout\)) # (GND)))
-- \pass1|Add2~7\ = CARRY((\pass1|Add1~6_combout\ $ (\pass1|Add1~18_combout\)) # (!\pass1|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~6_combout\,
	datab => \pass1|Add1~18_combout\,
	datad => VCC,
	cin => \pass1|Add2~5\,
	combout => \pass1|Add2~6_combout\,
	cout => \pass1|Add2~7\);

-- Location: LCCOMB_X26_Y29_N20
\pass1|Add2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add2~8_combout\ = (\pass1|Add2~7\ & ((\pass1|Add1~8_combout\ $ (!\pass1|Add1~18_combout\)))) # (!\pass1|Add2~7\ & (\pass1|Add1~8_combout\ $ (\pass1|Add1~18_combout\ $ (GND))))
-- \pass1|Add2~9\ = CARRY((!\pass1|Add2~7\ & (\pass1|Add1~8_combout\ $ (!\pass1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~8_combout\,
	datab => \pass1|Add1~18_combout\,
	datad => VCC,
	cin => \pass1|Add2~7\,
	combout => \pass1|Add2~8_combout\,
	cout => \pass1|Add2~9\);

-- Location: LCCOMB_X26_Y29_N22
\pass1|Add2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add2~10_combout\ = (\pass1|Add2~9\ & (\pass1|Add1~10_combout\ $ ((\pass1|Add1~18_combout\)))) # (!\pass1|Add2~9\ & ((\pass1|Add1~10_combout\ $ (!\pass1|Add1~18_combout\)) # (GND)))
-- \pass1|Add2~11\ = CARRY((\pass1|Add1~10_combout\ $ (\pass1|Add1~18_combout\)) # (!\pass1|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~10_combout\,
	datab => \pass1|Add1~18_combout\,
	datad => VCC,
	cin => \pass1|Add2~9\,
	combout => \pass1|Add2~10_combout\,
	cout => \pass1|Add2~11\);

-- Location: LCCOMB_X26_Y29_N24
\pass1|Add2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add2~12_combout\ = (\pass1|Add2~11\ & ((\pass1|Add1~12_combout\ $ (!\pass1|Add1~18_combout\)))) # (!\pass1|Add2~11\ & (\pass1|Add1~12_combout\ $ (\pass1|Add1~18_combout\ $ (GND))))
-- \pass1|Add2~13\ = CARRY((!\pass1|Add2~11\ & (\pass1|Add1~12_combout\ $ (!\pass1|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~12_combout\,
	datab => \pass1|Add1~18_combout\,
	datad => VCC,
	cin => \pass1|Add2~11\,
	combout => \pass1|Add2~12_combout\,
	cout => \pass1|Add2~13\);

-- Location: LCCOMB_X26_Y29_N26
\pass1|Add2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add2~14_combout\ = (\pass1|Add2~13\ & (\pass1|Add1~14_combout\ $ ((\pass1|Add1~18_combout\)))) # (!\pass1|Add2~13\ & ((\pass1|Add1~14_combout\ $ (!\pass1|Add1~18_combout\)) # (GND)))
-- \pass1|Add2~15\ = CARRY((\pass1|Add1~14_combout\ $ (\pass1|Add1~18_combout\)) # (!\pass1|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~14_combout\,
	datab => \pass1|Add1~18_combout\,
	datad => VCC,
	cin => \pass1|Add2~13\,
	combout => \pass1|Add2~14_combout\,
	cout => \pass1|Add2~15\);

-- Location: LCCOMB_X26_Y29_N6
\pass1|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Equal0~1_combout\ = (!\pass1|Add2~14_combout\ & (!\pass1|Add2~12_combout\ & (!\pass1|Add2~10_combout\ & \pass1|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add2~14_combout\,
	datab => \pass1|Add2~12_combout\,
	datac => \pass1|Add2~10_combout\,
	datad => \pass1|Add2~8_combout\,
	combout => \pass1|Equal0~1_combout\);

-- Location: LCCOMB_X26_Y29_N28
\pass1|Add2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add2~16_combout\ = (\pass1|Add2~15\ & ((\pass1|Add1~18_combout\ $ (!\pass1|Add1~16_combout\)))) # (!\pass1|Add2~15\ & (\pass1|Add1~18_combout\ $ (\pass1|Add1~16_combout\ $ (GND))))
-- \pass1|Add2~17\ = CARRY((!\pass1|Add2~15\ & (\pass1|Add1~18_combout\ $ (!\pass1|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Add1~16_combout\,
	datad => VCC,
	cin => \pass1|Add2~15\,
	combout => \pass1|Add2~16_combout\,
	cout => \pass1|Add2~17\);

-- Location: LCCOMB_X26_Y29_N30
\pass1|Add2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Add2~18_combout\ = \pass1|Add2~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass1|Add2~17\,
	combout => \pass1|Add2~18_combout\);

-- Location: LCCOMB_X26_Y29_N8
\pass1|Equal0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Equal0~2_combout\ = (!\pass1|Add2~18_combout\ & !\pass1|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Add2~18_combout\,
	datad => \pass1|Add2~16_combout\,
	combout => \pass1|Equal0~2_combout\);

-- Location: LCCOMB_X26_Y29_N4
\pass1|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Equal0~0_combout\ = (!\pass1|Add2~0_combout\ & (!\pass1|Add2~4_combout\ & (\pass1|Add2~2_combout\ & \pass1|Add2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add2~0_combout\,
	datab => \pass1|Add2~4_combout\,
	datac => \pass1|Add2~2_combout\,
	datad => \pass1|Add2~6_combout\,
	combout => \pass1|Equal0~0_combout\);

-- Location: LCCOMB_X26_Y29_N10
\pass1|signal_sortie~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_sortie~1_combout\ = (\pass1|Add1~18_combout\) # ((\pass1|Equal0~1_combout\ & (\pass1|Equal0~2_combout\ & \pass1|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Equal0~1_combout\,
	datab => \pass1|Equal0~2_combout\,
	datac => \pass1|Equal0~0_combout\,
	datad => \pass1|Add1~18_combout\,
	combout => \pass1|signal_sortie~1_combout\);

-- Location: LCCOMB_X22_Y28_N6
\pass1|signal_rotor.raddr_a[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor.raddr_a[2]~4_combout\ = \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\ $ (((\pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\ & !\pass1|signal_sortie~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datac => \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => \pass1|signal_sortie~1_combout\,
	combout => \pass1|signal_rotor.raddr_a[2]~4_combout\);

-- Location: LCCOMB_X22_Y28_N28
\pass1|signal_rotor.raddr_a[1]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor.raddr_a[1]~3_combout\ = \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\ $ (\pass1|signal_sortie~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datad => \pass1|signal_sortie~1_combout\,
	combout => \pass1|signal_rotor.raddr_a[1]~3_combout\);

-- Location: LCCOMB_X26_Y28_N30
\pass1|Mod0|auto_generated|divider|divider|StageOut[113]~175\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\);

-- Location: LCCOMB_X26_Y28_N0
\pass1|Mod0|auto_generated|divider|divider|StageOut[113]~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[113]~147_combout\ = (!\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[113]~147_combout\);

-- Location: LCCOMB_X24_Y28_N18
\pass1|Mod0|auto_generated|divider|op_2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|op_2~6_combout\ = (\pass1|Mod0|auto_generated|divider|op_2~5\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[113]~147_combout\)))) # 
-- (!\pass1|Mod0|auto_generated|divider|op_2~5\ & (((!\pass1|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\ & !\pass1|Mod0|auto_generated|divider|divider|StageOut[113]~147_combout\)) # (GND)))
-- \pass1|Mod0|auto_generated|divider|op_2~7\ = CARRY((\pass1|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[113]~147_combout\) # (!\pass1|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|StageOut[113]~147_combout\,
	datad => VCC,
	cin => \pass1|Mod0|auto_generated|divider|op_2~5\,
	combout => \pass1|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \pass1|Mod0|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X24_Y28_N0
\pass1|Mod0|auto_generated|divider|remainder[3]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|remainder[3]~0_combout\ = (\pass1|Add1~18_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\) # ((\pass1|Mod0|auto_generated|divider|divider|StageOut[113]~147_combout\)))) # 
-- (!\pass1|Add1~18_combout\ & (((\pass1|Mod0|auto_generated|divider|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\,
	datab => \pass1|Mod0|auto_generated|divider|op_2~6_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|StageOut[113]~147_combout\,
	datad => \pass1|Add1~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|remainder[3]~0_combout\);

-- Location: LCCOMB_X24_Y28_N6
\pass1|signal_rotor.raddr_a[3]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor.raddr_a[3]~5_combout\ = \pass1|Mod0|auto_generated|divider|remainder[3]~0_combout\ $ (((!\pass1|signal_sortie~1_combout\ & ((!\pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\) # 
-- (!\pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datab => \pass1|Mod0|auto_generated|divider|remainder[3]~0_combout\,
	datac => \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => \pass1|signal_sortie~1_combout\,
	combout => \pass1|signal_rotor.raddr_a[3]~5_combout\);

-- Location: LCCOMB_X26_Y28_N28
\pass1|Mod0|auto_generated|divider|divider|StageOut[114]~153\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\);

-- Location: LCCOMB_X25_Y28_N28
\pass1|Mod0|auto_generated|divider|divider|StageOut[114]~176\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\ = (\pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass1|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\) # 
-- ((\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\,
	datab => \pass1|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass1|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\);

-- Location: LCCOMB_X24_Y28_N20
\pass1|Mod0|auto_generated|divider|op_2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|op_2~8_combout\ = \pass1|Mod0|auto_generated|divider|op_2~7\ $ (((\pass1|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\,
	cin => \pass1|Mod0|auto_generated|divider|op_2~7\,
	combout => \pass1|Mod0|auto_generated|divider|op_2~8_combout\);

-- Location: LCCOMB_X24_Y28_N24
\pass1|signal_rotor.raddr_a[4]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor.raddr_a[4]~1_combout\ = (\pass1|Add1~18_combout\ & (((\pass1|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\) # (\pass1|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\)))) # (!\pass1|Add1~18_combout\ & 
-- (\pass1|Mod0|auto_generated|divider|op_2~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datab => \pass1|Mod0|auto_generated|divider|op_2~8_combout\,
	datac => \pass1|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\,
	datad => \pass1|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\,
	combout => \pass1|signal_rotor.raddr_a[4]~1_combout\);

-- Location: LCCOMB_X24_Y28_N22
\pass1|signal_rotor.raddr_a[4]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor.raddr_a[4]~0_combout\ = (\pass1|signal_sortie~1_combout\) # ((\pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\ & \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datac => \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => \pass1|signal_sortie~1_combout\,
	combout => \pass1|signal_rotor.raddr_a[4]~0_combout\);

-- Location: LCCOMB_X24_Y28_N10
\pass1|signal_rotor.raddr_a[4]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor.raddr_a[4]~2_combout\ = \pass1|signal_rotor.raddr_a[4]~1_combout\ $ (((!\pass1|signal_rotor.raddr_a[4]~0_combout\ & !\pass1|Mod0|auto_generated|divider|remainder[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass1|signal_rotor.raddr_a[4]~1_combout\,
	datac => \pass1|signal_rotor.raddr_a[4]~0_combout\,
	datad => \pass1|Mod0|auto_generated|divider|remainder[3]~0_combout\,
	combout => \pass1|signal_rotor.raddr_a[4]~2_combout\);

-- Location: LCCOMB_X22_Y28_N4
\pass1|signal_rotor~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~15_combout\ = (\pass1|signal_rotor.raddr_a[3]~5_combout\ & (\pass1|signal_rotor.raddr_a[4]~2_combout\ & ((\pass1|signal_rotor.raddr_a[2]~4_combout\) # (!\pass1|signal_rotor.raddr_a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_rotor.raddr_a[2]~4_combout\,
	datab => \pass1|signal_rotor.raddr_a[1]~3_combout\,
	datac => \pass1|signal_rotor.raddr_a[3]~5_combout\,
	datad => \pass1|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass1|signal_rotor~15_combout\);

-- Location: LCCOMB_X24_Y29_N28
\pass1|test_bit~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|test_bit~1_combout\ = (\signal_in[5]~input_o\) # ((\signal_in[7]~input_o\) # ((\signal_in[4]~input_o\) # (\signal_in[6]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_in[5]~input_o\,
	datab => \signal_in[7]~input_o\,
	datac => \signal_in[4]~input_o\,
	datad => \signal_in[6]~input_o\,
	combout => \pass1|test_bit~1_combout\);

-- Location: LCCOMB_X24_Y29_N26
\pass1|test_bit~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|test_bit~0_combout\ = (\signal_in[0]~input_o\) # ((\signal_in[3]~input_o\) # ((\signal_in[2]~input_o\) # (\signal_in[1]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \signal_in[0]~input_o\,
	datab => \signal_in[3]~input_o\,
	datac => \signal_in[2]~input_o\,
	datad => \signal_in[1]~input_o\,
	combout => \pass1|test_bit~0_combout\);

-- Location: LCCOMB_X22_Y28_N8
\pass1|test_bit\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|test_bit~combout\ = (\pass1|test_bit~1_combout\) # (\pass1|test_bit~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass1|test_bit~1_combout\,
	datad => \pass1|test_bit~0_combout\,
	combout => \pass1|test_bit~combout\);

-- Location: LCCOMB_X14_Y24_N0
\pass2|Add0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add0~0_combout\ = (!\pass1|signal_rotor~15_combout\ & \pass1|test_bit~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_rotor~15_combout\,
	datac => \pass1|test_bit~combout\,
	combout => \pass2|Add0~0_combout\);

-- Location: IOIBUF_X12_Y31_N8
\position_rotor2[4]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor2(4),
	o => \position_rotor2[4]~input_o\);

-- Location: LCCOMB_X22_Y28_N12
\pass1|signal_rotor~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~7_combout\ = (\pass1|signal_rotor.raddr_a[3]~5_combout\ & ((\pass1|signal_rotor.raddr_a[2]~4_combout\ & ((\pass1|signal_rotor.raddr_a[4]~2_combout\) # (!\pass1|signal_rotor.raddr_a[1]~3_combout\))) # 
-- (!\pass1|signal_rotor.raddr_a[2]~4_combout\ & (!\pass1|signal_rotor.raddr_a[1]~3_combout\ & \pass1|signal_rotor.raddr_a[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_rotor.raddr_a[2]~4_combout\,
	datab => \pass1|signal_rotor.raddr_a[1]~3_combout\,
	datac => \pass1|signal_rotor.raddr_a[3]~5_combout\,
	datad => \pass1|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass1|signal_rotor~7_combout\);

-- Location: LCCOMB_X25_Y28_N8
\pass1|Mod0|auto_generated|divider|remainder[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\ = (\pass1|Add1~18_combout\ & (\pass1|Add1~0_combout\)) # (!\pass1|Add1~18_combout\ & ((\pass1|Mod0|auto_generated|divider|op_2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Add1~18_combout\,
	datac => \pass1|Add1~0_combout\,
	datad => \pass1|Mod0|auto_generated|divider|op_2~0_combout\,
	combout => \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\);

-- Location: LCCOMB_X22_Y28_N14
\pass1|signal_rotor~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~8_combout\ = (\pass1|test_bit~combout\ & ((\pass1|signal_rotor~7_combout\ & (!\pass1|signal_rotor.raddr_a[4]~2_combout\ & \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\)) # (!\pass1|signal_rotor~7_combout\ & 
-- (\pass1|signal_rotor.raddr_a[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_rotor~7_combout\,
	datab => \pass1|signal_rotor.raddr_a[4]~2_combout\,
	datac => \pass1|test_bit~combout\,
	datad => \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	combout => \pass1|signal_rotor~8_combout\);

-- Location: IOIBUF_X33_Y16_N8
\position_rotor2[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor2(3),
	o => \position_rotor2[3]~input_o\);

-- Location: LCCOMB_X22_Y28_N10
\pass1|signal_rotor~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~10_combout\ = (\pass1|signal_rotor.raddr_a[4]~2_combout\ & (((\pass1|signal_rotor.raddr_a[2]~4_combout\) # (!\pass1|signal_rotor.raddr_a[1]~3_combout\)))) # (!\pass1|signal_rotor.raddr_a[4]~2_combout\ & 
-- (\pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\ & (\pass1|signal_rotor.raddr_a[2]~4_combout\ & !\pass1|signal_rotor.raddr_a[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datab => \pass1|signal_rotor.raddr_a[4]~2_combout\,
	datac => \pass1|signal_rotor.raddr_a[2]~4_combout\,
	datad => \pass1|signal_rotor.raddr_a[1]~3_combout\,
	combout => \pass1|signal_rotor~10_combout\);

-- Location: LCCOMB_X22_Y28_N0
\pass1|signal_rotor~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~9_combout\ = (\pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\ & (\pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\ & (\pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\ $ 
-- (!\pass1|signal_sortie~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datab => \pass1|signal_sortie~1_combout\,
	datac => \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	combout => \pass1|signal_rotor~9_combout\);

-- Location: LCCOMB_X22_Y28_N20
\pass1|signal_rotor~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~11_combout\ = (\pass1|test_bit~combout\ & ((\pass1|signal_rotor.raddr_a[3]~5_combout\ & (!\pass1|signal_rotor~10_combout\)) # (!\pass1|signal_rotor.raddr_a[3]~5_combout\ & ((\pass1|signal_rotor~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_rotor~10_combout\,
	datab => \pass1|signal_rotor~9_combout\,
	datac => \pass1|signal_rotor.raddr_a[3]~5_combout\,
	datad => \pass1|test_bit~combout\,
	combout => \pass1|signal_rotor~11_combout\);

-- Location: IOIBUF_X33_Y16_N1
\position_rotor2[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor2(2),
	o => \position_rotor2[2]~input_o\);

-- Location: LCCOMB_X22_Y28_N30
\pass1|signal_rotor~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~16_combout\ = \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\ $ (((\pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\ & ((\pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\) # 
-- (!\pass1|signal_sortie~1_combout\))) # (!\pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\ & (!\pass1|signal_sortie~1_combout\ & \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datab => \pass1|signal_sortie~1_combout\,
	datac => \pass1|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	combout => \pass1|signal_rotor~16_combout\);

-- Location: LCCOMB_X22_Y28_N22
\pass1|signal_rotor~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~12_combout\ = (\pass1|signal_rotor~16_combout\ & (\pass1|test_bit~combout\ & ((!\pass1|signal_rotor.raddr_a[4]~2_combout\) # (!\pass1|signal_rotor.raddr_a[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_rotor~16_combout\,
	datab => \pass1|signal_rotor.raddr_a[3]~5_combout\,
	datac => \pass1|test_bit~combout\,
	datad => \pass1|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass1|signal_rotor~12_combout\);

-- Location: IOIBUF_X33_Y25_N1
\position_rotor2[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor2(1),
	o => \position_rotor2[1]~input_o\);

-- Location: LCCOMB_X22_Y28_N16
\pass1|signal_rotor~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~5_combout\ = (\pass1|signal_rotor.raddr_a[1]~3_combout\ & (((\pass1|signal_rotor.raddr_a[2]~4_combout\ & \pass1|signal_rotor.raddr_a[3]~5_combout\)) # (!\pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\))) # 
-- (!\pass1|signal_rotor.raddr_a[1]~3_combout\ & (((\pass1|signal_rotor.raddr_a[3]~5_combout\) # (\pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_rotor.raddr_a[2]~4_combout\,
	datab => \pass1|signal_rotor.raddr_a[1]~3_combout\,
	datac => \pass1|signal_rotor.raddr_a[3]~5_combout\,
	datad => \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	combout => \pass1|signal_rotor~5_combout\);

-- Location: LCCOMB_X22_Y28_N2
\pass1|signal_rotor~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~4_combout\ = \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\ $ (\pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\ $ (\pass1|signal_sortie~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datac => \pass1|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datad => \pass1|signal_sortie~1_combout\,
	combout => \pass1|signal_rotor~4_combout\);

-- Location: LCCOMB_X22_Y28_N26
\pass1|signal_rotor~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~6_combout\ = (\pass1|test_bit~combout\ & ((\pass1|signal_rotor.raddr_a[4]~2_combout\ & (!\pass1|signal_rotor~5_combout\)) # (!\pass1|signal_rotor.raddr_a[4]~2_combout\ & ((!\pass1|signal_rotor~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_rotor~5_combout\,
	datab => \pass1|signal_rotor~4_combout\,
	datac => \pass1|test_bit~combout\,
	datad => \pass1|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass1|signal_rotor~6_combout\);

-- Location: IOIBUF_X33_Y25_N8
\position_rotor2[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor2(0),
	o => \position_rotor2[0]~input_o\);

-- Location: LCCOMB_X22_Y28_N24
\pass1|signal_rotor~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~13_combout\ = (\pass1|signal_rotor.raddr_a[3]~5_combout\ & (\pass1|signal_rotor.raddr_a[4]~2_combout\ & ((\pass1|signal_rotor.raddr_a[2]~4_combout\) # (!\pass1|signal_rotor.raddr_a[1]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_rotor.raddr_a[2]~4_combout\,
	datab => \pass1|signal_rotor.raddr_a[1]~3_combout\,
	datac => \pass1|signal_rotor.raddr_a[3]~5_combout\,
	datad => \pass1|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass1|signal_rotor~13_combout\);

-- Location: LCCOMB_X22_Y28_N18
\pass1|signal_rotor~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass1|signal_rotor~14_combout\ = (!\pass1|signal_rotor~13_combout\ & (!\pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\ & ((\pass1|test_bit~0_combout\) # (\pass1|test_bit~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|test_bit~0_combout\,
	datab => \pass1|signal_rotor~13_combout\,
	datac => \pass1|test_bit~1_combout\,
	datad => \pass1|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	combout => \pass1|signal_rotor~14_combout\);

-- Location: LCCOMB_X14_Y24_N14
\pass2|Add0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add0~2_combout\ = (\position_rotor2[0]~input_o\ & (\pass1|signal_rotor~14_combout\ $ (VCC))) # (!\position_rotor2[0]~input_o\ & (\pass1|signal_rotor~14_combout\ & VCC))
-- \pass2|Add0~3\ = CARRY((\position_rotor2[0]~input_o\ & \pass1|signal_rotor~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor2[0]~input_o\,
	datab => \pass1|signal_rotor~14_combout\,
	datad => VCC,
	combout => \pass2|Add0~2_combout\,
	cout => \pass2|Add0~3\);

-- Location: LCCOMB_X14_Y24_N16
\pass2|Add0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add0~4_combout\ = (\position_rotor2[1]~input_o\ & ((\pass1|signal_rotor~6_combout\ & (\pass2|Add0~3\ & VCC)) # (!\pass1|signal_rotor~6_combout\ & (!\pass2|Add0~3\)))) # (!\position_rotor2[1]~input_o\ & ((\pass1|signal_rotor~6_combout\ & 
-- (!\pass2|Add0~3\)) # (!\pass1|signal_rotor~6_combout\ & ((\pass2|Add0~3\) # (GND)))))
-- \pass2|Add0~5\ = CARRY((\position_rotor2[1]~input_o\ & (!\pass1|signal_rotor~6_combout\ & !\pass2|Add0~3\)) # (!\position_rotor2[1]~input_o\ & ((!\pass2|Add0~3\) # (!\pass1|signal_rotor~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor2[1]~input_o\,
	datab => \pass1|signal_rotor~6_combout\,
	datad => VCC,
	cin => \pass2|Add0~3\,
	combout => \pass2|Add0~4_combout\,
	cout => \pass2|Add0~5\);

-- Location: LCCOMB_X14_Y24_N18
\pass2|Add0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add0~6_combout\ = ((\position_rotor2[2]~input_o\ $ (\pass1|signal_rotor~12_combout\ $ (!\pass2|Add0~5\)))) # (GND)
-- \pass2|Add0~7\ = CARRY((\position_rotor2[2]~input_o\ & ((\pass1|signal_rotor~12_combout\) # (!\pass2|Add0~5\))) # (!\position_rotor2[2]~input_o\ & (\pass1|signal_rotor~12_combout\ & !\pass2|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor2[2]~input_o\,
	datab => \pass1|signal_rotor~12_combout\,
	datad => VCC,
	cin => \pass2|Add0~5\,
	combout => \pass2|Add0~6_combout\,
	cout => \pass2|Add0~7\);

-- Location: LCCOMB_X14_Y24_N20
\pass2|Add0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add0~8_combout\ = (\position_rotor2[3]~input_o\ & ((\pass1|signal_rotor~11_combout\ & (\pass2|Add0~7\ & VCC)) # (!\pass1|signal_rotor~11_combout\ & (!\pass2|Add0~7\)))) # (!\position_rotor2[3]~input_o\ & ((\pass1|signal_rotor~11_combout\ & 
-- (!\pass2|Add0~7\)) # (!\pass1|signal_rotor~11_combout\ & ((\pass2|Add0~7\) # (GND)))))
-- \pass2|Add0~9\ = CARRY((\position_rotor2[3]~input_o\ & (!\pass1|signal_rotor~11_combout\ & !\pass2|Add0~7\)) # (!\position_rotor2[3]~input_o\ & ((!\pass2|Add0~7\) # (!\pass1|signal_rotor~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor2[3]~input_o\,
	datab => \pass1|signal_rotor~11_combout\,
	datad => VCC,
	cin => \pass2|Add0~7\,
	combout => \pass2|Add0~8_combout\,
	cout => \pass2|Add0~9\);

-- Location: LCCOMB_X14_Y24_N22
\pass2|Add0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add0~10_combout\ = ((\position_rotor2[4]~input_o\ $ (\pass1|signal_rotor~8_combout\ $ (!\pass2|Add0~9\)))) # (GND)
-- \pass2|Add0~11\ = CARRY((\position_rotor2[4]~input_o\ & ((\pass1|signal_rotor~8_combout\) # (!\pass2|Add0~9\))) # (!\position_rotor2[4]~input_o\ & (\pass1|signal_rotor~8_combout\ & !\pass2|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor2[4]~input_o\,
	datab => \pass1|signal_rotor~8_combout\,
	datad => VCC,
	cin => \pass2|Add0~9\,
	combout => \pass2|Add0~10_combout\,
	cout => \pass2|Add0~11\);

-- Location: LCCOMB_X14_Y24_N24
\pass2|Add0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add0~12_combout\ = \pass2|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass2|Add0~11\,
	combout => \pass2|Add0~12_combout\);

-- Location: LCCOMB_X13_Y24_N6
\pass2|Add1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add1~0_combout\ = \pass2|Add0~2_combout\ $ (VCC)
-- \pass2|Add1~1\ = CARRY(\pass2|Add0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Add0~2_combout\,
	datad => VCC,
	combout => \pass2|Add1~0_combout\,
	cout => \pass2|Add1~1\);

-- Location: LCCOMB_X13_Y24_N8
\pass2|Add1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add1~2_combout\ = (\pass2|Add0~4_combout\ & (\pass2|Add1~1\ & VCC)) # (!\pass2|Add0~4_combout\ & (!\pass2|Add1~1\))
-- \pass2|Add1~3\ = CARRY((!\pass2|Add0~4_combout\ & !\pass2|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Add0~4_combout\,
	datad => VCC,
	cin => \pass2|Add1~1\,
	combout => \pass2|Add1~2_combout\,
	cout => \pass2|Add1~3\);

-- Location: LCCOMB_X13_Y24_N10
\pass2|Add1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add1~4_combout\ = (\pass2|Add0~6_combout\ & ((GND) # (!\pass2|Add1~3\))) # (!\pass2|Add0~6_combout\ & (\pass2|Add1~3\ $ (GND)))
-- \pass2|Add1~5\ = CARRY((\pass2|Add0~6_combout\) # (!\pass2|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Add0~6_combout\,
	datad => VCC,
	cin => \pass2|Add1~3\,
	combout => \pass2|Add1~4_combout\,
	cout => \pass2|Add1~5\);

-- Location: LCCOMB_X13_Y24_N12
\pass2|Add1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add1~6_combout\ = (\pass2|Add0~8_combout\ & (\pass2|Add1~5\ & VCC)) # (!\pass2|Add0~8_combout\ & (!\pass2|Add1~5\))
-- \pass2|Add1~7\ = CARRY((!\pass2|Add0~8_combout\ & !\pass2|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add0~8_combout\,
	datad => VCC,
	cin => \pass2|Add1~5\,
	combout => \pass2|Add1~6_combout\,
	cout => \pass2|Add1~7\);

-- Location: LCCOMB_X13_Y24_N14
\pass2|Add1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add1~8_combout\ = (\pass2|Add0~10_combout\ & ((GND) # (!\pass2|Add1~7\))) # (!\pass2|Add0~10_combout\ & (\pass2|Add1~7\ $ (GND)))
-- \pass2|Add1~9\ = CARRY((\pass2|Add0~10_combout\) # (!\pass2|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Add0~10_combout\,
	datad => VCC,
	cin => \pass2|Add1~7\,
	combout => \pass2|Add1~8_combout\,
	cout => \pass2|Add1~9\);

-- Location: LCCOMB_X13_Y24_N16
\pass2|Add1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add1~10_combout\ = (\pass2|Add0~12_combout\ & (\pass2|Add1~9\ & VCC)) # (!\pass2|Add0~12_combout\ & (!\pass2|Add1~9\))
-- \pass2|Add1~11\ = CARRY((!\pass2|Add0~12_combout\ & !\pass2|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Add0~12_combout\,
	datad => VCC,
	cin => \pass2|Add1~9\,
	combout => \pass2|Add1~10_combout\,
	cout => \pass2|Add1~11\);

-- Location: LCCOMB_X13_Y24_N18
\pass2|Add1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add1~12_combout\ = (\pass2|Add0~0_combout\ & (\pass2|Add1~11\ $ (GND))) # (!\pass2|Add0~0_combout\ & (!\pass2|Add1~11\ & VCC))
-- \pass2|Add1~13\ = CARRY((\pass2|Add0~0_combout\ & !\pass2|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Add0~0_combout\,
	datad => VCC,
	cin => \pass2|Add1~11\,
	combout => \pass2|Add1~12_combout\,
	cout => \pass2|Add1~13\);

-- Location: LCCOMB_X13_Y24_N20
\pass2|Add1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add1~14_combout\ = !\pass2|Add1~13\
-- \pass2|Add1~15\ = CARRY(!\pass2|Add1~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass2|Add1~13\,
	combout => \pass2|Add1~14_combout\,
	cout => \pass2|Add1~15\);

-- Location: LCCOMB_X13_Y24_N22
\pass2|Add1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add1~16_combout\ = \pass2|Add1~15\ $ (GND)
-- \pass2|Add1~17\ = CARRY(!\pass2|Add1~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass2|Add1~15\,
	combout => \pass2|Add1~16_combout\,
	cout => \pass2|Add1~17\);

-- Location: LCCOMB_X13_Y24_N24
\pass2|Add1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add1~18_combout\ = \pass2|Add1~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass2|Add1~17\,
	combout => \pass2|Add1~18_combout\);

-- Location: LCCOMB_X11_Y26_N6
\pass2|signal_sortie~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_sortie~0_combout\ = \pass2|Add1~0_combout\ $ (\pass2|Add1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Add1~0_combout\,
	datac => \pass2|Add1~18_combout\,
	combout => \pass2|signal_sortie~0_combout\);

-- Location: LCCOMB_X12_Y24_N4
\pass2|Add2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add2~0_combout\ = (\pass2|Add1~18_combout\ & (!\pass2|signal_sortie~0_combout\ & VCC)) # (!\pass2|Add1~18_combout\ & (\pass2|signal_sortie~0_combout\ $ (GND)))
-- \pass2|Add2~1\ = CARRY((!\pass2|Add1~18_combout\ & !\pass2|signal_sortie~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|signal_sortie~0_combout\,
	datad => VCC,
	combout => \pass2|Add2~0_combout\,
	cout => \pass2|Add2~1\);

-- Location: LCCOMB_X12_Y24_N6
\pass2|Add2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add2~2_combout\ = (\pass2|Add2~1\ & (\pass2|Add1~18_combout\ $ ((\pass2|Add1~2_combout\)))) # (!\pass2|Add2~1\ & ((\pass2|Add1~18_combout\ $ (!\pass2|Add1~2_combout\)) # (GND)))
-- \pass2|Add2~3\ = CARRY((\pass2|Add1~18_combout\ $ (\pass2|Add1~2_combout\)) # (!\pass2|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Add1~2_combout\,
	datad => VCC,
	cin => \pass2|Add2~1\,
	combout => \pass2|Add2~2_combout\,
	cout => \pass2|Add2~3\);

-- Location: LCCOMB_X12_Y24_N8
\pass2|Add2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add2~4_combout\ = (\pass2|Add2~3\ & ((\pass2|Add1~18_combout\ $ (!\pass2|Add1~4_combout\)))) # (!\pass2|Add2~3\ & (\pass2|Add1~18_combout\ $ (\pass2|Add1~4_combout\ $ (GND))))
-- \pass2|Add2~5\ = CARRY((!\pass2|Add2~3\ & (\pass2|Add1~18_combout\ $ (!\pass2|Add1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Add1~4_combout\,
	datad => VCC,
	cin => \pass2|Add2~3\,
	combout => \pass2|Add2~4_combout\,
	cout => \pass2|Add2~5\);

-- Location: LCCOMB_X12_Y24_N10
\pass2|Add2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add2~6_combout\ = (\pass2|Add2~5\ & (\pass2|Add1~18_combout\ $ ((\pass2|Add1~6_combout\)))) # (!\pass2|Add2~5\ & ((\pass2|Add1~18_combout\ $ (!\pass2|Add1~6_combout\)) # (GND)))
-- \pass2|Add2~7\ = CARRY((\pass2|Add1~18_combout\ $ (\pass2|Add1~6_combout\)) # (!\pass2|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Add1~6_combout\,
	datad => VCC,
	cin => \pass2|Add2~5\,
	combout => \pass2|Add2~6_combout\,
	cout => \pass2|Add2~7\);

-- Location: LCCOMB_X12_Y24_N26
\pass2|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Equal0~0_combout\ = (\pass2|Add2~6_combout\ & (!\pass2|Add2~4_combout\ & (!\pass2|Add2~0_combout\ & \pass2|Add2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add2~6_combout\,
	datab => \pass2|Add2~4_combout\,
	datac => \pass2|Add2~0_combout\,
	datad => \pass2|Add2~2_combout\,
	combout => \pass2|Equal0~0_combout\);

-- Location: LCCOMB_X12_Y24_N12
\pass2|Add2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add2~8_combout\ = (\pass2|Add2~7\ & ((\pass2|Add1~18_combout\ $ (!\pass2|Add1~8_combout\)))) # (!\pass2|Add2~7\ & (\pass2|Add1~18_combout\ $ (\pass2|Add1~8_combout\ $ (GND))))
-- \pass2|Add2~9\ = CARRY((!\pass2|Add2~7\ & (\pass2|Add1~18_combout\ $ (!\pass2|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Add1~8_combout\,
	datad => VCC,
	cin => \pass2|Add2~7\,
	combout => \pass2|Add2~8_combout\,
	cout => \pass2|Add2~9\);

-- Location: LCCOMB_X12_Y24_N14
\pass2|Add2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add2~10_combout\ = (\pass2|Add2~9\ & (\pass2|Add1~18_combout\ $ ((\pass2|Add1~10_combout\)))) # (!\pass2|Add2~9\ & ((\pass2|Add1~18_combout\ $ (!\pass2|Add1~10_combout\)) # (GND)))
-- \pass2|Add2~11\ = CARRY((\pass2|Add1~18_combout\ $ (\pass2|Add1~10_combout\)) # (!\pass2|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Add1~10_combout\,
	datad => VCC,
	cin => \pass2|Add2~9\,
	combout => \pass2|Add2~10_combout\,
	cout => \pass2|Add2~11\);

-- Location: LCCOMB_X12_Y24_N16
\pass2|Add2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add2~12_combout\ = (\pass2|Add2~11\ & ((\pass2|Add1~18_combout\ $ (!\pass2|Add1~12_combout\)))) # (!\pass2|Add2~11\ & (\pass2|Add1~18_combout\ $ (\pass2|Add1~12_combout\ $ (GND))))
-- \pass2|Add2~13\ = CARRY((!\pass2|Add2~11\ & (\pass2|Add1~18_combout\ $ (!\pass2|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Add1~12_combout\,
	datad => VCC,
	cin => \pass2|Add2~11\,
	combout => \pass2|Add2~12_combout\,
	cout => \pass2|Add2~13\);

-- Location: LCCOMB_X12_Y24_N18
\pass2|Add2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add2~14_combout\ = (\pass2|Add2~13\ & (\pass2|Add1~14_combout\ $ ((\pass2|Add1~18_combout\)))) # (!\pass2|Add2~13\ & ((\pass2|Add1~14_combout\ $ (!\pass2|Add1~18_combout\)) # (GND)))
-- \pass2|Add2~15\ = CARRY((\pass2|Add1~14_combout\ $ (\pass2|Add1~18_combout\)) # (!\pass2|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~14_combout\,
	datab => \pass2|Add1~18_combout\,
	datad => VCC,
	cin => \pass2|Add2~13\,
	combout => \pass2|Add2~14_combout\,
	cout => \pass2|Add2~15\);

-- Location: LCCOMB_X12_Y24_N20
\pass2|Add2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add2~16_combout\ = (\pass2|Add2~15\ & ((\pass2|Add1~18_combout\ $ (!\pass2|Add1~16_combout\)))) # (!\pass2|Add2~15\ & (\pass2|Add1~18_combout\ $ (\pass2|Add1~16_combout\ $ (GND))))
-- \pass2|Add2~17\ = CARRY((!\pass2|Add2~15\ & (\pass2|Add1~18_combout\ $ (!\pass2|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Add1~16_combout\,
	datad => VCC,
	cin => \pass2|Add2~15\,
	combout => \pass2|Add2~16_combout\,
	cout => \pass2|Add2~17\);

-- Location: LCCOMB_X12_Y24_N22
\pass2|Add2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Add2~18_combout\ = \pass2|Add2~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass2|Add2~17\,
	combout => \pass2|Add2~18_combout\);

-- Location: LCCOMB_X12_Y24_N28
\pass2|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Equal0~1_combout\ = (\pass2|Add2~8_combout\ & (!\pass2|Add2~14_combout\ & (!\pass2|Add2~10_combout\ & !\pass2|Add2~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add2~8_combout\,
	datab => \pass2|Add2~14_combout\,
	datac => \pass2|Add2~10_combout\,
	datad => \pass2|Add2~12_combout\,
	combout => \pass2|Equal0~1_combout\);

-- Location: LCCOMB_X12_Y24_N30
\pass2|Equal0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Equal0~2_combout\ = (\pass2|Equal0~0_combout\ & (!\pass2|Add2~16_combout\ & (!\pass2|Add2~18_combout\ & \pass2|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Equal0~0_combout\,
	datab => \pass2|Add2~16_combout\,
	datac => \pass2|Add2~18_combout\,
	datad => \pass2|Equal0~1_combout\,
	combout => \pass2|Equal0~2_combout\);

-- Location: LCCOMB_X13_Y24_N0
\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\pass2|Add1~4_combout\ & (!\pass2|Add1~18_combout\ & (!\pass2|Add1~2_combout\ & !\pass2|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~4_combout\,
	datab => \pass2|Add1~18_combout\,
	datac => \pass2|Add1~2_combout\,
	datad => \pass2|Add1~0_combout\,
	combout => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X13_Y24_N2
\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pass2|Add1~6_combout\ & (\pass2|Add1~18_combout\ & \pass2|Add1~8_combout\)) # (!\pass2|Add1~6_combout\ & 
-- (!\pass2|Add1~18_combout\ & !\pass2|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~6_combout\,
	datab => \pass2|Add1~18_combout\,
	datac => \pass2|Add1~8_combout\,
	datad => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X12_Y24_N24
\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass2|Add1~12_combout\ & (\pass2|Add1~18_combout\ & \pass2|Add1~10_combout\)) # (!\pass2|Add1~12_combout\ & 
-- (!\pass2|Add1~18_combout\ & !\pass2|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \pass2|Add1~12_combout\,
	datac => \pass2|Add1~18_combout\,
	datad => \pass2|Add1~10_combout\,
	combout => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X12_Y24_N2
\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass2|Add1~18_combout\ & (\pass2|Add1~14_combout\ & \pass2|Add1~16_combout\)) # (!\pass2|Add1~18_combout\ & 
-- (!\pass2|Add1~14_combout\ & !\pass2|Add1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \pass2|Add1~14_combout\,
	datad => \pass2|Add1~16_combout\,
	combout => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X12_Y24_N0
\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ = \pass2|Add1~16_combout\ $ (((\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((!\pass2|Add1~14_combout\))) # 
-- (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\pass2|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000100101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \pass2|Add1~14_combout\,
	datad => \pass2|Add1~16_combout\,
	combout => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\);

-- Location: LCCOMB_X13_Y24_N28
\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\ = (\pass2|Add1~12_combout\ & ((\pass2|Add1~10_combout\) # (!\pass2|Add1~18_combout\))) # (!\pass2|Add1~12_combout\ & (\pass2|Add1~10_combout\ & !\pass2|Add1~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Add1~12_combout\,
	datac => \pass2|Add1~10_combout\,
	datad => \pass2|Add1~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\);

-- Location: LCCOMB_X13_Y24_N26
\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ = \pass2|Add1~14_combout\ $ (((\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\)) # 
-- (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass2|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~14_combout\,
	datab => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\,
	datac => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \pass2|Add1~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\);

-- Location: LCCOMB_X13_Y24_N4
\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ = \pass2|Add1~12_combout\ $ (((\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (!\pass2|Add1~10_combout\)) # 
-- (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass2|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~10_combout\,
	datab => \pass2|Add1~12_combout\,
	datac => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \pass2|Add1~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\);

-- Location: LCCOMB_X13_Y29_N16
\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ $ (GND)
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	datad => VCC,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X13_Y29_N18
\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)) # 
-- (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ & (\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X13_Y29_N20
\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & VCC)) # 
-- (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & (\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X13_Y29_N22
\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)) # 
-- (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (GND)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X13_Y29_N24
\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY(!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X13_Y29_N26
\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X13_Y29_N0
\pass2|Mod0|auto_generated|divider|divider|StageOut[60]~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\);

-- Location: LCCOMB_X14_Y29_N26
\pass2|Mod0|auto_generated|divider|divider|StageOut[59]~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\);

-- Location: LCCOMB_X14_Y29_N8
\pass2|Mod0|auto_generated|divider|divider|StageOut[59]~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\);

-- Location: LCCOMB_X13_Y29_N2
\pass2|Mod0|auto_generated|divider|divider|StageOut[58]~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\);

-- Location: LCCOMB_X14_Y29_N4
\pass2|Mod0|auto_generated|divider|divider|StageOut[58]~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ = (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\);

-- Location: LCCOMB_X14_Y29_N6
\pass2|Mod0|auto_generated|divider|divider|StageOut[57]~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\);

-- Location: LCCOMB_X13_Y29_N28
\pass2|Mod0|auto_generated|divider|divider|StageOut[57]~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\);

-- Location: LCCOMB_X13_Y29_N8
\pass2|Mod0|auto_generated|divider|divider|StageOut[56]~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\);

-- Location: LCCOMB_X13_Y29_N30
\pass2|Mod0|auto_generated|divider|divider|StageOut[56]~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\);

-- Location: LCCOMB_X14_Y29_N24
\pass2|Mod0|auto_generated|divider|divider|StageOut[55]~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\pass2|Add1~10_combout\ $ 
-- (!\pass2|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \pass2|Add1~10_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Add1~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\);

-- Location: LCCOMB_X14_Y29_N0
\pass2|Mod0|auto_generated|divider|divider|StageOut[55]~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\pass2|Add1~10_combout\ $ 
-- (!\pass2|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \pass2|Add1~10_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Add1~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\);

-- Location: LCCOMB_X14_Y29_N10
\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\pass2|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\,
	datad => VCC,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X14_Y29_N12
\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X14_Y29_N14
\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\)))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X14_Y29_N16
\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\pass2|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ & (((!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\) # (GND)))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(((!\pass2|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ & !\pass2|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X14_Y29_N18
\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\))))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\) # (GND))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X14_Y29_N20
\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\pass2|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ & (\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & VCC)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X14_Y29_N22
\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X13_Y29_N10
\pass2|Mod0|auto_generated|divider|divider|StageOut[72]~154\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\);

-- Location: LCCOMB_X15_Y27_N0
\pass2|Mod0|auto_generated|divider|divider|StageOut[72]~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\);

-- Location: LCCOMB_X13_Y29_N4
\pass2|Mod0|auto_generated|divider|divider|StageOut[71]~177\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datab => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\);

-- Location: LCCOMB_X14_Y29_N2
\pass2|Mod0|auto_generated|divider|divider|StageOut[71]~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\);

-- Location: LCCOMB_X13_Y29_N6
\pass2|Mod0|auto_generated|divider|divider|StageOut[70]~178\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\)) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\);

-- Location: LCCOMB_X14_Y27_N16
\pass2|Mod0|auto_generated|divider|divider|StageOut[70]~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\);

-- Location: LCCOMB_X14_Y27_N26
\pass2|Mod0|auto_generated|divider|divider|StageOut[69]~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\);

-- Location: LCCOMB_X13_Y29_N12
\pass2|Mod0|auto_generated|divider|divider|StageOut[69]~179\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\);

-- Location: LCCOMB_X13_Y29_N14
\pass2|Mod0|auto_generated|divider|divider|StageOut[68]~180\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\)) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\);

-- Location: LCCOMB_X15_Y27_N10
\pass2|Mod0|auto_generated|divider|divider|StageOut[68]~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\);

-- Location: LCCOMB_X14_Y29_N28
\pass2|Mod0|auto_generated|divider|divider|StageOut[67]~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\pass2|Add1~10_combout\ $ 
-- (!\pass2|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \pass2|Add1~10_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass2|Add1~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\);

-- Location: LCCOMB_X14_Y27_N28
\pass2|Mod0|auto_generated|divider|divider|StageOut[67]~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\);

-- Location: LCCOMB_X13_Y24_N30
\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ = \pass2|Add1~8_combout\ $ (((\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (!\pass2|Add1~6_combout\)) # 
-- (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pass2|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~6_combout\,
	datab => \pass2|Add1~18_combout\,
	datac => \pass2|Add1~8_combout\,
	datad => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\);

-- Location: LCCOMB_X15_Y27_N4
\pass2|Mod0|auto_generated|divider|divider|StageOut[66]~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\ = (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\);

-- Location: LCCOMB_X15_Y27_N14
\pass2|Mod0|auto_generated|divider|divider|StageOut[66]~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\ = (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\);

-- Location: LCCOMB_X14_Y27_N0
\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\pass2|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\,
	datad => VCC,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X14_Y27_N2
\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X14_Y27_N4
\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\)))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X14_Y27_N6
\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\pass2|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ & (((!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\) # (GND)))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY(((!\pass2|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ & !\pass2|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X14_Y27_N8
\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\))))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\) # (GND))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X14_Y27_N10
\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X14_Y27_N12
\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\))))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\) # (GND))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X14_Y27_N14
\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X15_Y27_N16
\pass2|Mod0|auto_generated|divider|divider|StageOut[84]~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\);

-- Location: LCCOMB_X15_Y27_N2
\pass2|Mod0|auto_generated|divider|divider|StageOut[84]~155\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\);

-- Location: LCCOMB_X15_Y27_N12
\pass2|Mod0|auto_generated|divider|divider|StageOut[83]~156\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\);

-- Location: LCCOMB_X15_Y27_N26
\pass2|Mod0|auto_generated|divider|divider|StageOut[83]~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\);

-- Location: LCCOMB_X13_Y27_N0
\pass2|Mod0|auto_generated|divider|divider|StageOut[82]~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\);

-- Location: LCCOMB_X14_Y27_N24
\pass2|Mod0|auto_generated|divider|divider|StageOut[82]~157\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\);

-- Location: LCCOMB_X14_Y27_N22
\pass2|Mod0|auto_generated|divider|divider|StageOut[81]~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\);

-- Location: LCCOMB_X14_Y27_N18
\pass2|Mod0|auto_generated|divider|divider|StageOut[81]~158\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\);

-- Location: LCCOMB_X15_Y27_N28
\pass2|Mod0|auto_generated|divider|divider|StageOut[80]~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\);

-- Location: LCCOMB_X15_Y27_N22
\pass2|Mod0|auto_generated|divider|divider|StageOut[80]~159\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\);

-- Location: LCCOMB_X14_Y27_N20
\pass2|Mod0|auto_generated|divider|divider|StageOut[79]~160\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\);

-- Location: LCCOMB_X13_Y27_N2
\pass2|Mod0|auto_generated|divider|divider|StageOut[79]~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\);

-- Location: LCCOMB_X15_Y27_N24
\pass2|Mod0|auto_generated|divider|divider|StageOut[78]~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\);

-- Location: LCCOMB_X15_Y27_N6
\pass2|Mod0|auto_generated|divider|divider|StageOut[78]~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\ = (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\);

-- Location: LCCOMB_X13_Y27_N28
\pass2|Mod0|auto_generated|divider|divider|StageOut[77]~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\pass2|Add1~18_combout\ $ (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ 
-- (!\pass2|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass2|Add1~6_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\);

-- Location: LCCOMB_X13_Y27_N24
\pass2|Mod0|auto_generated|divider|divider|StageOut[77]~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\pass2|Add1~18_combout\ $ (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ 
-- (!\pass2|Add1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass2|Add1~6_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\);

-- Location: LCCOMB_X13_Y27_N6
\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\pass2|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\,
	datad => VCC,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X13_Y27_N8
\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X13_Y27_N10
\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\)))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X13_Y27_N12
\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\pass2|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ & (((!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\) # (GND)))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY(((!\pass2|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ & !\pass2|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X13_Y27_N14
\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\))))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\) # (GND))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X13_Y27_N16
\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X13_Y27_N18
\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\))))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\) # (GND))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X13_Y27_N20
\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X13_Y27_N22
\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X15_Y27_N8
\pass2|Mod0|auto_generated|divider|divider|StageOut[96]~161\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\);

-- Location: LCCOMB_X13_Y26_N8
\pass2|Mod0|auto_generated|divider|divider|StageOut[96]~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\);

-- Location: LCCOMB_X15_Y26_N16
\pass2|Mod0|auto_generated|divider|divider|StageOut[95]~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\);

-- Location: LCCOMB_X15_Y27_N18
\pass2|Mod0|auto_generated|divider|divider|StageOut[95]~162\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\);

-- Location: LCCOMB_X15_Y26_N10
\pass2|Mod0|auto_generated|divider|divider|StageOut[94]~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\);

-- Location: LCCOMB_X13_Y27_N4
\pass2|Mod0|auto_generated|divider|divider|StageOut[94]~163\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\);

-- Location: LCCOMB_X11_Y26_N16
\pass2|Mod0|auto_generated|divider|divider|StageOut[93]~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\);

-- Location: LCCOMB_X14_Y27_N30
\pass2|Mod0|auto_generated|divider|divider|StageOut[93]~164\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\);

-- Location: LCCOMB_X15_Y27_N20
\pass2|Mod0|auto_generated|divider|divider|StageOut[92]~165\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\);

-- Location: LCCOMB_X13_Y26_N18
\pass2|Mod0|auto_generated|divider|divider|StageOut[92]~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\);

-- Location: LCCOMB_X13_Y27_N30
\pass2|Mod0|auto_generated|divider|divider|StageOut[91]~166\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\);

-- Location: LCCOMB_X13_Y26_N28
\pass2|Mod0|auto_generated|divider|divider|StageOut[91]~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\);

-- Location: LCCOMB_X13_Y26_N30
\pass2|Mod0|auto_generated|divider|divider|StageOut[90]~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\);

-- Location: LCCOMB_X15_Y27_N30
\pass2|Mod0|auto_generated|divider|divider|StageOut[90]~181\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\)) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\);

-- Location: LCCOMB_X13_Y27_N26
\pass2|Mod0|auto_generated|divider|divider|StageOut[89]~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\pass2|Add1~6_combout\ $ (\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ 
-- (!\pass2|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass2|Add1~6_combout\,
	datac => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datad => \pass2|Add1~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\);

-- Location: LCCOMB_X13_Y26_N24
\pass2|Mod0|auto_generated|divider|divider|StageOut[89]~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\);

-- Location: LCCOMB_X11_Y26_N2
\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ = \pass2|Add1~4_combout\ $ (((\pass2|Add1~18_combout\) # ((!\pass2|Add1~0_combout\ & !\pass2|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~4_combout\,
	datab => \pass2|Add1~0_combout\,
	datac => \pass2|Add1~18_combout\,
	datad => \pass2|Add1~2_combout\,
	combout => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\);

-- Location: LCCOMB_X11_Y26_N14
\pass2|Mod0|auto_generated|divider|divider|StageOut[88]~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & !\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\);

-- Location: LCCOMB_X11_Y26_N28
\pass2|Mod0|auto_generated|divider|divider|StageOut[88]~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & !\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\);

-- Location: LCCOMB_X12_Y26_N4
\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\pass2|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\,
	datad => VCC,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X12_Y26_N6
\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X12_Y26_N8
\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\)))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X12_Y26_N10
\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\pass2|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ & (((!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\) # (GND)))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(((!\pass2|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ & !\pass2|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X12_Y26_N12
\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\))))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\) # (GND))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X12_Y26_N14
\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X12_Y26_N16
\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\))))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\) # (GND))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X12_Y26_N18
\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X12_Y26_N20
\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\))))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\) # (GND))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X12_Y26_N22
\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X12_Y26_N24
\pass2|Mod0|auto_generated|divider|divider|StageOut[108]~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\);

-- Location: LCCOMB_X13_Y26_N22
\pass2|Mod0|auto_generated|divider|divider|StageOut[108]~167\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\);

-- Location: LCCOMB_X15_Y26_N4
\pass2|Mod0|auto_generated|divider|divider|StageOut[107]~168\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\);

-- Location: LCCOMB_X12_Y26_N26
\pass2|Mod0|auto_generated|divider|divider|StageOut[107]~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\);

-- Location: LCCOMB_X15_Y26_N6
\pass2|Mod0|auto_generated|divider|divider|StageOut[106]~169\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\);

-- Location: LCCOMB_X12_Y26_N0
\pass2|Mod0|auto_generated|divider|divider|StageOut[106]~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\);

-- Location: LCCOMB_X11_Y26_N10
\pass2|Mod0|auto_generated|divider|divider|StageOut[105]~170\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\);

-- Location: LCCOMB_X12_Y26_N2
\pass2|Mod0|auto_generated|divider|divider|StageOut[105]~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\);

-- Location: LCCOMB_X13_Y26_N16
\pass2|Mod0|auto_generated|divider|divider|StageOut[104]~171\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\);

-- Location: LCCOMB_X12_Y26_N28
\pass2|Mod0|auto_generated|divider|divider|StageOut[104]~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\);

-- Location: LCCOMB_X13_Y26_N26
\pass2|Mod0|auto_generated|divider|divider|StageOut[103]~172\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\);

-- Location: LCCOMB_X12_Y26_N30
\pass2|Mod0|auto_generated|divider|divider|StageOut[103]~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\);

-- Location: LCCOMB_X13_Y26_N2
\pass2|Mod0|auto_generated|divider|divider|StageOut[102]~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\);

-- Location: LCCOMB_X13_Y26_N20
\pass2|Mod0|auto_generated|divider|divider|StageOut[102]~173\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\);

-- Location: LCCOMB_X13_Y26_N4
\pass2|Mod0|auto_generated|divider|divider|StageOut[101]~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\);

-- Location: LCCOMB_X13_Y26_N6
\pass2|Mod0|auto_generated|divider|divider|StageOut[101]~174\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\) # 
-- ((!\pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\);

-- Location: LCCOMB_X11_Y26_N26
\pass2|Mod0|auto_generated|divider|divider|StageOut[100]~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\);

-- Location: LCCOMB_X11_Y26_N0
\pass2|Mod0|auto_generated|divider|divider|StageOut[100]~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\ = (!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\);

-- Location: LCCOMB_X11_Y26_N20
\pass2|Mod0|auto_generated|divider|divider|StageOut[99]~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\pass2|Add1~2_combout\ $ (((!\pass2|Add1~18_combout\ & \pass2|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass2|Add1~0_combout\,
	datad => \pass2|Add1~2_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\);

-- Location: LCCOMB_X11_Y26_N30
\pass2|Mod0|auto_generated|divider|divider|StageOut[99]~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\ = (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\pass2|Add1~2_combout\ $ (((!\pass2|Add1~18_combout\ & \pass2|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass2|Add1~0_combout\,
	datad => \pass2|Add1~2_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\);

-- Location: LCCOMB_X14_Y26_N8
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\pass2|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\,
	datad => VCC,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X14_Y26_N10
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ & 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\)))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X14_Y26_N12
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\)))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\pass2|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\)))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\) # 
-- (\pass2|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X14_Y26_N14
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\pass2|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ & (((!\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\) # (GND)))))
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY(((!\pass2|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ & !\pass2|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\)) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X14_Y26_N16
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X14_Y26_N18
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\);

-- Location: LCCOMB_X14_Y26_N20
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\);

-- Location: LCCOMB_X14_Y26_N22
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\);

-- Location: LCCOMB_X14_Y26_N24
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\);

-- Location: LCCOMB_X14_Y26_N26
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\ & 
-- !\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\,
	cout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\);

-- Location: LCCOMB_X14_Y26_N28
\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X11_Y26_N24
\pass2|Mod0|auto_generated|divider|divider|StageOut[111]~150\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\pass2|Add1~2_combout\ $ (((\pass2|Add1~0_combout\ & !\pass2|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~2_combout\,
	datab => \pass2|Add1~0_combout\,
	datac => \pass2|Add1~18_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\);

-- Location: LCCOMB_X14_Y26_N30
\pass2|Mod0|auto_generated|divider|divider|StageOut[111]~151\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[111]~151_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[111]~151_combout\);

-- Location: LCCOMB_X11_Y26_N18
\pass2|Mod0|auto_generated|divider|divider|StageOut[110]~152\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\ = (\pass2|Add1~0_combout\ & \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Add1~0_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\);

-- Location: LCCOMB_X11_Y26_N12
\pass2|Mod0|auto_generated|divider|divider|StageOut[110]~153\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\ = (\pass2|Add1~0_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Add1~0_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\);

-- Location: LCCOMB_X12_Y27_N18
\pass2|Mod0|auto_generated|divider|op_2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\pass2|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\ & !\pass2|Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\)))
-- \pass2|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\ & !\pass2|Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[110]~152_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[110]~153_combout\,
	datad => VCC,
	combout => \pass2|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \pass2|Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X12_Y27_N20
\pass2|Mod0|auto_generated|divider|op_2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|op_2~2_combout\ = (\pass2|Mod0|auto_generated|divider|op_2~1\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[111]~151_combout\)))) # 
-- (!\pass2|Mod0|auto_generated|divider|op_2~1\ & (((!\pass2|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\ & !\pass2|Mod0|auto_generated|divider|divider|StageOut[111]~151_combout\)) # (GND)))
-- \pass2|Mod0|auto_generated|divider|op_2~3\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[111]~151_combout\) # (!\pass2|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[111]~151_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|op_2~1\,
	combout => \pass2|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \pass2|Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X12_Y27_N10
\pass2|Mod0|auto_generated|divider|remainder[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\ = (\pass2|Add1~18_combout\ & (((\pass2|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[111]~151_combout\)))) # 
-- (!\pass2|Add1~18_combout\ & (\pass2|Mod0|auto_generated|divider|op_2~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Mod0|auto_generated|divider|op_2~2_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|StageOut[111]~151_combout\,
	combout => \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\);

-- Location: LCCOMB_X12_Y27_N4
\pass2|signal_rotor.raddr_a[1]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor.raddr_a[1]~8_combout\ = \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\ $ (((\pass2|Equal0~2_combout\) # (\pass2|Add1~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Equal0~2_combout\,
	datac => \pass2|Add1~18_combout\,
	datad => \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	combout => \pass2|signal_rotor.raddr_a[1]~8_combout\);

-- Location: LCCOMB_X13_Y26_N10
\pass2|Mod0|auto_generated|divider|divider|StageOut[113]~176\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[113]~176_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[113]~176_combout\);

-- Location: LCCOMB_X14_Y26_N2
\pass2|Mod0|auto_generated|divider|divider|StageOut[113]~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[113]~148_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[113]~148_combout\);

-- Location: LCCOMB_X11_Y26_N4
\pass2|Mod0|auto_generated|divider|divider|StageOut[112]~182\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- ((!\pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\))) # (!\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass2|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\);

-- Location: LCCOMB_X14_Y26_N4
\pass2|Mod0|auto_generated|divider|divider|StageOut[112]~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[112]~149_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[112]~149_combout\);

-- Location: LCCOMB_X12_Y27_N22
\pass2|Mod0|auto_generated|divider|op_2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|op_2~4_combout\ = (\pass2|Mod0|auto_generated|divider|op_2~3\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[112]~149_combout\ & VCC))) # 
-- (!\pass2|Mod0|auto_generated|divider|op_2~3\ & ((((!\pass2|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ & !\pass2|Mod0|auto_generated|divider|divider|StageOut[112]~149_combout\)))))
-- \pass2|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\pass2|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ & (!\pass2|Mod0|auto_generated|divider|divider|StageOut[112]~149_combout\ & !\pass2|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[112]~149_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|op_2~3\,
	combout => \pass2|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \pass2|Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X12_Y27_N24
\pass2|Mod0|auto_generated|divider|op_2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|op_2~6_combout\ = (\pass2|Mod0|auto_generated|divider|op_2~5\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[113]~176_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[113]~148_combout\)))) # 
-- (!\pass2|Mod0|auto_generated|divider|op_2~5\ & (((!\pass2|Mod0|auto_generated|divider|divider|StageOut[113]~176_combout\ & !\pass2|Mod0|auto_generated|divider|divider|StageOut[113]~148_combout\)) # (GND)))
-- \pass2|Mod0|auto_generated|divider|op_2~7\ = CARRY((\pass2|Mod0|auto_generated|divider|divider|StageOut[113]~176_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[113]~148_combout\) # (!\pass2|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[113]~176_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[113]~148_combout\,
	datad => VCC,
	cin => \pass2|Mod0|auto_generated|divider|op_2~5\,
	combout => \pass2|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \pass2|Mod0|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X12_Y27_N0
\pass2|Mod0|auto_generated|divider|remainder[3]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|remainder[3]~0_combout\ = (\pass2|Add1~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[113]~176_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[113]~148_combout\)))) # 
-- (!\pass2|Add1~18_combout\ & (((\pass2|Mod0|auto_generated|divider|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|StageOut[113]~176_combout\,
	datab => \pass2|Mod0|auto_generated|divider|op_2~6_combout\,
	datac => \pass2|Add1~18_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|StageOut[113]~148_combout\,
	combout => \pass2|Mod0|auto_generated|divider|remainder[3]~0_combout\);

-- Location: LCCOMB_X12_Y27_N28
\pass2|Mod0|auto_generated|divider|remainder[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\ = (\pass2|Add1~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[112]~149_combout\)))) # 
-- (!\pass2|Add1~18_combout\ & (((\pass2|Mod0|auto_generated|divider|op_2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\,
	datac => \pass2|Mod0|auto_generated|divider|op_2~4_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|StageOut[112]~149_combout\,
	combout => \pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\);

-- Location: LCCOMB_X12_Y27_N12
\pass2|signal_sortie~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_sortie~1_combout\ = (\pass2|Add1~18_combout\) # (\pass2|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datac => \pass2|Equal0~2_combout\,
	combout => \pass2|signal_sortie~1_combout\);

-- Location: LCCOMB_X12_Y27_N6
\pass2|signal_rotor.raddr_a[3]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor.raddr_a[3]~7_combout\ = \pass2|Mod0|auto_generated|divider|remainder[3]~0_combout\ $ (((!\pass2|signal_sortie~1_combout\ & ((!\pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\) # 
-- (!\pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datab => \pass2|Mod0|auto_generated|divider|remainder[3]~0_combout\,
	datac => \pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => \pass2|signal_sortie~1_combout\,
	combout => \pass2|signal_rotor.raddr_a[3]~7_combout\);

-- Location: LCCOMB_X12_Y27_N14
\pass2|signal_rotor.raddr_a[2]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor.raddr_a[2]~9_combout\ = \pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\ $ (((!\pass2|Equal0~2_combout\ & (!\pass2|Add1~18_combout\ & \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Equal0~2_combout\,
	datab => \pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datac => \pass2|Add1~18_combout\,
	datad => \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	combout => \pass2|signal_rotor.raddr_a[2]~9_combout\);

-- Location: LCCOMB_X13_Y26_N0
\pass2|Mod0|auto_generated|divider|divider|StageOut[114]~175\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[114]~175_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\) # 
-- ((\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\,
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[114]~175_combout\);

-- Location: LCCOMB_X12_Y27_N30
\pass2|signal_rotor.raddr_a[4]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor.raddr_a[4]~4_combout\ = (\pass2|Equal0~2_combout\) # ((\pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\ & \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datac => \pass2|Equal0~2_combout\,
	datad => \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	combout => \pass2|signal_rotor.raddr_a[4]~4_combout\);

-- Location: LCCOMB_X14_Y26_N0
\pass2|Mod0|auto_generated|divider|divider|StageOut[114]~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|divider|StageOut[114]~147_combout\ = (\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass2|Mod0|auto_generated|divider|divider|StageOut[114]~147_combout\);

-- Location: LCCOMB_X12_Y27_N26
\pass2|Mod0|auto_generated|divider|op_2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|op_2~8_combout\ = \pass2|Mod0|auto_generated|divider|op_2~7\ $ (((\pass2|Mod0|auto_generated|divider|divider|StageOut[114]~175_combout\) # (\pass2|Mod0|auto_generated|divider|divider|StageOut[114]~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[114]~175_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|StageOut[114]~147_combout\,
	cin => \pass2|Mod0|auto_generated|divider|op_2~7\,
	combout => \pass2|Mod0|auto_generated|divider|op_2~8_combout\);

-- Location: LCCOMB_X12_Y27_N8
\pass2|signal_rotor.raddr_a[4]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor.raddr_a[4]~5_combout\ = \pass2|Mod0|auto_generated|divider|op_2~8_combout\ $ (((\pass2|signal_rotor.raddr_a[4]~4_combout\) # (\pass2|Mod0|auto_generated|divider|remainder[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor.raddr_a[4]~4_combout\,
	datac => \pass2|Mod0|auto_generated|divider|op_2~8_combout\,
	datad => \pass2|Mod0|auto_generated|divider|remainder[3]~0_combout\,
	combout => \pass2|signal_rotor.raddr_a[4]~5_combout\);

-- Location: LCCOMB_X12_Y27_N2
\pass2|signal_rotor.raddr_a[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor.raddr_a[4]~6_combout\ = (\pass2|Add1~18_combout\ & ((\pass2|Mod0|auto_generated|divider|divider|StageOut[114]~175_combout\) # ((\pass2|Mod0|auto_generated|divider|divider|StageOut[114]~147_combout\)))) # (!\pass2|Add1~18_combout\ & 
-- (((!\pass2|signal_rotor.raddr_a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Mod0|auto_generated|divider|divider|StageOut[114]~175_combout\,
	datac => \pass2|signal_rotor.raddr_a[4]~5_combout\,
	datad => \pass2|Mod0|auto_generated|divider|divider|StageOut[114]~147_combout\,
	combout => \pass2|signal_rotor.raddr_a[4]~6_combout\);

-- Location: LCCOMB_X11_Y27_N12
\pass2|signal_rotor~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~6_combout\ = (\pass2|signal_rotor.raddr_a[3]~7_combout\ & ((\pass2|signal_rotor.raddr_a[1]~8_combout\ & (\pass2|signal_rotor.raddr_a[2]~9_combout\ & \pass2|signal_rotor.raddr_a[4]~6_combout\)) # 
-- (!\pass2|signal_rotor.raddr_a[1]~8_combout\ & ((\pass2|signal_rotor.raddr_a[2]~9_combout\) # (\pass2|signal_rotor.raddr_a[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor.raddr_a[1]~8_combout\,
	datab => \pass2|signal_rotor.raddr_a[3]~7_combout\,
	datac => \pass2|signal_rotor.raddr_a[2]~9_combout\,
	datad => \pass2|signal_rotor.raddr_a[4]~6_combout\,
	combout => \pass2|signal_rotor~6_combout\);

-- Location: LCCOMB_X14_Y24_N2
\pass2|test_bit~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|test_bit~0_combout\ = (\pass1|signal_rotor~12_combout\) # ((\pass1|signal_rotor~14_combout\) # ((!\pass1|signal_rotor~15_combout\ & \pass1|test_bit~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass1|signal_rotor~15_combout\,
	datab => \pass1|signal_rotor~12_combout\,
	datac => \pass1|test_bit~combout\,
	datad => \pass1|signal_rotor~14_combout\,
	combout => \pass2|test_bit~0_combout\);

-- Location: LCCOMB_X14_Y24_N28
\pass2|test_bit\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|test_bit~combout\ = (\pass2|test_bit~0_combout\) # ((\pass1|signal_rotor~11_combout\) # ((\pass1|signal_rotor~8_combout\) # (\pass1|signal_rotor~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|test_bit~0_combout\,
	datab => \pass1|signal_rotor~11_combout\,
	datac => \pass1|signal_rotor~8_combout\,
	datad => \pass1|signal_rotor~6_combout\,
	combout => \pass2|test_bit~combout\);

-- Location: LCCOMB_X11_Y26_N8
\pass2|Mod0|auto_generated|divider|remainder[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\ = (\pass2|Add1~18_combout\ & ((\pass2|Add1~0_combout\))) # (!\pass2|Add1~18_combout\ & (\pass2|Mod0|auto_generated|divider|op_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Add1~18_combout\,
	datab => \pass2|Mod0|auto_generated|divider|op_2~0_combout\,
	datac => \pass2|Add1~0_combout\,
	combout => \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\);

-- Location: LCCOMB_X11_Y27_N6
\pass2|signal_rotor~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~7_combout\ = (\pass2|test_bit~combout\ & ((\pass2|signal_rotor~6_combout\ & (\pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\ & !\pass2|signal_rotor.raddr_a[4]~6_combout\)) # (!\pass2|signal_rotor~6_combout\ & 
-- ((\pass2|signal_rotor.raddr_a[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor~6_combout\,
	datab => \pass2|test_bit~combout\,
	datac => \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datad => \pass2|signal_rotor.raddr_a[4]~6_combout\,
	combout => \pass2|signal_rotor~7_combout\);

-- Location: LCCOMB_X11_Y27_N16
\pass2|signal_rotor~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~9_combout\ = (\pass2|signal_rotor.raddr_a[1]~8_combout\ & (\pass2|signal_rotor.raddr_a[2]~9_combout\ & ((\pass2|signal_rotor.raddr_a[4]~6_combout\)))) # (!\pass2|signal_rotor.raddr_a[1]~8_combout\ & 
-- ((\pass2|signal_rotor.raddr_a[4]~6_combout\) # ((\pass2|signal_rotor.raddr_a[2]~9_combout\ & \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor.raddr_a[1]~8_combout\,
	datab => \pass2|signal_rotor.raddr_a[2]~9_combout\,
	datac => \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datad => \pass2|signal_rotor.raddr_a[4]~6_combout\,
	combout => \pass2|signal_rotor~9_combout\);

-- Location: LCCOMB_X12_Y27_N16
\pass2|signal_rotor~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~8_combout\ = (\pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\ & (\pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\ & (\pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\ $ 
-- (!\pass2|signal_sortie~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datab => \pass2|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datac => \pass2|signal_sortie~1_combout\,
	datad => \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	combout => \pass2|signal_rotor~8_combout\);

-- Location: LCCOMB_X11_Y27_N26
\pass2|signal_rotor~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~10_combout\ = (\pass2|test_bit~combout\ & ((\pass2|signal_rotor.raddr_a[3]~7_combout\ & (!\pass2|signal_rotor~9_combout\)) # (!\pass2|signal_rotor.raddr_a[3]~7_combout\ & ((\pass2|signal_rotor~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor.raddr_a[3]~7_combout\,
	datab => \pass2|signal_rotor~9_combout\,
	datac => \pass2|signal_rotor~8_combout\,
	datad => \pass2|test_bit~combout\,
	combout => \pass2|signal_rotor~10_combout\);

-- Location: IOIBUF_X14_Y31_N1
\position_rotor3[3]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor3(3),
	o => \position_rotor3[3]~input_o\);

-- Location: IOIBUF_X12_Y31_N1
\position_rotor3[2]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor3(2),
	o => \position_rotor3[2]~input_o\);

-- Location: LCCOMB_X11_Y27_N20
\pass2|signal_rotor~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~2_combout\ = \pass2|signal_rotor.raddr_a[2]~9_combout\ $ (((\pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\ & !\pass2|signal_rotor.raddr_a[1]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|signal_rotor.raddr_a[2]~9_combout\,
	datac => \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datad => \pass2|signal_rotor.raddr_a[1]~8_combout\,
	combout => \pass2|signal_rotor~2_combout\);

-- Location: LCCOMB_X11_Y27_N30
\pass2|signal_rotor~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~3_combout\ = (\pass2|signal_rotor~2_combout\ & (\pass2|test_bit~combout\ & ((!\pass2|signal_rotor.raddr_a[3]~7_combout\) # (!\pass2|signal_rotor.raddr_a[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor.raddr_a[4]~6_combout\,
	datab => \pass2|signal_rotor~2_combout\,
	datac => \pass2|signal_rotor.raddr_a[3]~7_combout\,
	datad => \pass2|test_bit~combout\,
	combout => \pass2|signal_rotor~3_combout\);

-- Location: IOIBUF_X33_Y24_N8
\position_rotor3[1]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor3(1),
	o => \position_rotor3[1]~input_o\);

-- Location: LCCOMB_X11_Y27_N0
\pass2|signal_rotor~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~4_combout\ = (\pass2|signal_rotor.raddr_a[3]~7_combout\ & (\pass2|signal_rotor.raddr_a[4]~6_combout\ & ((\pass2|signal_rotor.raddr_a[2]~9_combout\) # (!\pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor.raddr_a[3]~7_combout\,
	datab => \pass2|signal_rotor.raddr_a[2]~9_combout\,
	datac => \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datad => \pass2|signal_rotor.raddr_a[4]~6_combout\,
	combout => \pass2|signal_rotor~4_combout\);

-- Location: LCCOMB_X11_Y27_N2
\pass2|signal_rotor~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~5_combout\ = (!\pass2|signal_rotor~4_combout\ & (\pass2|test_bit~combout\ & (\pass2|signal_rotor.raddr_a[1]~8_combout\ $ (!\pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor.raddr_a[1]~8_combout\,
	datab => \pass2|signal_rotor~4_combout\,
	datac => \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datad => \pass2|test_bit~combout\,
	combout => \pass2|signal_rotor~5_combout\);

-- Location: LCCOMB_X11_Y27_N24
\pass2|signal_rotor~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~0_combout\ = (\pass2|signal_rotor.raddr_a[3]~7_combout\ & (\pass2|signal_rotor.raddr_a[4]~6_combout\ & ((\pass2|signal_rotor.raddr_a[2]~9_combout\) # (!\pass2|signal_rotor.raddr_a[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor.raddr_a[1]~8_combout\,
	datab => \pass2|signal_rotor.raddr_a[3]~7_combout\,
	datac => \pass2|signal_rotor.raddr_a[2]~9_combout\,
	datad => \pass2|signal_rotor.raddr_a[4]~6_combout\,
	combout => \pass2|signal_rotor~0_combout\);

-- Location: LCCOMB_X11_Y27_N10
\pass2|signal_rotor~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~1_combout\ = (!\pass2|signal_rotor~0_combout\ & (!\pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\ & \pass2|test_bit~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass2|signal_rotor~0_combout\,
	datac => \pass2|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datad => \pass2|test_bit~combout\,
	combout => \pass2|signal_rotor~1_combout\);

-- Location: IOIBUF_X14_Y31_N8
\position_rotor3[0]~input\ : cycloneiv_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_position_rotor3(0),
	o => \position_rotor3[0]~input_o\);

-- Location: LCCOMB_X9_Y27_N4
\pass3|Add0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add0~0_combout\ = (\pass2|signal_rotor~1_combout\ & (\position_rotor3[0]~input_o\ $ (VCC))) # (!\pass2|signal_rotor~1_combout\ & (\position_rotor3[0]~input_o\ & VCC))
-- \pass3|Add0~1\ = CARRY((\pass2|signal_rotor~1_combout\ & \position_rotor3[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor~1_combout\,
	datab => \position_rotor3[0]~input_o\,
	datad => VCC,
	combout => \pass3|Add0~0_combout\,
	cout => \pass3|Add0~1\);

-- Location: LCCOMB_X9_Y27_N6
\pass3|Add0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add0~2_combout\ = (\position_rotor3[1]~input_o\ & ((\pass2|signal_rotor~5_combout\ & (\pass3|Add0~1\ & VCC)) # (!\pass2|signal_rotor~5_combout\ & (!\pass3|Add0~1\)))) # (!\position_rotor3[1]~input_o\ & ((\pass2|signal_rotor~5_combout\ & 
-- (!\pass3|Add0~1\)) # (!\pass2|signal_rotor~5_combout\ & ((\pass3|Add0~1\) # (GND)))))
-- \pass3|Add0~3\ = CARRY((\position_rotor3[1]~input_o\ & (!\pass2|signal_rotor~5_combout\ & !\pass3|Add0~1\)) # (!\position_rotor3[1]~input_o\ & ((!\pass3|Add0~1\) # (!\pass2|signal_rotor~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor3[1]~input_o\,
	datab => \pass2|signal_rotor~5_combout\,
	datad => VCC,
	cin => \pass3|Add0~1\,
	combout => \pass3|Add0~2_combout\,
	cout => \pass3|Add0~3\);

-- Location: LCCOMB_X9_Y27_N8
\pass3|Add0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add0~4_combout\ = ((\position_rotor3[2]~input_o\ $ (\pass2|signal_rotor~3_combout\ $ (!\pass3|Add0~3\)))) # (GND)
-- \pass3|Add0~5\ = CARRY((\position_rotor3[2]~input_o\ & ((\pass2|signal_rotor~3_combout\) # (!\pass3|Add0~3\))) # (!\position_rotor3[2]~input_o\ & (\pass2|signal_rotor~3_combout\ & !\pass3|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor3[2]~input_o\,
	datab => \pass2|signal_rotor~3_combout\,
	datad => VCC,
	cin => \pass3|Add0~3\,
	combout => \pass3|Add0~4_combout\,
	cout => \pass3|Add0~5\);

-- Location: LCCOMB_X9_Y27_N10
\pass3|Add0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add0~8_combout\ = (\pass2|signal_rotor~10_combout\ & ((\position_rotor3[3]~input_o\ & (\pass3|Add0~5\ & VCC)) # (!\position_rotor3[3]~input_o\ & (!\pass3|Add0~5\)))) # (!\pass2|signal_rotor~10_combout\ & ((\position_rotor3[3]~input_o\ & 
-- (!\pass3|Add0~5\)) # (!\position_rotor3[3]~input_o\ & ((\pass3|Add0~5\) # (GND)))))
-- \pass3|Add0~9\ = CARRY((\pass2|signal_rotor~10_combout\ & (!\position_rotor3[3]~input_o\ & !\pass3|Add0~5\)) # (!\pass2|signal_rotor~10_combout\ & ((!\pass3|Add0~5\) # (!\position_rotor3[3]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor~10_combout\,
	datab => \position_rotor3[3]~input_o\,
	datad => VCC,
	cin => \pass3|Add0~5\,
	combout => \pass3|Add0~8_combout\,
	cout => \pass3|Add0~9\);

-- Location: LCCOMB_X9_Y27_N12
\pass3|Add0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add0~10_combout\ = ((\position_rotor3[4]~input_o\ $ (\pass2|signal_rotor~7_combout\ $ (!\pass3|Add0~9\)))) # (GND)
-- \pass3|Add0~11\ = CARRY((\position_rotor3[4]~input_o\ & ((\pass2|signal_rotor~7_combout\) # (!\pass3|Add0~9\))) # (!\position_rotor3[4]~input_o\ & (\pass2|signal_rotor~7_combout\ & !\pass3|Add0~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor3[4]~input_o\,
	datab => \pass2|signal_rotor~7_combout\,
	datad => VCC,
	cin => \pass3|Add0~9\,
	combout => \pass3|Add0~10_combout\,
	cout => \pass3|Add0~11\);

-- Location: LCCOMB_X9_Y27_N14
\pass3|Add0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add0~12_combout\ = \pass3|Add0~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass3|Add0~11\,
	combout => \pass3|Add0~12_combout\);

-- Location: LCCOMB_X8_Y27_N0
\pass3|Add1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add1~0_combout\ = \pass3|Add0~0_combout\ $ (VCC)
-- \pass3|Add1~1\ = CARRY(\pass3|Add0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add0~0_combout\,
	datad => VCC,
	combout => \pass3|Add1~0_combout\,
	cout => \pass3|Add1~1\);

-- Location: LCCOMB_X8_Y27_N2
\pass3|Add1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add1~2_combout\ = (\pass3|Add0~2_combout\ & (\pass3|Add1~1\ & VCC)) # (!\pass3|Add0~2_combout\ & (!\pass3|Add1~1\))
-- \pass3|Add1~3\ = CARRY((!\pass3|Add0~2_combout\ & !\pass3|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add0~2_combout\,
	datad => VCC,
	cin => \pass3|Add1~1\,
	combout => \pass3|Add1~2_combout\,
	cout => \pass3|Add1~3\);

-- Location: LCCOMB_X8_Y27_N4
\pass3|Add1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add1~4_combout\ = (\pass3|Add0~4_combout\ & ((GND) # (!\pass3|Add1~3\))) # (!\pass3|Add0~4_combout\ & (\pass3|Add1~3\ $ (GND)))
-- \pass3|Add1~5\ = CARRY((\pass3|Add0~4_combout\) # (!\pass3|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Add0~4_combout\,
	datad => VCC,
	cin => \pass3|Add1~3\,
	combout => \pass3|Add1~4_combout\,
	cout => \pass3|Add1~5\);

-- Location: LCCOMB_X8_Y27_N6
\pass3|Add1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add1~6_combout\ = (\pass3|Add0~8_combout\ & (\pass3|Add1~5\ & VCC)) # (!\pass3|Add0~8_combout\ & (!\pass3|Add1~5\))
-- \pass3|Add1~7\ = CARRY((!\pass3|Add0~8_combout\ & !\pass3|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Add0~8_combout\,
	datad => VCC,
	cin => \pass3|Add1~5\,
	combout => \pass3|Add1~6_combout\,
	cout => \pass3|Add1~7\);

-- Location: LCCOMB_X8_Y27_N8
\pass3|Add1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add1~8_combout\ = (\pass3|Add0~10_combout\ & ((GND) # (!\pass3|Add1~7\))) # (!\pass3|Add0~10_combout\ & (\pass3|Add1~7\ $ (GND)))
-- \pass3|Add1~9\ = CARRY((\pass3|Add0~10_combout\) # (!\pass3|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Add0~10_combout\,
	datad => VCC,
	cin => \pass3|Add1~7\,
	combout => \pass3|Add1~8_combout\,
	cout => \pass3|Add1~9\);

-- Location: LCCOMB_X8_Y27_N10
\pass3|Add1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add1~10_combout\ = (\pass3|Add0~12_combout\ & (\pass3|Add1~9\ & VCC)) # (!\pass3|Add0~12_combout\ & (!\pass3|Add1~9\))
-- \pass3|Add1~11\ = CARRY((!\pass3|Add0~12_combout\ & !\pass3|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Add0~12_combout\,
	datad => VCC,
	cin => \pass3|Add1~9\,
	combout => \pass3|Add1~10_combout\,
	cout => \pass3|Add1~11\);

-- Location: LCCOMB_X11_Y27_N4
\pass2|signal_rotor~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass2|signal_rotor~11_combout\ = (\pass2|signal_rotor.raddr_a[3]~7_combout\ & (\pass2|signal_rotor.raddr_a[4]~6_combout\ & ((\pass2|signal_rotor.raddr_a[2]~9_combout\) # (!\pass2|signal_rotor.raddr_a[1]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor.raddr_a[1]~8_combout\,
	datab => \pass2|signal_rotor.raddr_a[3]~7_combout\,
	datac => \pass2|signal_rotor.raddr_a[2]~9_combout\,
	datad => \pass2|signal_rotor.raddr_a[4]~6_combout\,
	combout => \pass2|signal_rotor~11_combout\);

-- Location: LCCOMB_X9_Y27_N0
\pass3|Add0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add0~6_combout\ = (!\pass2|signal_rotor~11_combout\ & \pass2|test_bit~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass2|signal_rotor~11_combout\,
	datad => \pass2|test_bit~combout\,
	combout => \pass3|Add0~6_combout\);

-- Location: LCCOMB_X8_Y27_N12
\pass3|Add1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add1~12_combout\ = (\pass3|Add0~6_combout\ & (\pass3|Add1~11\ $ (GND))) # (!\pass3|Add0~6_combout\ & (!\pass3|Add1~11\ & VCC))
-- \pass3|Add1~13\ = CARRY((\pass3|Add0~6_combout\ & !\pass3|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Add0~6_combout\,
	datad => VCC,
	cin => \pass3|Add1~11\,
	combout => \pass3|Add1~12_combout\,
	cout => \pass3|Add1~13\);

-- Location: LCCOMB_X8_Y27_N14
\pass3|Add1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add1~14_combout\ = !\pass3|Add1~13\
-- \pass3|Add1~15\ = CARRY(!\pass3|Add1~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass3|Add1~13\,
	combout => \pass3|Add1~14_combout\,
	cout => \pass3|Add1~15\);

-- Location: LCCOMB_X8_Y27_N16
\pass3|Add1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add1~16_combout\ = \pass3|Add1~15\ $ (GND)
-- \pass3|Add1~17\ = CARRY(!\pass3|Add1~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass3|Add1~15\,
	combout => \pass3|Add1~16_combout\,
	cout => \pass3|Add1~17\);

-- Location: LCCOMB_X8_Y27_N18
\pass3|Add1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add1~18_combout\ = \pass3|Add1~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass3|Add1~17\,
	combout => \pass3|Add1~18_combout\);

-- Location: LCCOMB_X8_Y28_N0
\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\pass3|Add1~4_combout\ & (!\pass3|Add1~18_combout\ & (!\pass3|Add1~2_combout\ & !\pass3|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~4_combout\,
	datab => \pass3|Add1~18_combout\,
	datac => \pass3|Add1~2_combout\,
	datad => \pass3|Add1~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X8_Y27_N28
\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pass3|Add1~6_combout\ & (\pass3|Add1~18_combout\ & \pass3|Add1~8_combout\)) # (!\pass3|Add1~6_combout\ & 
-- (!\pass3|Add1~18_combout\ & !\pass3|Add1~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~6_combout\,
	datab => \pass3|Add1~18_combout\,
	datac => \pass3|Add1~8_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X8_Y27_N30
\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass3|Add1~10_combout\ & (\pass3|Add1~18_combout\ & \pass3|Add1~12_combout\)) # (!\pass3|Add1~10_combout\ & 
-- (!\pass3|Add1~18_combout\ & !\pass3|Add1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~10_combout\,
	datab => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \pass3|Add1~18_combout\,
	datad => \pass3|Add1~12_combout\,
	combout => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X8_Y27_N24
\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass3|Add1~16_combout\ & (\pass3|Add1~14_combout\ & \pass3|Add1~18_combout\)) # (!\pass3|Add1~16_combout\ & 
-- (!\pass3|Add1~14_combout\ & !\pass3|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \pass3|Add1~16_combout\,
	datac => \pass3|Add1~14_combout\,
	datad => \pass3|Add1~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X8_Y27_N26
\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ = \pass3|Add1~16_combout\ $ (((\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (!\pass3|Add1~14_combout\)) # 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass3|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001001111000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \pass3|Add1~16_combout\,
	datac => \pass3|Add1~14_combout\,
	datad => \pass3|Add1~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\);

-- Location: LCCOMB_X8_Y27_N20
\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\ = (\pass3|Add1~10_combout\ & ((\pass3|Add1~12_combout\) # (!\pass3|Add1~18_combout\))) # (!\pass3|Add1~10_combout\ & (!\pass3|Add1~18_combout\ & \pass3|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~10_combout\,
	datab => \pass3|Add1~18_combout\,
	datad => \pass3|Add1~12_combout\,
	combout => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\);

-- Location: LCCOMB_X8_Y27_N22
\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ = \pass3|Add1~14_combout\ $ (((\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\))) # 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\pass3|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~18_combout\,
	datab => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~5_combout\,
	datac => \pass3|Add1~14_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\);

-- Location: LCCOMB_X6_Y27_N24
\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ = \pass3|Add1~12_combout\ $ (((\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (!\pass3|Add1~10_combout\)) # 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass3|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101101110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~10_combout\,
	datab => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \pass3|Add1~18_combout\,
	datad => \pass3|Add1~12_combout\,
	combout => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\);

-- Location: LCCOMB_X5_Y27_N20
\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\ $ (GND)
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	datad => VCC,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X5_Y27_N22
\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)) # 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ & (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X5_Y27_N24
\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & VCC)) # 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X5_Y27_N26
\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)) # 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (GND)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X5_Y27_N28
\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY(!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X5_Y27_N30
\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X5_Y27_N0
\pass3|Mod0|auto_generated|divider|divider|StageOut[60]~94\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\);

-- Location: LCCOMB_X6_Y27_N26
\pass3|Mod0|auto_generated|divider|divider|StageOut[59]~95\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\);

-- Location: LCCOMB_X5_Y27_N18
\pass3|Mod0|auto_generated|divider|divider|StageOut[59]~96\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\);

-- Location: LCCOMB_X5_Y27_N12
\pass3|Mod0|auto_generated|divider|divider|StageOut[58]~98\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\);

-- Location: LCCOMB_X6_Y27_N20
\pass3|Mod0|auto_generated|divider|divider|StageOut[58]~97\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\);

-- Location: LCCOMB_X5_Y27_N14
\pass3|Mod0|auto_generated|divider|divider|StageOut[57]~100\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\);

-- Location: LCCOMB_X6_Y27_N28
\pass3|Mod0|auto_generated|divider|divider|StageOut[57]~99\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\);

-- Location: LCCOMB_X6_Y27_N22
\pass3|Mod0|auto_generated|divider|divider|StageOut[56]~101\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\);

-- Location: LCCOMB_X5_Y27_N16
\pass3|Mod0|auto_generated|divider|divider|StageOut[56]~102\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\);

-- Location: LCCOMB_X6_Y27_N2
\pass3|Mod0|auto_generated|divider|divider|StageOut[55]~104\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass3|Add1~10_combout\ $ (\pass3|Add1~18_combout\ $ 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~10_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass3|Add1~18_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\);

-- Location: LCCOMB_X6_Y27_N0
\pass3|Mod0|auto_generated|divider|divider|StageOut[55]~103\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass3|Add1~10_combout\ $ (\pass3|Add1~18_combout\ $ 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~10_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass3|Add1~18_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\);

-- Location: LCCOMB_X6_Y27_N6
\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\pass3|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[55]~104_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[55]~103_combout\,
	datad => VCC,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X6_Y27_N8
\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[56]~101_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[56]~102_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X6_Y27_N10
\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\)))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[57]~100_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[57]~99_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X6_Y27_N12
\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\pass3|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ & (((!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\) # (GND)))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(((!\pass3|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\ & !\pass3|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[58]~98_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[58]~97_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X6_Y27_N14
\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\))))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\) # (GND))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[59]~95_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[59]~96_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X6_Y27_N16
\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\pass3|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ & (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & VCC)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[60]~94_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X6_Y27_N18
\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X5_Y27_N10
\pass3|Mod0|auto_generated|divider|divider|StageOut[72]~154\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\);

-- Location: LCCOMB_X5_Y29_N0
\pass3|Mod0|auto_generated|divider|divider|StageOut[72]~105\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\);

-- Location: LCCOMB_X4_Y29_N16
\pass3|Mod0|auto_generated|divider|divider|StageOut[71]~106\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\);

-- Location: LCCOMB_X5_Y27_N4
\pass3|Mod0|auto_generated|divider|divider|StageOut[71]~177\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\)) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\);

-- Location: LCCOMB_X4_Y29_N18
\pass3|Mod0|auto_generated|divider|divider|StageOut[70]~107\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\);

-- Location: LCCOMB_X5_Y27_N6
\pass3|Mod0|auto_generated|divider|divider|StageOut[70]~178\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~4_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\);

-- Location: LCCOMB_X5_Y27_N8
\pass3|Mod0|auto_generated|divider|divider|StageOut[69]~179\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\)) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[7]~6_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\);

-- Location: LCCOMB_X4_Y29_N20
\pass3|Mod0|auto_generated|divider|divider|StageOut[69]~108\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\);

-- Location: LCCOMB_X4_Y29_N22
\pass3|Mod0|auto_generated|divider|divider|StageOut[68]~109\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\);

-- Location: LCCOMB_X5_Y27_N2
\pass3|Mod0|auto_generated|divider|divider|StageOut[68]~180\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- ((!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~7_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\);

-- Location: LCCOMB_X5_Y29_N10
\pass3|Mod0|auto_generated|divider|divider|StageOut[67]~111\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\);

-- Location: LCCOMB_X6_Y27_N4
\pass3|Mod0|auto_generated|divider|divider|StageOut[67]~110\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass3|Add1~10_combout\ $ (\pass3|Add1~18_combout\ $ 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~10_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass3|Add1~18_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\);

-- Location: LCCOMB_X8_Y29_N8
\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\ = \pass3|Add1~8_combout\ $ (((\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((!\pass3|Add1~6_combout\))) # 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\pass3|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~18_combout\,
	datab => \pass3|Add1~6_combout\,
	datac => \pass3|Add1~8_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\);

-- Location: LCCOMB_X4_Y29_N26
\pass3|Mod0|auto_generated|divider|divider|StageOut[66]~113\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\);

-- Location: LCCOMB_X4_Y29_N24
\pass3|Mod0|auto_generated|divider|divider|StageOut[66]~112\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & !\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\);

-- Location: LCCOMB_X4_Y29_N0
\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\pass3|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[66]~113_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[66]~112_combout\,
	datad => VCC,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X4_Y29_N2
\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[67]~111_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X4_Y29_N4
\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\)))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[68]~109_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X4_Y29_N6
\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\pass3|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ & (((!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\) # (GND)))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY(((!\pass3|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\ & !\pass3|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[69]~108_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X4_Y29_N8
\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\))))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # (GND))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[70]~107_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X4_Y29_N10
\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[71]~106_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X4_Y29_N12
\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\))))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\) # (GND))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[72]~105_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X4_Y29_N14
\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X5_Y29_N14
\pass3|Mod0|auto_generated|divider|divider|StageOut[84]~155\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\) # 
-- ((!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[72]~154_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\);

-- Location: LCCOMB_X5_Y29_N20
\pass3|Mod0|auto_generated|divider|divider|StageOut[84]~114\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\);

-- Location: LCCOMB_X5_Y29_N8
\pass3|Mod0|auto_generated|divider|divider|StageOut[83]~156\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\) # 
-- ((!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[71]~177_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\);

-- Location: LCCOMB_X5_Y29_N22
\pass3|Mod0|auto_generated|divider|divider|StageOut[83]~115\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\);

-- Location: LCCOMB_X5_Y29_N16
\pass3|Mod0|auto_generated|divider|divider|StageOut[82]~116\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\);

-- Location: LCCOMB_X5_Y29_N18
\pass3|Mod0|auto_generated|divider|divider|StageOut[82]~157\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|StageOut[70]~178_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\);

-- Location: LCCOMB_X6_Y29_N26
\pass3|Mod0|auto_generated|divider|divider|StageOut[81]~117\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\);

-- Location: LCCOMB_X4_Y29_N28
\pass3|Mod0|auto_generated|divider|divider|StageOut[81]~158\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\) # 
-- ((!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[69]~179_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\);

-- Location: LCCOMB_X6_Y29_N20
\pass3|Mod0|auto_generated|divider|divider|StageOut[80]~118\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\);

-- Location: LCCOMB_X4_Y29_N30
\pass3|Mod0|auto_generated|divider|divider|StageOut[80]~159\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[68]~180_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\);

-- Location: LCCOMB_X5_Y29_N2
\pass3|Mod0|auto_generated|divider|divider|StageOut[79]~119\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\);

-- Location: LCCOMB_X5_Y29_N28
\pass3|Mod0|auto_generated|divider|divider|StageOut[79]~160\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\) # 
-- ((!\pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[67]~110_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\);

-- Location: LCCOMB_X6_Y29_N22
\pass3|Mod0|auto_generated|divider|divider|StageOut[78]~121\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\);

-- Location: LCCOMB_X5_Y29_N12
\pass3|Mod0|auto_generated|divider|divider|StageOut[78]~120\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & !\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\);

-- Location: LCCOMB_X8_Y29_N28
\pass3|Mod0|auto_generated|divider|divider|StageOut[77]~123\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\pass3|Add1~6_combout\ $ (\pass3|Add1~18_combout\ $ 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass3|Add1~6_combout\,
	datac => \pass3|Add1~18_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\);

-- Location: LCCOMB_X8_Y29_N10
\pass3|Mod0|auto_generated|divider|divider|StageOut[77]~122\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\pass3|Add1~6_combout\ $ (\pass3|Add1~18_combout\ $ 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass3|Add1~6_combout\,
	datac => \pass3|Add1~18_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\);

-- Location: LCCOMB_X6_Y29_N0
\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\pass3|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[77]~123_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[77]~122_combout\,
	datad => VCC,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X6_Y29_N2
\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[78]~121_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[78]~120_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X6_Y29_N4
\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\)))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[79]~119_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X6_Y29_N6
\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\pass3|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ & (((!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\) # (GND)))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY(((!\pass3|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\ & !\pass3|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[80]~118_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X6_Y29_N8
\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\))))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\) # (GND))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[81]~117_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X6_Y29_N10
\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[82]~116_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X6_Y29_N12
\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\))))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\) # (GND))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[83]~115_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X6_Y29_N14
\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[84]~114_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X6_Y29_N16
\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X8_Y29_N16
\pass3|Mod0|auto_generated|divider|divider|StageOut[89]~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\pass3|Add1~6_combout\ $ (\pass3|Add1~18_combout\ $ 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass3|Add1~6_combout\,
	datac => \pass3|Add1~18_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\);

-- Location: LCCOMB_X5_Y29_N30
\pass3|Mod0|auto_generated|divider|divider|StageOut[96]~161\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[84]~155_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\);

-- Location: LCCOMB_X9_Y29_N0
\pass3|Mod0|auto_generated|divider|divider|StageOut[96]~124\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\);

-- Location: LCCOMB_X9_Y29_N26
\pass3|Mod0|auto_generated|divider|divider|StageOut[95]~125\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\);

-- Location: LCCOMB_X5_Y29_N24
\pass3|Mod0|auto_generated|divider|divider|StageOut[95]~162\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[83]~156_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\);

-- Location: LCCOMB_X5_Y29_N26
\pass3|Mod0|auto_generated|divider|divider|StageOut[94]~163\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[82]~157_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\);

-- Location: LCCOMB_X9_Y29_N28
\pass3|Mod0|auto_generated|divider|divider|StageOut[94]~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\);

-- Location: LCCOMB_X6_Y30_N0
\pass3|Mod0|auto_generated|divider|divider|StageOut[93]~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\);

-- Location: LCCOMB_X6_Y29_N18
\pass3|Mod0|auto_generated|divider|divider|StageOut[93]~164\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\) # 
-- ((!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[81]~158_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\);

-- Location: LCCOMB_X6_Y29_N28
\pass3|Mod0|auto_generated|divider|divider|StageOut[92]~165\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[80]~159_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\);

-- Location: LCCOMB_X6_Y29_N24
\pass3|Mod0|auto_generated|divider|divider|StageOut[92]~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\);

-- Location: LCCOMB_X5_Y29_N4
\pass3|Mod0|auto_generated|divider|divider|StageOut[91]~166\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[79]~160_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\);

-- Location: LCCOMB_X6_Y30_N26
\pass3|Mod0|auto_generated|divider|divider|StageOut[91]~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\);

-- Location: LCCOMB_X8_Y29_N14
\pass3|Mod0|auto_generated|divider|divider|StageOut[90]~181\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\)) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~8_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\);

-- Location: LCCOMB_X8_Y29_N6
\pass3|Mod0|auto_generated|divider|divider|StageOut[90]~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\);

-- Location: LCCOMB_X8_Y29_N18
\pass3|Mod0|auto_generated|divider|divider|StageOut[89]~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\);

-- Location: LCCOMB_X6_Y30_N28
\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ = \pass3|Add1~4_combout\ $ (((\pass3|Add1~18_combout\) # ((!\pass3|Add1~2_combout\ & !\pass3|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~2_combout\,
	datab => \pass3|Add1~4_combout\,
	datac => \pass3|Add1~0_combout\,
	datad => \pass3|Add1~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\);

-- Location: LCCOMB_X6_Y30_N30
\pass3|Mod0|auto_generated|divider|divider|StageOut[88]~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & !\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\);

-- Location: LCCOMB_X6_Y30_N16
\pass3|Mod0|auto_generated|divider|divider|StageOut[88]~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & !\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\);

-- Location: LCCOMB_X9_Y29_N6
\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\pass3|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[88]~133_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[88]~134_combout\,
	datad => VCC,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X9_Y29_N8
\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[89]~132_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X9_Y29_N10
\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\)))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[90]~130_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X9_Y29_N12
\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\pass3|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ & (((!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\) # (GND)))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(((!\pass3|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ & !\pass3|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[91]~129_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X9_Y29_N14
\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\))))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\) # (GND))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[92]~128_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X9_Y29_N16
\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[93]~127_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X9_Y29_N18
\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\))))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\) # (GND))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[94]~126_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X9_Y29_N20
\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[95]~125_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X9_Y29_N22
\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\))))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\) # (GND))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[96]~124_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X9_Y29_N24
\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X8_Y29_N0
\pass3|Mod0|auto_generated|divider|divider|StageOut[101]~174\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\) # 
-- ((!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[89]~131_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\);

-- Location: LCCOMB_X8_Y29_N24
\pass3|Mod0|auto_generated|divider|divider|StageOut[101]~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\);

-- Location: LCCOMB_X6_Y30_N12
\pass3|Mod0|auto_generated|divider|divider|StageOut[100]~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\);

-- Location: LCCOMB_X6_Y30_N10
\pass3|Mod0|auto_generated|divider|divider|StageOut[100]~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\ = (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\);

-- Location: LCCOMB_X6_Y30_N6
\pass3|Mod0|auto_generated|divider|divider|StageOut[99]~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\pass3|Add1~2_combout\ $ (((!\pass3|Add1~18_combout\ & \pass3|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~2_combout\,
	datab => \pass3|Add1~18_combout\,
	datac => \pass3|Add1~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\);

-- Location: LCCOMB_X6_Y30_N8
\pass3|Mod0|auto_generated|divider|divider|StageOut[99]~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\pass3|Add1~2_combout\ $ (((!\pass3|Add1~18_combout\ & \pass3|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~2_combout\,
	datab => \pass3|Add1~18_combout\,
	datac => \pass3|Add1~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\);

-- Location: LCCOMB_X5_Y30_N0
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\pass3|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[99]~145_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[99]~146_combout\,
	datad => VCC,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X5_Y30_N2
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\)))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[100]~144_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[100]~143_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X5_Y30_N4
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\pass3|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\)))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- (\pass3|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[101]~142_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X8_Y30_N0
\pass3|Mod0|auto_generated|divider|divider|StageOut[108]~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\);

-- Location: LCCOMB_X9_Y29_N2
\pass3|Mod0|auto_generated|divider|divider|StageOut[108]~167\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[96]~161_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\);

-- Location: LCCOMB_X9_Y29_N4
\pass3|Mod0|auto_generated|divider|divider|StageOut[107]~168\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[95]~162_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\);

-- Location: LCCOMB_X8_Y30_N18
\pass3|Mod0|auto_generated|divider|divider|StageOut[107]~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\);

-- Location: LCCOMB_X8_Y30_N4
\pass3|Mod0|auto_generated|divider|divider|StageOut[106]~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\);

-- Location: LCCOMB_X9_Y29_N30
\pass3|Mod0|auto_generated|divider|divider|StageOut[106]~169\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[94]~163_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\);

-- Location: LCCOMB_X6_Y30_N2
\pass3|Mod0|auto_generated|divider|divider|StageOut[105]~170\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\) # 
-- ((!\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|StageOut[93]~164_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\);

-- Location: LCCOMB_X5_Y30_N30
\pass3|Mod0|auto_generated|divider|divider|StageOut[105]~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\);

-- Location: LCCOMB_X6_Y29_N30
\pass3|Mod0|auto_generated|divider|divider|StageOut[104]~171\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|StageOut[92]~165_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\);

-- Location: LCCOMB_X5_Y30_N24
\pass3|Mod0|auto_generated|divider|divider|StageOut[104]~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\);

-- Location: LCCOMB_X6_Y30_N4
\pass3|Mod0|auto_generated|divider|divider|StageOut[103]~172\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\);

-- Location: LCCOMB_X8_Y29_N4
\pass3|Mod0|auto_generated|divider|divider|StageOut[103]~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\);

-- Location: LCCOMB_X8_Y29_N22
\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|StageOut[90]~181_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\);

-- Location: LCCOMB_X8_Y29_N30
\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\);

-- Location: LCCOMB_X5_Y30_N6
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ & (((!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\) # (GND)))))
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY(((!\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\ & !\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\)) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X5_Y30_N8
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[103]~172_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[103]~140_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X5_Y30_N10
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[104]~171_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[104]~139_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\);

-- Location: LCCOMB_X5_Y30_N12
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[105]~170_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[105]~138_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11_cout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\);

-- Location: LCCOMB_X5_Y30_N14
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[106]~137_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[106]~169_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13_cout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\);

-- Location: LCCOMB_X5_Y30_N16
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[107]~168_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[107]~136_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15_cout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\);

-- Location: LCCOMB_X5_Y30_N18
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[108]~135_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[108]~167_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17_cout\,
	cout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\);

-- Location: LCCOMB_X5_Y30_N20
\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19_cout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X5_Y30_N22
\pass3|Mod0|auto_generated|divider|divider|StageOut[113]~152\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[113]~152_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[113]~152_combout\);

-- Location: LCCOMB_X8_Y29_N2
\pass3|Mod0|auto_generated|divider|divider|StageOut[113]~175\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[101]~174_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\);

-- Location: LCCOMB_X5_Y30_N28
\pass3|Mod0|auto_generated|divider|divider|StageOut[112]~151\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\);

-- Location: LCCOMB_X6_Y30_N22
\pass3|Mod0|auto_generated|divider|divider|StageOut[112]~182\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & 
-- (!\pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\)) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \pass3|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~9_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\);

-- Location: LCCOMB_X5_Y30_N26
\pass3|Mod0|auto_generated|divider|divider|StageOut[111]~150\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\);

-- Location: LCCOMB_X6_Y30_N24
\pass3|Mod0|auto_generated|divider|divider|StageOut[111]~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\pass3|Add1~2_combout\ $ (((\pass3|Add1~0_combout\ & !\pass3|Add1~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \pass3|Add1~0_combout\,
	datac => \pass3|Add1~2_combout\,
	datad => \pass3|Add1~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\);

-- Location: LCCOMB_X6_Y30_N20
\pass3|Mod0|auto_generated|divider|divider|StageOut[110]~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[110]~148_combout\ = (\pass3|Add1~0_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Add1~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[110]~148_combout\);

-- Location: LCCOMB_X6_Y30_N18
\pass3|Mod0|auto_generated|divider|divider|StageOut[110]~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[110]~147_combout\ = (\pass3|Add1~0_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Add1~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[110]~147_combout\);

-- Location: LCCOMB_X6_Y26_N2
\pass3|Mod0|auto_generated|divider|op_2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\pass3|Mod0|auto_generated|divider|divider|StageOut[110]~148_combout\ & !\pass3|Mod0|auto_generated|divider|divider|StageOut[110]~147_combout\)))
-- \pass3|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[110]~148_combout\ & !\pass3|Mod0|auto_generated|divider|divider|StageOut[110]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[110]~148_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[110]~147_combout\,
	datad => VCC,
	combout => \pass3|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \pass3|Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X6_Y26_N4
\pass3|Mod0|auto_generated|divider|op_2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|op_2~2_combout\ = (\pass3|Mod0|auto_generated|divider|op_2~1\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\)))) # 
-- (!\pass3|Mod0|auto_generated|divider|op_2~1\ & (((!\pass3|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\ & !\pass3|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\)) # (GND)))
-- \pass3|Mod0|auto_generated|divider|op_2~3\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\) # (!\pass3|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|op_2~1\,
	combout => \pass3|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \pass3|Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X6_Y26_N6
\pass3|Mod0|auto_generated|divider|op_2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|op_2~4_combout\ = (\pass3|Mod0|auto_generated|divider|op_2~3\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ & VCC))) # 
-- (!\pass3|Mod0|auto_generated|divider|op_2~3\ & ((((!\pass3|Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\ & !\pass3|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\)))))
-- \pass3|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\pass3|Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\ & !\pass3|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|op_2~3\,
	combout => \pass3|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \pass3|Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X6_Y26_N8
\pass3|Mod0|auto_generated|divider|op_2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|op_2~6_combout\ = (\pass3|Mod0|auto_generated|divider|op_2~5\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[113]~152_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\)))) # 
-- (!\pass3|Mod0|auto_generated|divider|op_2~5\ & (((!\pass3|Mod0|auto_generated|divider|divider|StageOut[113]~152_combout\ & !\pass3|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\)) # (GND)))
-- \pass3|Mod0|auto_generated|divider|op_2~7\ = CARRY((\pass3|Mod0|auto_generated|divider|divider|StageOut[113]~152_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\) # (!\pass3|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[113]~152_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\,
	datad => VCC,
	cin => \pass3|Mod0|auto_generated|divider|op_2~5\,
	combout => \pass3|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \pass3|Mod0|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X6_Y26_N26
\pass3|Mod0|auto_generated|divider|remainder[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|remainder[3]~3_combout\ = (\pass3|Add1~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[113]~152_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\)))) # 
-- (!\pass3|Add1~18_combout\ & (((\pass3|Mod0|auto_generated|divider|op_2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[113]~152_combout\,
	datab => \pass3|Mod0|auto_generated|divider|op_2~6_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|StageOut[113]~175_combout\,
	datad => \pass3|Add1~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|remainder[3]~3_combout\);

-- Location: LCCOMB_X6_Y26_N0
\pass3|Mod0|auto_generated|divider|remainder[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\ = (\pass3|Add1~18_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\) # ((\pass3|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\)))) # 
-- (!\pass3|Add1~18_combout\ & (((\pass3|Mod0|auto_generated|divider|op_2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|StageOut[111]~150_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[111]~149_combout\,
	datac => \pass3|Mod0|auto_generated|divider|op_2~2_combout\,
	datad => \pass3|Add1~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\);

-- Location: LCCOMB_X6_Y26_N30
\pass3|Mod0|auto_generated|divider|remainder[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\ = (\pass3|Add1~18_combout\ & (((\pass3|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\)))) # 
-- (!\pass3|Add1~18_combout\ & (\pass3|Mod0|auto_generated|divider|op_2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|op_2~4_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[112]~182_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|StageOut[112]~151_combout\,
	datad => \pass3|Add1~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\);

-- Location: LCCOMB_X8_Y28_N2
\pass3|signal_sortie~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_sortie~0_combout\ = \pass3|Add1~18_combout\ $ (\pass3|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Add1~18_combout\,
	datad => \pass3|Add1~0_combout\,
	combout => \pass3|signal_sortie~0_combout\);

-- Location: LCCOMB_X8_Y28_N8
\pass3|Add2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add2~0_combout\ = (\pass3|Add1~18_combout\ & (!\pass3|signal_sortie~0_combout\ & VCC)) # (!\pass3|Add1~18_combout\ & (\pass3|signal_sortie~0_combout\ $ (GND)))
-- \pass3|Add2~1\ = CARRY((!\pass3|Add1~18_combout\ & !\pass3|signal_sortie~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~18_combout\,
	datab => \pass3|signal_sortie~0_combout\,
	datad => VCC,
	combout => \pass3|Add2~0_combout\,
	cout => \pass3|Add2~1\);

-- Location: LCCOMB_X8_Y28_N10
\pass3|Add2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add2~2_combout\ = (\pass3|Add2~1\ & (\pass3|Add1~2_combout\ $ ((\pass3|Add1~18_combout\)))) # (!\pass3|Add2~1\ & ((\pass3|Add1~2_combout\ $ (!\pass3|Add1~18_combout\)) # (GND)))
-- \pass3|Add2~3\ = CARRY((\pass3|Add1~2_combout\ $ (\pass3|Add1~18_combout\)) # (!\pass3|Add2~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~2_combout\,
	datab => \pass3|Add1~18_combout\,
	datad => VCC,
	cin => \pass3|Add2~1\,
	combout => \pass3|Add2~2_combout\,
	cout => \pass3|Add2~3\);

-- Location: LCCOMB_X8_Y28_N12
\pass3|Add2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add2~4_combout\ = (\pass3|Add2~3\ & ((\pass3|Add1~4_combout\ $ (!\pass3|Add1~18_combout\)))) # (!\pass3|Add2~3\ & (\pass3|Add1~4_combout\ $ (\pass3|Add1~18_combout\ $ (GND))))
-- \pass3|Add2~5\ = CARRY((!\pass3|Add2~3\ & (\pass3|Add1~4_combout\ $ (!\pass3|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~4_combout\,
	datab => \pass3|Add1~18_combout\,
	datad => VCC,
	cin => \pass3|Add2~3\,
	combout => \pass3|Add2~4_combout\,
	cout => \pass3|Add2~5\);

-- Location: LCCOMB_X8_Y28_N14
\pass3|Add2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add2~6_combout\ = (\pass3|Add2~5\ & (\pass3|Add1~18_combout\ $ ((\pass3|Add1~6_combout\)))) # (!\pass3|Add2~5\ & ((\pass3|Add1~18_combout\ $ (!\pass3|Add1~6_combout\)) # (GND)))
-- \pass3|Add2~7\ = CARRY((\pass3|Add1~18_combout\ $ (\pass3|Add1~6_combout\)) # (!\pass3|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~18_combout\,
	datab => \pass3|Add1~6_combout\,
	datad => VCC,
	cin => \pass3|Add2~5\,
	combout => \pass3|Add2~6_combout\,
	cout => \pass3|Add2~7\);

-- Location: LCCOMB_X8_Y28_N16
\pass3|Add2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add2~8_combout\ = (\pass3|Add2~7\ & ((\pass3|Add1~8_combout\ $ (!\pass3|Add1~18_combout\)))) # (!\pass3|Add2~7\ & (\pass3|Add1~8_combout\ $ (\pass3|Add1~18_combout\ $ (GND))))
-- \pass3|Add2~9\ = CARRY((!\pass3|Add2~7\ & (\pass3|Add1~8_combout\ $ (!\pass3|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~8_combout\,
	datab => \pass3|Add1~18_combout\,
	datad => VCC,
	cin => \pass3|Add2~7\,
	combout => \pass3|Add2~8_combout\,
	cout => \pass3|Add2~9\);

-- Location: LCCOMB_X8_Y28_N18
\pass3|Add2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add2~10_combout\ = (\pass3|Add2~9\ & (\pass3|Add1~10_combout\ $ ((\pass3|Add1~18_combout\)))) # (!\pass3|Add2~9\ & ((\pass3|Add1~10_combout\ $ (!\pass3|Add1~18_combout\)) # (GND)))
-- \pass3|Add2~11\ = CARRY((\pass3|Add1~10_combout\ $ (\pass3|Add1~18_combout\)) # (!\pass3|Add2~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~10_combout\,
	datab => \pass3|Add1~18_combout\,
	datad => VCC,
	cin => \pass3|Add2~9\,
	combout => \pass3|Add2~10_combout\,
	cout => \pass3|Add2~11\);

-- Location: LCCOMB_X8_Y28_N20
\pass3|Add2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add2~12_combout\ = (\pass3|Add2~11\ & ((\pass3|Add1~12_combout\ $ (!\pass3|Add1~18_combout\)))) # (!\pass3|Add2~11\ & (\pass3|Add1~12_combout\ $ (\pass3|Add1~18_combout\ $ (GND))))
-- \pass3|Add2~13\ = CARRY((!\pass3|Add2~11\ & (\pass3|Add1~12_combout\ $ (!\pass3|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~12_combout\,
	datab => \pass3|Add1~18_combout\,
	datad => VCC,
	cin => \pass3|Add2~11\,
	combout => \pass3|Add2~12_combout\,
	cout => \pass3|Add2~13\);

-- Location: LCCOMB_X8_Y28_N22
\pass3|Add2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add2~14_combout\ = (\pass3|Add2~13\ & (\pass3|Add1~14_combout\ $ ((\pass3|Add1~18_combout\)))) # (!\pass3|Add2~13\ & ((\pass3|Add1~14_combout\ $ (!\pass3|Add1~18_combout\)) # (GND)))
-- \pass3|Add2~15\ = CARRY((\pass3|Add1~14_combout\ $ (\pass3|Add1~18_combout\)) # (!\pass3|Add2~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~14_combout\,
	datab => \pass3|Add1~18_combout\,
	datad => VCC,
	cin => \pass3|Add2~13\,
	combout => \pass3|Add2~14_combout\,
	cout => \pass3|Add2~15\);

-- Location: LCCOMB_X8_Y28_N30
\pass3|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Equal0~1_combout\ = (\pass3|Add2~8_combout\ & (!\pass3|Add2~12_combout\ & (!\pass3|Add2~14_combout\ & !\pass3|Add2~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add2~8_combout\,
	datab => \pass3|Add2~12_combout\,
	datac => \pass3|Add2~14_combout\,
	datad => \pass3|Add2~10_combout\,
	combout => \pass3|Equal0~1_combout\);

-- Location: LCCOMB_X8_Y28_N4
\pass3|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Equal0~0_combout\ = (\pass3|Add2~2_combout\ & (!\pass3|Add2~0_combout\ & (\pass3|Add2~6_combout\ & !\pass3|Add2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add2~2_combout\,
	datab => \pass3|Add2~0_combout\,
	datac => \pass3|Add2~6_combout\,
	datad => \pass3|Add2~4_combout\,
	combout => \pass3|Equal0~0_combout\);

-- Location: LCCOMB_X8_Y28_N24
\pass3|Add2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add2~16_combout\ = (\pass3|Add2~15\ & ((\pass3|Add1~16_combout\ $ (!\pass3|Add1~18_combout\)))) # (!\pass3|Add2~15\ & (\pass3|Add1~16_combout\ $ (\pass3|Add1~18_combout\ $ (GND))))
-- \pass3|Add2~17\ = CARRY((!\pass3|Add2~15\ & (\pass3|Add1~16_combout\ $ (!\pass3|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Add1~16_combout\,
	datab => \pass3|Add1~18_combout\,
	datad => VCC,
	cin => \pass3|Add2~15\,
	combout => \pass3|Add2~16_combout\,
	cout => \pass3|Add2~17\);

-- Location: LCCOMB_X8_Y28_N26
\pass3|Add2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Add2~18_combout\ = \pass3|Add2~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass3|Add2~17\,
	combout => \pass3|Add2~18_combout\);

-- Location: LCCOMB_X8_Y28_N28
\pass3|Equal0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Equal0~2_combout\ = (!\pass3|Add2~18_combout\ & !\pass3|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass3|Add2~18_combout\,
	datad => \pass3|Add2~16_combout\,
	combout => \pass3|Equal0~2_combout\);

-- Location: LCCOMB_X8_Y28_N6
\pass3|signal_sortie~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_sortie~1_combout\ = (\pass3|Add1~18_combout\) # ((\pass3|Equal0~1_combout\ & (\pass3|Equal0~0_combout\ & \pass3|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Equal0~1_combout\,
	datab => \pass3|Add1~18_combout\,
	datac => \pass3|Equal0~0_combout\,
	datad => \pass3|Equal0~2_combout\,
	combout => \pass3|signal_sortie~1_combout\);

-- Location: LCCOMB_X6_Y26_N12
\pass3|signal_rotor.raddr_a[3]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor.raddr_a[3]~2_combout\ = \pass3|Mod0|auto_generated|divider|remainder[3]~3_combout\ $ (((!\pass3|signal_sortie~1_combout\ & ((!\pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datab => \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datac => \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => \pass3|signal_sortie~1_combout\,
	combout => \pass3|signal_rotor.raddr_a[3]~2_combout\);

-- Location: LCCOMB_X8_Y29_N12
\pass3|Mod0|auto_generated|divider|divider|StageOut[114]~153\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\ = (!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\);

-- Location: LCCOMB_X8_Y29_N20
\pass3|Mod0|auto_generated|divider|divider|StageOut[114]~176\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\) # 
-- ((\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\);

-- Location: LCCOMB_X6_Y26_N10
\pass3|Mod0|auto_generated|divider|op_2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|op_2~8_combout\ = \pass3|Mod0|auto_generated|divider|op_2~7\ $ (((\pass3|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\) # (\pass3|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|divider|StageOut[114]~153_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|StageOut[114]~176_combout\,
	cin => \pass3|Mod0|auto_generated|divider|op_2~7\,
	combout => \pass3|Mod0|auto_generated|divider|op_2~8_combout\);

-- Location: LCCOMB_X6_Y26_N14
\pass3|signal_rotor.raddr_a[4]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor.raddr_a[4]~4_combout\ = (!\pass3|Mod0|auto_generated|divider|remainder[3]~3_combout\ & (!\pass3|signal_sortie~1_combout\ & ((!\pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\) # 
-- (!\pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datab => \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datac => \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => \pass3|signal_sortie~1_combout\,
	combout => \pass3|signal_rotor.raddr_a[4]~4_combout\);

-- Location: LCCOMB_X8_Y29_N26
\pass3|signal_rotor.raddr_a[4]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor.raddr_a[4]~3_combout\ = (\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (((!\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\ & 
-- !\pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\)))) # (!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (!\pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100011011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \pass3|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~141_combout\,
	datad => \pass3|Mod0|auto_generated|divider|divider|StageOut[102]~173_combout\,
	combout => \pass3|signal_rotor.raddr_a[4]~3_combout\);

-- Location: LCCOMB_X6_Y26_N16
\pass3|signal_rotor.raddr_a[4]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor.raddr_a[4]~5_combout\ = \pass3|signal_rotor.raddr_a[4]~4_combout\ $ (((\pass3|Add1~18_combout\ & ((!\pass3|signal_rotor.raddr_a[4]~3_combout\))) # (!\pass3|Add1~18_combout\ & (\pass3|Mod0|auto_generated|divider|op_2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|op_2~8_combout\,
	datab => \pass3|signal_rotor.raddr_a[4]~4_combout\,
	datac => \pass3|signal_rotor.raddr_a[4]~3_combout\,
	datad => \pass3|Add1~18_combout\,
	combout => \pass3|signal_rotor.raddr_a[4]~5_combout\);

-- Location: LCCOMB_X6_Y26_N24
\pass3|signal_rotor.raddr_a[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor.raddr_a[2]~1_combout\ = \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\ $ (((\pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\ & !\pass3|signal_sortie~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datac => \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => \pass3|signal_sortie~1_combout\,
	combout => \pass3|signal_rotor.raddr_a[2]~1_combout\);

-- Location: LCCOMB_X6_Y26_N28
\pass3|signal_rotor.raddr_a[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor.raddr_a[1]~0_combout\ = \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\ $ (\pass3|signal_sortie~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datad => \pass3|signal_sortie~1_combout\,
	combout => \pass3|signal_rotor.raddr_a[1]~0_combout\);

-- Location: LCCOMB_X6_Y30_N14
\pass3|Mod0|auto_generated|divider|remainder[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\ = (\pass3|Add1~18_combout\ & ((\pass3|Add1~0_combout\))) # (!\pass3|Add1~18_combout\ & (\pass3|Mod0|auto_generated|divider|op_2~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|op_2~0_combout\,
	datac => \pass3|Add1~0_combout\,
	datad => \pass3|Add1~18_combout\,
	combout => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\);

-- Location: LCCOMB_X8_Y26_N28
\pass3|signal_rotor~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~10_combout\ = (\pass3|signal_rotor.raddr_a[4]~5_combout\ & ((\pass3|signal_rotor.raddr_a[2]~1_combout\) # ((!\pass3|signal_rotor.raddr_a[1]~0_combout\)))) # (!\pass3|signal_rotor.raddr_a[4]~5_combout\ & 
-- (\pass3|signal_rotor.raddr_a[2]~1_combout\ & (!\pass3|signal_rotor.raddr_a[1]~0_combout\ & \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor.raddr_a[4]~5_combout\,
	datab => \pass3|signal_rotor.raddr_a[2]~1_combout\,
	datac => \pass3|signal_rotor.raddr_a[1]~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	combout => \pass3|signal_rotor~10_combout\);

-- Location: LCCOMB_X6_Y26_N18
\pass3|signal_rotor~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~9_combout\ = (\pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\ & (\pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\ & (\pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\ $ 
-- (!\pass3|signal_sortie~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datab => \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datac => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datad => \pass3|signal_sortie~1_combout\,
	combout => \pass3|signal_rotor~9_combout\);

-- Location: LCCOMB_X9_Y27_N2
\pass3|test_bit~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|test_bit~0_combout\ = (\pass2|signal_rotor~10_combout\) # ((\pass2|signal_rotor~7_combout\) # ((!\pass2|signal_rotor~11_combout\ & \pass2|test_bit~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor~10_combout\,
	datab => \pass2|signal_rotor~7_combout\,
	datac => \pass2|signal_rotor~11_combout\,
	datad => \pass2|test_bit~combout\,
	combout => \pass3|test_bit~0_combout\);

-- Location: LCCOMB_X9_Y27_N16
\pass3|test_bit\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|test_bit~combout\ = (\pass2|signal_rotor~1_combout\) # ((\pass3|test_bit~0_combout\) # ((\pass2|signal_rotor~5_combout\) # (\pass2|signal_rotor~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass2|signal_rotor~1_combout\,
	datab => \pass3|test_bit~0_combout\,
	datac => \pass2|signal_rotor~5_combout\,
	datad => \pass2|signal_rotor~3_combout\,
	combout => \pass3|test_bit~combout\);

-- Location: LCCOMB_X8_Y26_N6
\pass3|signal_rotor~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~11_combout\ = (\pass3|test_bit~combout\ & ((\pass3|signal_rotor.raddr_a[3]~2_combout\ & (!\pass3|signal_rotor~10_combout\)) # (!\pass3|signal_rotor.raddr_a[3]~2_combout\ & ((\pass3|signal_rotor~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor.raddr_a[3]~2_combout\,
	datab => \pass3|signal_rotor~10_combout\,
	datac => \pass3|signal_rotor~9_combout\,
	datad => \pass3|test_bit~combout\,
	combout => \pass3|signal_rotor~11_combout\);

-- Location: LCCOMB_X6_Y26_N22
\pass3|signal_rotor~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~17_combout\ = \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\ $ (((\pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\ & ((\pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\) # 
-- (!\pass3|signal_sortie~1_combout\))) # (!\pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\ & (\pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\ & !\pass3|signal_sortie~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datab => \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datac => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datad => \pass3|signal_sortie~1_combout\,
	combout => \pass3|signal_rotor~17_combout\);

-- Location: LCCOMB_X8_Y26_N18
\pass3|signal_rotor~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~8_combout\ = (\pass3|signal_rotor~17_combout\ & (\pass3|test_bit~combout\ & ((!\pass3|signal_rotor.raddr_a[3]~2_combout\) # (!\pass3|signal_rotor.raddr_a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor.raddr_a[4]~5_combout\,
	datab => \pass3|signal_rotor~17_combout\,
	datac => \pass3|signal_rotor.raddr_a[3]~2_combout\,
	datad => \pass3|test_bit~combout\,
	combout => \pass3|signal_rotor~8_combout\);

-- Location: LCCOMB_X8_Y26_N0
\pass3|signal_rotor~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~13_combout\ = (\pass3|signal_rotor.raddr_a[3]~2_combout\ & (\pass3|signal_rotor.raddr_a[2]~1_combout\ & (!\pass3|signal_rotor.raddr_a[1]~0_combout\ & \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor.raddr_a[3]~2_combout\,
	datab => \pass3|signal_rotor.raddr_a[2]~1_combout\,
	datac => \pass3|signal_rotor.raddr_a[1]~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	combout => \pass3|signal_rotor~13_combout\);

-- Location: LCCOMB_X6_Y26_N20
\pass3|signal_rotor~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~12_combout\ = (\pass3|Mod0|auto_generated|divider|remainder[3]~3_combout\ & (((!\pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\ & !\pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\)) # 
-- (!\pass3|signal_sortie~1_combout\))) # (!\pass3|Mod0|auto_generated|divider|remainder[3]~3_combout\ & ((\pass3|signal_sortie~1_combout\) # ((\pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\ & 
-- \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datab => \pass3|Mod0|auto_generated|divider|remainder[1]~1_combout\,
	datac => \pass3|Mod0|auto_generated|divider|remainder[2]~2_combout\,
	datad => \pass3|signal_sortie~1_combout\,
	combout => \pass3|signal_rotor~12_combout\);

-- Location: LCCOMB_X8_Y26_N26
\pass3|signal_rotor~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~14_combout\ = (\pass3|test_bit~combout\ & ((\pass3|signal_rotor.raddr_a[4]~5_combout\ & ((\pass3|signal_rotor~12_combout\))) # (!\pass3|signal_rotor.raddr_a[4]~5_combout\ & (\pass3|signal_rotor~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor.raddr_a[4]~5_combout\,
	datab => \pass3|signal_rotor~13_combout\,
	datac => \pass3|signal_rotor~12_combout\,
	datad => \pass3|test_bit~combout\,
	combout => \pass3|signal_rotor~14_combout\);

-- Location: LCCOMB_X8_Y26_N14
\pass3|signal_rotor~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~7_combout\ = (\pass3|signal_rotor.raddr_a[3]~2_combout\ & (\pass3|signal_rotor.raddr_a[4]~5_combout\ & ((\pass3|signal_rotor.raddr_a[2]~1_combout\) # (!\pass3|signal_rotor.raddr_a[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor.raddr_a[3]~2_combout\,
	datab => \pass3|signal_rotor.raddr_a[2]~1_combout\,
	datac => \pass3|signal_rotor.raddr_a[1]~0_combout\,
	datad => \pass3|signal_rotor.raddr_a[4]~5_combout\,
	combout => \pass3|signal_rotor~7_combout\);

-- Location: LCCOMB_X8_Y26_N16
\pass3|signal_rotor~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~4_combout\ = (\pass3|signal_rotor.raddr_a[3]~2_combout\ & ((\pass3|signal_rotor.raddr_a[2]~1_combout\) # ((!\pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\) # (!\pass3|signal_rotor.raddr_a[1]~0_combout\)))) # 
-- (!\pass3|signal_rotor.raddr_a[3]~2_combout\ & ((\pass3|signal_rotor.raddr_a[1]~0_combout\ $ (\pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor.raddr_a[3]~2_combout\,
	datab => \pass3|signal_rotor.raddr_a[2]~1_combout\,
	datac => \pass3|signal_rotor.raddr_a[1]~0_combout\,
	datad => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	combout => \pass3|signal_rotor~4_combout\);

-- Location: LCCOMB_X8_Y26_N2
\pass3|signal_rotor~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~5_combout\ = (\pass3|signal_rotor.raddr_a[4]~5_combout\ & (((\pass3|signal_rotor~4_combout\)))) # (!\pass3|signal_rotor.raddr_a[4]~5_combout\ & (\pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\ $ 
-- ((\pass3|signal_rotor.raddr_a[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor.raddr_a[4]~5_combout\,
	datab => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datac => \pass3|signal_rotor.raddr_a[1]~0_combout\,
	datad => \pass3|signal_rotor~4_combout\,
	combout => \pass3|signal_rotor~5_combout\);

-- Location: LCCOMB_X8_Y26_N8
\pass4|Add0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|Add0~0_combout\ = (\pass3|test_bit~combout\ & (((!\pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\ & !\pass3|signal_rotor~7_combout\)) # (!\pass3|signal_rotor~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|test_bit~combout\,
	datab => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datac => \pass3|signal_rotor~7_combout\,
	datad => \pass3|signal_rotor~5_combout\,
	combout => \pass4|Add0~0_combout\);

-- Location: LCCOMB_X8_Y24_N10
\pass4|Add0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|Add0~2_combout\ = \pass3|signal_rotor~14_combout\ $ (((\pass3|signal_rotor~11_combout\) # ((\pass3|signal_rotor~8_combout\) # (\pass4|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor~11_combout\,
	datab => \pass3|signal_rotor~8_combout\,
	datac => \pass3|signal_rotor~14_combout\,
	datad => \pass4|Add0~0_combout\,
	combout => \pass4|Add0~2_combout\);

-- Location: LCCOMB_X8_Y24_N0
\pass4|Add0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|Add0~1_combout\ = \pass3|signal_rotor~11_combout\ $ (((\pass3|signal_rotor~8_combout\) # (\pass4|Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor~11_combout\,
	datab => \pass3|signal_rotor~8_combout\,
	datad => \pass4|Add0~0_combout\,
	combout => \pass4|Add0~1_combout\);

-- Location: LCCOMB_X8_Y26_N20
\pass3|signal_rotor~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~15_combout\ = (!\pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\ & (!\pass3|signal_rotor~7_combout\ & \pass3|test_bit~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datac => \pass3|signal_rotor~7_combout\,
	datad => \pass3|test_bit~combout\,
	combout => \pass3|signal_rotor~15_combout\);

-- Location: LCCOMB_X8_Y24_N28
\pass4|Add0~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|Add0~3_combout\ = \pass3|signal_rotor~8_combout\ $ (((\pass3|signal_rotor~15_combout\) # ((!\pass3|signal_rotor~5_combout\ & \pass3|test_bit~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor~15_combout\,
	datab => \pass3|signal_rotor~8_combout\,
	datac => \pass3|signal_rotor~5_combout\,
	datad => \pass3|test_bit~combout\,
	combout => \pass4|Add0~3_combout\);

-- Location: LCCOMB_X8_Y26_N12
\pass3|signal_rotor~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~6_combout\ = (!\pass3|signal_rotor~5_combout\ & \pass3|test_bit~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|signal_rotor~5_combout\,
	datad => \pass3|test_bit~combout\,
	combout => \pass3|signal_rotor~6_combout\);

-- Location: LCCOMB_X8_Y24_N2
\pass4|signal_reflector~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~12_combout\ = (\pass4|Add0~2_combout\ & (\pass3|signal_rotor~6_combout\ $ (((\pass4|Add0~3_combout\) # (!\pass4|Add0~1_combout\))))) # (!\pass4|Add0~2_combout\ & (!\pass4|Add0~1_combout\ & (\pass4|Add0~3_combout\ & 
-- \pass3|signal_rotor~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|Add0~2_combout\,
	datab => \pass4|Add0~1_combout\,
	datac => \pass4|Add0~3_combout\,
	datad => \pass3|signal_rotor~6_combout\,
	combout => \pass4|signal_reflector~12_combout\);

-- Location: LCCOMB_X8_Y24_N12
\pass4|signal_reflector~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~13_combout\ = (\pass4|Add0~2_combout\ & ((\pass3|signal_rotor~15_combout\ & ((\pass4|Add0~3_combout\))) # (!\pass3|signal_rotor~15_combout\ & (\pass4|signal_reflector~12_combout\)))) # (!\pass4|Add0~2_combout\ & 
-- (\pass4|Add0~3_combout\ & (\pass4|signal_reflector~12_combout\ $ (\pass3|signal_rotor~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|Add0~2_combout\,
	datab => \pass4|signal_reflector~12_combout\,
	datac => \pass4|Add0~3_combout\,
	datad => \pass3|signal_rotor~15_combout\,
	combout => \pass4|signal_reflector~13_combout\);

-- Location: LCCOMB_X8_Y26_N30
\pass3|signal_rotor~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass3|signal_rotor~16_combout\ = (\pass3|signal_rotor.raddr_a[3]~2_combout\ & (\pass3|signal_rotor.raddr_a[4]~5_combout\ & ((\pass3|signal_rotor.raddr_a[2]~1_combout\) # (!\pass3|signal_rotor.raddr_a[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor.raddr_a[3]~2_combout\,
	datab => \pass3|signal_rotor.raddr_a[2]~1_combout\,
	datac => \pass3|signal_rotor.raddr_a[1]~0_combout\,
	datad => \pass3|signal_rotor.raddr_a[4]~5_combout\,
	combout => \pass3|signal_rotor~16_combout\);

-- Location: LCCOMB_X8_Y26_N24
\pass4|test_bit~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|test_bit~0_combout\ = (\pass3|signal_rotor~8_combout\) # ((!\pass3|signal_rotor~16_combout\ & \pass3|test_bit~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass3|signal_rotor~8_combout\,
	datac => \pass3|signal_rotor~16_combout\,
	datad => \pass3|test_bit~combout\,
	combout => \pass4|test_bit~0_combout\);

-- Location: LCCOMB_X8_Y26_N10
\pass4|test_bit~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|test_bit~1_combout\ = ((\pass3|signal_rotor~5_combout\ & ((\pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\) # (\pass3|signal_rotor~7_combout\)))) # (!\pass3|test_bit~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|test_bit~combout\,
	datab => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datac => \pass3|signal_rotor~7_combout\,
	datad => \pass3|signal_rotor~5_combout\,
	combout => \pass4|test_bit~1_combout\);

-- Location: LCCOMB_X8_Y26_N4
\pass4|test_bit~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|test_bit~2_combout\ = (\pass3|signal_rotor~11_combout\) # ((\pass4|test_bit~0_combout\) # ((\pass3|signal_rotor~14_combout\) # (!\pass4|test_bit~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor~11_combout\,
	datab => \pass4|test_bit~0_combout\,
	datac => \pass3|signal_rotor~14_combout\,
	datad => \pass4|test_bit~1_combout\,
	combout => \pass4|test_bit~2_combout\);

-- Location: LCCOMB_X8_Y24_N14
\pass4|signal_reflector~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~2_combout\ = (\pass4|Add0~2_combout\ & (!\pass3|signal_rotor~6_combout\ & ((\pass3|signal_rotor~15_combout\) # (\pass4|Add0~3_combout\)))) # (!\pass4|Add0~2_combout\ & (\pass4|Add0~3_combout\ $ (((\pass3|signal_rotor~15_combout\ & 
-- !\pass3|signal_rotor~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|Add0~2_combout\,
	datab => \pass3|signal_rotor~15_combout\,
	datac => \pass4|Add0~3_combout\,
	datad => \pass3|signal_rotor~6_combout\,
	combout => \pass4|signal_reflector~2_combout\);

-- Location: LCCOMB_X8_Y24_N24
\pass4|signal_reflector~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~7_combout\ = (!\pass4|signal_reflector~2_combout\ & (\pass3|signal_rotor~11_combout\ $ (((\pass3|signal_rotor~8_combout\) # (\pass4|Add0~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|signal_rotor~11_combout\,
	datab => \pass3|signal_rotor~8_combout\,
	datac => \pass4|signal_reflector~2_combout\,
	datad => \pass4|Add0~0_combout\,
	combout => \pass4|signal_reflector~7_combout\);

-- Location: LCCOMB_X8_Y26_N22
\pass4|Add0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|Add0~4_combout\ = (\pass3|test_bit~combout\ & (\pass3|signal_rotor~5_combout\ $ (((\pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\) # (\pass3|signal_rotor~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass3|test_bit~combout\,
	datab => \pass3|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datac => \pass3|signal_rotor~7_combout\,
	datad => \pass3|signal_rotor~5_combout\,
	combout => \pass4|Add0~4_combout\);

-- Location: LCCOMB_X8_Y24_N6
\pass4|signal_reflector~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~6_combout\ = (!\pass4|Add0~2_combout\ & (!\pass4|Add0~1_combout\ & ((!\pass4|Add0~4_combout\) # (!\pass4|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|Add0~2_combout\,
	datab => \pass4|Add0~3_combout\,
	datac => \pass4|Add0~4_combout\,
	datad => \pass4|Add0~1_combout\,
	combout => \pass4|signal_reflector~6_combout\);

-- Location: LCCOMB_X8_Y24_N26
\pass4|signal_reflector~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~8_combout\ = (\pass3|signal_rotor~15_combout\ & ((\pass4|Add0~1_combout\ & (!\pass4|Add0~2_combout\ & \pass3|signal_rotor~6_combout\)) # (!\pass4|Add0~1_combout\ & ((!\pass3|signal_rotor~6_combout\))))) # 
-- (!\pass3|signal_rotor~15_combout\ & (\pass4|Add0~2_combout\ & ((\pass3|signal_rotor~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|Add0~2_combout\,
	datab => \pass3|signal_rotor~15_combout\,
	datac => \pass4|Add0~1_combout\,
	datad => \pass3|signal_rotor~6_combout\,
	combout => \pass4|signal_reflector~8_combout\);

-- Location: LCCOMB_X8_Y24_N20
\pass4|signal_reflector~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~9_combout\ = (\pass4|Add0~3_combout\ & ((\pass4|Add0~2_combout\ & ((\pass4|signal_reflector~8_combout\) # (!\pass4|Add0~1_combout\))) # (!\pass4|Add0~2_combout\ & (\pass4|signal_reflector~8_combout\ $ (\pass4|Add0~1_combout\))))) # 
-- (!\pass4|Add0~3_combout\ & (\pass4|signal_reflector~8_combout\ & (\pass4|Add0~2_combout\ $ (\pass4|Add0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|Add0~2_combout\,
	datab => \pass4|Add0~3_combout\,
	datac => \pass4|signal_reflector~8_combout\,
	datad => \pass4|Add0~1_combout\,
	combout => \pass4|signal_reflector~9_combout\);

-- Location: LCCOMB_X8_Y24_N22
\pass4|signal_reflector~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~10_combout\ = (\pass4|Add0~1_combout\ & (\pass4|Add0~3_combout\ $ (\pass4|Add0~4_combout\ $ (\pass3|signal_rotor~15_combout\)))) # (!\pass4|Add0~1_combout\ & ((\pass4|Add0~3_combout\ & (\pass4|Add0~4_combout\ & 
-- \pass3|signal_rotor~15_combout\)) # (!\pass4|Add0~3_combout\ & (!\pass4|Add0~4_combout\ & !\pass3|signal_rotor~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010001001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|Add0~3_combout\,
	datab => \pass4|Add0~1_combout\,
	datac => \pass4|Add0~4_combout\,
	datad => \pass3|signal_rotor~15_combout\,
	combout => \pass4|signal_reflector~10_combout\);

-- Location: LCCOMB_X8_Y24_N8
\pass4|signal_reflector~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~11_combout\ = (\pass4|Add0~2_combout\ & (\pass3|signal_rotor~15_combout\ $ (((!\pass4|Add0~1_combout\ & \pass4|signal_reflector~10_combout\))))) # (!\pass4|Add0~2_combout\ & (\pass4|signal_reflector~10_combout\ & 
-- ((\pass4|Add0~1_combout\) # (\pass3|signal_rotor~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|Add0~2_combout\,
	datab => \pass4|Add0~1_combout\,
	datac => \pass4|signal_reflector~10_combout\,
	datad => \pass3|signal_rotor~15_combout\,
	combout => \pass4|signal_reflector~11_combout\);

-- Location: LCCOMB_X8_Y24_N18
\pass4|signal_reflector~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~4_combout\ = (\pass4|Add0~2_combout\ & (((!\pass4|Add0~1_combout\ & \pass3|signal_rotor~15_combout\)) # (!\pass4|Add0~3_combout\))) # (!\pass4|Add0~2_combout\ & (\pass4|Add0~1_combout\ & ((\pass4|Add0~3_combout\) # 
-- (!\pass3|signal_rotor~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|Add0~2_combout\,
	datab => \pass4|Add0~1_combout\,
	datac => \pass4|Add0~3_combout\,
	datad => \pass3|signal_rotor~15_combout\,
	combout => \pass4|signal_reflector~4_combout\);

-- Location: LCCOMB_X8_Y24_N16
\pass4|signal_reflector~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~3_combout\ = (\pass4|Add0~2_combout\ & (!\pass4|Add0~1_combout\ & (\pass4|Add0~3_combout\ $ (!\pass3|signal_rotor~15_combout\)))) # (!\pass4|Add0~2_combout\ & (\pass4|Add0~1_combout\ & (\pass4|Add0~3_combout\ $ 
-- (\pass3|signal_rotor~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010001000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|Add0~2_combout\,
	datab => \pass4|Add0~1_combout\,
	datac => \pass4|Add0~3_combout\,
	datad => \pass3|signal_rotor~15_combout\,
	combout => \pass4|signal_reflector~3_combout\);

-- Location: LCCOMB_X8_Y24_N4
\pass4|signal_reflector~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass4|signal_reflector~5_combout\ = (\pass4|Add0~4_combout\ & ((\pass4|signal_reflector~3_combout\))) # (!\pass4|Add0~4_combout\ & (\pass4|signal_reflector~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass4|signal_reflector~4_combout\,
	datac => \pass4|Add0~4_combout\,
	datad => \pass4|signal_reflector~3_combout\,
	combout => \pass4|signal_reflector~5_combout\);

-- Location: LCCOMB_X15_Y24_N0
\pass5|test_bit~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|test_bit~0_combout\ = (\pass4|signal_reflector~6_combout\ & (!\pass4|signal_reflector~9_combout\ & (!\pass4|signal_reflector~11_combout\ & !\pass4|signal_reflector~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|signal_reflector~6_combout\,
	datab => \pass4|signal_reflector~9_combout\,
	datac => \pass4|signal_reflector~11_combout\,
	datad => \pass4|signal_reflector~5_combout\,
	combout => \pass5|test_bit~0_combout\);

-- Location: LCCOMB_X15_Y24_N2
\pass5|test_bit~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|test_bit~1_combout\ = (\pass4|test_bit~2_combout\ & ((\pass4|signal_reflector~13_combout\) # ((\pass4|signal_reflector~7_combout\) # (!\pass5|test_bit~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|signal_reflector~13_combout\,
	datab => \pass4|test_bit~2_combout\,
	datac => \pass4|signal_reflector~7_combout\,
	datad => \pass5|test_bit~0_combout\,
	combout => \pass5|test_bit~1_combout\);

-- Location: LCCOMB_X15_Y24_N6
\pass5|Add0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add0~0_combout\ = (((\pass4|signal_reflector~11_combout\ & \pass4|test_bit~2_combout\)))
-- \pass5|Add0~1\ = CARRY((\pass4|signal_reflector~11_combout\ & \pass4|test_bit~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|signal_reflector~11_combout\,
	datab => \pass4|test_bit~2_combout\,
	datad => VCC,
	combout => \pass5|Add0~0_combout\,
	cout => \pass5|Add0~1\);

-- Location: LCCOMB_X15_Y24_N8
\pass5|Add0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add0~2_combout\ = (\pass4|signal_reflector~9_combout\ & ((\pass4|test_bit~2_combout\ & (\pass5|Add0~1\ & VCC)) # (!\pass4|test_bit~2_combout\ & (!\pass5|Add0~1\)))) # (!\pass4|signal_reflector~9_combout\ & (((!\pass5|Add0~1\))))
-- \pass5|Add0~3\ = CARRY((!\pass5|Add0~1\ & ((!\pass4|test_bit~2_combout\) # (!\pass4|signal_reflector~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|signal_reflector~9_combout\,
	datab => \pass4|test_bit~2_combout\,
	datad => VCC,
	cin => \pass5|Add0~1\,
	combout => \pass5|Add0~2_combout\,
	cout => \pass5|Add0~3\);

-- Location: LCCOMB_X15_Y24_N10
\pass5|Add0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add0~4_combout\ = (\pass5|Add0~3\ & ((((\pass4|signal_reflector~13_combout\ & \pass4|test_bit~2_combout\))))) # (!\pass5|Add0~3\ & (((\pass4|signal_reflector~13_combout\ & \pass4|test_bit~2_combout\)) # (GND)))
-- \pass5|Add0~5\ = CARRY(((\pass4|signal_reflector~13_combout\ & \pass4|test_bit~2_combout\)) # (!\pass5|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|signal_reflector~13_combout\,
	datab => \pass4|test_bit~2_combout\,
	datad => VCC,
	cin => \pass5|Add0~3\,
	combout => \pass5|Add0~4_combout\,
	cout => \pass5|Add0~5\);

-- Location: LCCOMB_X16_Y24_N8
\pass5|Add1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~0_combout\ = (\position_rotor3[0]~input_o\ & (\pass5|Add0~0_combout\ $ (VCC))) # (!\position_rotor3[0]~input_o\ & ((\pass5|Add0~0_combout\) # (GND)))
-- \pass5|Add1~1\ = CARRY((\pass5|Add0~0_combout\) # (!\position_rotor3[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor3[0]~input_o\,
	datab => \pass5|Add0~0_combout\,
	datad => VCC,
	combout => \pass5|Add1~0_combout\,
	cout => \pass5|Add1~1\);

-- Location: LCCOMB_X16_Y24_N10
\pass5|Add1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~2_combout\ = (\pass5|Add0~2_combout\ & ((\position_rotor3[1]~input_o\ & (!\pass5|Add1~1\)) # (!\position_rotor3[1]~input_o\ & (\pass5|Add1~1\ & VCC)))) # (!\pass5|Add0~2_combout\ & ((\position_rotor3[1]~input_o\ & ((\pass5|Add1~1\) # (GND))) # 
-- (!\position_rotor3[1]~input_o\ & (!\pass5|Add1~1\))))
-- \pass5|Add1~3\ = CARRY((\pass5|Add0~2_combout\ & (\position_rotor3[1]~input_o\ & !\pass5|Add1~1\)) # (!\pass5|Add0~2_combout\ & ((\position_rotor3[1]~input_o\) # (!\pass5|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add0~2_combout\,
	datab => \position_rotor3[1]~input_o\,
	datad => VCC,
	cin => \pass5|Add1~1\,
	combout => \pass5|Add1~2_combout\,
	cout => \pass5|Add1~3\);

-- Location: LCCOMB_X16_Y24_N12
\pass5|Add1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~4_combout\ = ((\pass5|Add0~4_combout\ $ (\position_rotor3[2]~input_o\ $ (\pass5|Add1~3\)))) # (GND)
-- \pass5|Add1~5\ = CARRY((\pass5|Add0~4_combout\ & ((!\pass5|Add1~3\) # (!\position_rotor3[2]~input_o\))) # (!\pass5|Add0~4_combout\ & (!\position_rotor3[2]~input_o\ & !\pass5|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add0~4_combout\,
	datab => \position_rotor3[2]~input_o\,
	datad => VCC,
	cin => \pass5|Add1~3\,
	combout => \pass5|Add1~4_combout\,
	cout => \pass5|Add1~5\);

-- Location: LCCOMB_X17_Y24_N10
\pass5|Add2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~0_combout\ = \pass5|Add1~2_combout\ $ (VCC)
-- \pass5|Add2~1\ = CARRY(\pass5|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add1~2_combout\,
	datad => VCC,
	combout => \pass5|Add2~0_combout\,
	cout => \pass5|Add2~1\);

-- Location: LCCOMB_X17_Y24_N12
\pass5|Add2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~2_combout\ = (\pass5|Add1~4_combout\ & (!\pass5|Add2~1\)) # (!\pass5|Add1~4_combout\ & ((\pass5|Add2~1\) # (GND)))
-- \pass5|Add2~3\ = CARRY((!\pass5|Add2~1\) # (!\pass5|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add1~4_combout\,
	datad => VCC,
	cin => \pass5|Add2~1\,
	combout => \pass5|Add2~2_combout\,
	cout => \pass5|Add2~3\);

-- Location: LCCOMB_X15_Y24_N12
\pass5|Add0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add0~6_combout\ = (\pass4|signal_reflector~7_combout\ & ((\pass4|test_bit~2_combout\ & (\pass5|Add0~5\ & VCC)) # (!\pass4|test_bit~2_combout\ & (!\pass5|Add0~5\)))) # (!\pass4|signal_reflector~7_combout\ & (((!\pass5|Add0~5\))))
-- \pass5|Add0~7\ = CARRY((!\pass5|Add0~5\ & ((!\pass4|test_bit~2_combout\) # (!\pass4|signal_reflector~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|signal_reflector~7_combout\,
	datab => \pass4|test_bit~2_combout\,
	datad => VCC,
	cin => \pass5|Add0~5\,
	combout => \pass5|Add0~6_combout\,
	cout => \pass5|Add0~7\);

-- Location: LCCOMB_X15_Y24_N14
\pass5|Add0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add0~8_combout\ = (\pass5|Add0~7\ & ((((\pass4|signal_reflector~5_combout\ & \pass4|test_bit~2_combout\))))) # (!\pass5|Add0~7\ & (((\pass4|signal_reflector~5_combout\ & \pass4|test_bit~2_combout\)) # (GND)))
-- \pass5|Add0~9\ = CARRY(((\pass4|signal_reflector~5_combout\ & \pass4|test_bit~2_combout\)) # (!\pass5|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|signal_reflector~5_combout\,
	datab => \pass4|test_bit~2_combout\,
	datad => VCC,
	cin => \pass5|Add0~7\,
	combout => \pass5|Add0~8_combout\,
	cout => \pass5|Add0~9\);

-- Location: LCCOMB_X15_Y24_N16
\pass5|Add0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add0~10_combout\ = !\pass5|Add0~9\
-- \pass5|Add0~11\ = CARRY(!\pass5|Add0~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass5|Add0~9\,
	combout => \pass5|Add0~10_combout\,
	cout => \pass5|Add0~11\);

-- Location: LCCOMB_X15_Y24_N18
\pass5|Add0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add0~12_combout\ = (\pass5|Add0~11\ & (!\pass4|signal_reflector~6_combout\ & (\pass4|test_bit~2_combout\ & VCC))) # (!\pass5|Add0~11\ & ((((!\pass4|signal_reflector~6_combout\ & \pass4|test_bit~2_combout\)))))
-- \pass5|Add0~13\ = CARRY((!\pass4|signal_reflector~6_combout\ & (\pass4|test_bit~2_combout\ & !\pass5|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass4|signal_reflector~6_combout\,
	datab => \pass4|test_bit~2_combout\,
	datad => VCC,
	cin => \pass5|Add0~11\,
	combout => \pass5|Add0~12_combout\,
	cout => \pass5|Add0~13\);

-- Location: LCCOMB_X15_Y24_N20
\pass5|Add0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add0~14_combout\ = !\pass5|Add0~13\
-- \pass5|Add0~15\ = CARRY(!\pass5|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass5|Add0~13\,
	combout => \pass5|Add0~14_combout\,
	cout => \pass5|Add0~15\);

-- Location: LCCOMB_X15_Y24_N22
\pass5|Add0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add0~16_combout\ = !\pass5|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass5|Add0~15\,
	combout => \pass5|Add0~16_combout\);

-- Location: LCCOMB_X16_Y24_N14
\pass5|Add1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~6_combout\ = (\pass5|Add0~6_combout\ & ((\position_rotor3[3]~input_o\ & (!\pass5|Add1~5\)) # (!\position_rotor3[3]~input_o\ & (\pass5|Add1~5\ & VCC)))) # (!\pass5|Add0~6_combout\ & ((\position_rotor3[3]~input_o\ & ((\pass5|Add1~5\) # (GND))) # 
-- (!\position_rotor3[3]~input_o\ & (!\pass5|Add1~5\))))
-- \pass5|Add1~7\ = CARRY((\pass5|Add0~6_combout\ & (\position_rotor3[3]~input_o\ & !\pass5|Add1~5\)) # (!\pass5|Add0~6_combout\ & ((\position_rotor3[3]~input_o\) # (!\pass5|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add0~6_combout\,
	datab => \position_rotor3[3]~input_o\,
	datad => VCC,
	cin => \pass5|Add1~5\,
	combout => \pass5|Add1~6_combout\,
	cout => \pass5|Add1~7\);

-- Location: LCCOMB_X16_Y24_N16
\pass5|Add1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~8_combout\ = ((\pass5|Add0~8_combout\ $ (\position_rotor3[4]~input_o\ $ (\pass5|Add1~7\)))) # (GND)
-- \pass5|Add1~9\ = CARRY((\pass5|Add0~8_combout\ & ((!\pass5|Add1~7\) # (!\position_rotor3[4]~input_o\))) # (!\pass5|Add0~8_combout\ & (!\position_rotor3[4]~input_o\ & !\pass5|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add0~8_combout\,
	datab => \position_rotor3[4]~input_o\,
	datad => VCC,
	cin => \pass5|Add1~7\,
	combout => \pass5|Add1~8_combout\,
	cout => \pass5|Add1~9\);

-- Location: LCCOMB_X16_Y24_N18
\pass5|Add1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~10_combout\ = (\pass5|Add0~10_combout\ & (\pass5|Add1~9\ & VCC)) # (!\pass5|Add0~10_combout\ & (!\pass5|Add1~9\))
-- \pass5|Add1~11\ = CARRY((!\pass5|Add0~10_combout\ & !\pass5|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add0~10_combout\,
	datad => VCC,
	cin => \pass5|Add1~9\,
	combout => \pass5|Add1~10_combout\,
	cout => \pass5|Add1~11\);

-- Location: LCCOMB_X16_Y24_N20
\pass5|Add1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~12_combout\ = (\pass5|Add0~12_combout\ & ((GND) # (!\pass5|Add1~11\))) # (!\pass5|Add0~12_combout\ & (\pass5|Add1~11\ $ (GND)))
-- \pass5|Add1~13\ = CARRY((\pass5|Add0~12_combout\) # (!\pass5|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add0~12_combout\,
	datad => VCC,
	cin => \pass5|Add1~11\,
	combout => \pass5|Add1~12_combout\,
	cout => \pass5|Add1~13\);

-- Location: LCCOMB_X16_Y24_N22
\pass5|Add1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~14_combout\ = (\pass5|Add0~14_combout\ & (\pass5|Add1~13\ & VCC)) # (!\pass5|Add0~14_combout\ & (!\pass5|Add1~13\))
-- \pass5|Add1~15\ = CARRY((!\pass5|Add0~14_combout\ & !\pass5|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add0~14_combout\,
	datad => VCC,
	cin => \pass5|Add1~13\,
	combout => \pass5|Add1~14_combout\,
	cout => \pass5|Add1~15\);

-- Location: LCCOMB_X16_Y24_N24
\pass5|Add1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~16_combout\ = (\pass5|Add0~16_combout\ & (\pass5|Add1~15\ $ (GND))) # (!\pass5|Add0~16_combout\ & ((GND) # (!\pass5|Add1~15\)))
-- \pass5|Add1~17\ = CARRY((!\pass5|Add1~15\) # (!\pass5|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add0~16_combout\,
	datad => VCC,
	cin => \pass5|Add1~15\,
	combout => \pass5|Add1~16_combout\,
	cout => \pass5|Add1~17\);

-- Location: LCCOMB_X16_Y24_N26
\pass5|Add1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~18_combout\ = (\pass5|Add0~16_combout\ & (!\pass5|Add1~17\)) # (!\pass5|Add0~16_combout\ & (\pass5|Add1~17\ & VCC))
-- \pass5|Add1~19\ = CARRY((\pass5|Add0~16_combout\ & !\pass5|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add0~16_combout\,
	datad => VCC,
	cin => \pass5|Add1~17\,
	combout => \pass5|Add1~18_combout\,
	cout => \pass5|Add1~19\);

-- Location: LCCOMB_X16_Y24_N28
\pass5|Add1~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add1~20_combout\ = \pass5|Add1~19\ $ (!\pass5|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pass5|Add0~16_combout\,
	cin => \pass5|Add1~19\,
	combout => \pass5|Add1~20_combout\);

-- Location: LCCOMB_X17_Y24_N14
\pass5|Add2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~4_combout\ = (\pass5|Add1~6_combout\ & ((GND) # (!\pass5|Add2~3\))) # (!\pass5|Add1~6_combout\ & (\pass5|Add2~3\ $ (GND)))
-- \pass5|Add2~5\ = CARRY((\pass5|Add1~6_combout\) # (!\pass5|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add1~6_combout\,
	datad => VCC,
	cin => \pass5|Add2~3\,
	combout => \pass5|Add2~4_combout\,
	cout => \pass5|Add2~5\);

-- Location: LCCOMB_X17_Y24_N16
\pass5|Add2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~6_combout\ = (\pass5|Add1~8_combout\ & (\pass5|Add2~5\ & VCC)) # (!\pass5|Add1~8_combout\ & (!\pass5|Add2~5\))
-- \pass5|Add2~7\ = CARRY((!\pass5|Add1~8_combout\ & !\pass5|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add1~8_combout\,
	datad => VCC,
	cin => \pass5|Add2~5\,
	combout => \pass5|Add2~6_combout\,
	cout => \pass5|Add2~7\);

-- Location: LCCOMB_X17_Y24_N18
\pass5|Add2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~8_combout\ = (\pass5|Add1~10_combout\ & (\pass5|Add2~7\ $ (GND))) # (!\pass5|Add1~10_combout\ & (!\pass5|Add2~7\ & VCC))
-- \pass5|Add2~9\ = CARRY((\pass5|Add1~10_combout\ & !\pass5|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add1~10_combout\,
	datad => VCC,
	cin => \pass5|Add2~7\,
	combout => \pass5|Add2~8_combout\,
	cout => \pass5|Add2~9\);

-- Location: LCCOMB_X17_Y24_N20
\pass5|Add2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~10_combout\ = (\pass5|Add1~12_combout\ & (!\pass5|Add2~9\)) # (!\pass5|Add1~12_combout\ & ((\pass5|Add2~9\) # (GND)))
-- \pass5|Add2~11\ = CARRY((!\pass5|Add2~9\) # (!\pass5|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add1~12_combout\,
	datad => VCC,
	cin => \pass5|Add2~9\,
	combout => \pass5|Add2~10_combout\,
	cout => \pass5|Add2~11\);

-- Location: LCCOMB_X17_Y24_N22
\pass5|Add2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~12_combout\ = (\pass5|Add1~14_combout\ & (\pass5|Add2~11\ $ (GND))) # (!\pass5|Add1~14_combout\ & (!\pass5|Add2~11\ & VCC))
-- \pass5|Add2~13\ = CARRY((\pass5|Add1~14_combout\ & !\pass5|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add1~14_combout\,
	datad => VCC,
	cin => \pass5|Add2~11\,
	combout => \pass5|Add2~12_combout\,
	cout => \pass5|Add2~13\);

-- Location: LCCOMB_X17_Y24_N24
\pass5|Add2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~14_combout\ = (\pass5|Add1~16_combout\ & (!\pass5|Add2~13\)) # (!\pass5|Add1~16_combout\ & ((\pass5|Add2~13\) # (GND)))
-- \pass5|Add2~15\ = CARRY((!\pass5|Add2~13\) # (!\pass5|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add1~16_combout\,
	datad => VCC,
	cin => \pass5|Add2~13\,
	combout => \pass5|Add2~14_combout\,
	cout => \pass5|Add2~15\);

-- Location: LCCOMB_X17_Y24_N26
\pass5|Add2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~16_combout\ = (\pass5|Add1~18_combout\ & (\pass5|Add2~15\ $ (GND))) # (!\pass5|Add1~18_combout\ & (!\pass5|Add2~15\ & VCC))
-- \pass5|Add2~17\ = CARRY((\pass5|Add1~18_combout\ & !\pass5|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add1~18_combout\,
	datad => VCC,
	cin => \pass5|Add2~15\,
	combout => \pass5|Add2~16_combout\,
	cout => \pass5|Add2~17\);

-- Location: LCCOMB_X17_Y24_N28
\pass5|Add2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~18_combout\ = (\pass5|Add1~20_combout\ & (!\pass5|Add2~17\)) # (!\pass5|Add1~20_combout\ & ((\pass5|Add2~17\) # (GND)))
-- \pass5|Add2~19\ = CARRY((!\pass5|Add2~17\) # (!\pass5|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add1~20_combout\,
	datad => VCC,
	cin => \pass5|Add2~17\,
	combout => \pass5|Add2~18_combout\,
	cout => \pass5|Add2~19\);

-- Location: LCCOMB_X17_Y24_N30
\pass5|Add2~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add2~20_combout\ = \pass5|Add2~19\ $ (!\pass5|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pass5|Add1~20_combout\,
	cin => \pass5|Add2~19\,
	combout => \pass5|Add2~20_combout\);

-- Location: LCCOMB_X19_Y25_N20
\pass5|signal_sortie~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_sortie~0_combout\ = \pass5|Add2~20_combout\ $ (\pass5|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add2~20_combout\,
	datac => \pass5|Add1~0_combout\,
	combout => \pass5|signal_sortie~0_combout\);

-- Location: LCCOMB_X18_Y27_N2
\pass5|Add3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~0_combout\ = (\pass5|signal_sortie~0_combout\ & (\pass5|Add2~20_combout\ $ (VCC))) # (!\pass5|signal_sortie~0_combout\ & (\pass5|Add2~20_combout\ & VCC))
-- \pass5|Add3~1\ = CARRY((\pass5|signal_sortie~0_combout\ & \pass5|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|signal_sortie~0_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	combout => \pass5|Add3~0_combout\,
	cout => \pass5|Add3~1\);

-- Location: LCCOMB_X18_Y27_N4
\pass5|Add3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~2_combout\ = (\pass5|Add3~1\ & (\pass5|Add2~0_combout\ $ ((!\pass5|Add2~20_combout\)))) # (!\pass5|Add3~1\ & ((\pass5|Add2~0_combout\ $ (\pass5|Add2~20_combout\)) # (GND)))
-- \pass5|Add3~3\ = CARRY((\pass5|Add2~0_combout\ $ (!\pass5|Add2~20_combout\)) # (!\pass5|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~0_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	cin => \pass5|Add3~1\,
	combout => \pass5|Add3~2_combout\,
	cout => \pass5|Add3~3\);

-- Location: LCCOMB_X18_Y27_N6
\pass5|Add3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~4_combout\ = (\pass5|Add3~3\ & ((\pass5|Add2~2_combout\ $ (\pass5|Add2~20_combout\)))) # (!\pass5|Add3~3\ & (\pass5|Add2~2_combout\ $ (\pass5|Add2~20_combout\ $ (VCC))))
-- \pass5|Add3~5\ = CARRY((!\pass5|Add3~3\ & (\pass5|Add2~2_combout\ $ (\pass5|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~2_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	cin => \pass5|Add3~3\,
	combout => \pass5|Add3~4_combout\,
	cout => \pass5|Add3~5\);

-- Location: LCCOMB_X18_Y27_N8
\pass5|Add3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~6_combout\ = (\pass5|Add3~5\ & (\pass5|Add2~4_combout\ $ ((!\pass5|Add2~20_combout\)))) # (!\pass5|Add3~5\ & ((\pass5|Add2~4_combout\ $ (\pass5|Add2~20_combout\)) # (GND)))
-- \pass5|Add3~7\ = CARRY((\pass5|Add2~4_combout\ $ (!\pass5|Add2~20_combout\)) # (!\pass5|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~4_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	cin => \pass5|Add3~5\,
	combout => \pass5|Add3~6_combout\,
	cout => \pass5|Add3~7\);

-- Location: LCCOMB_X18_Y27_N0
\pass5|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Equal0~0_combout\ = (!\pass5|Add3~4_combout\ & (\pass5|Add3~6_combout\ & (\pass5|Add3~2_combout\ & !\pass5|Add3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add3~4_combout\,
	datab => \pass5|Add3~6_combout\,
	datac => \pass5|Add3~2_combout\,
	datad => \pass5|Add3~0_combout\,
	combout => \pass5|Equal0~0_combout\);

-- Location: LCCOMB_X18_Y27_N10
\pass5|Add3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~8_combout\ = (\pass5|Add3~7\ & ((\pass5|Add2~6_combout\ $ (\pass5|Add2~20_combout\)))) # (!\pass5|Add3~7\ & (\pass5|Add2~6_combout\ $ (\pass5|Add2~20_combout\ $ (VCC))))
-- \pass5|Add3~9\ = CARRY((!\pass5|Add3~7\ & (\pass5|Add2~6_combout\ $ (\pass5|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~6_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	cin => \pass5|Add3~7\,
	combout => \pass5|Add3~8_combout\,
	cout => \pass5|Add3~9\);

-- Location: LCCOMB_X18_Y27_N12
\pass5|Add3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~10_combout\ = (\pass5|Add3~9\ & (\pass5|Add2~8_combout\ $ ((!\pass5|Add2~20_combout\)))) # (!\pass5|Add3~9\ & ((\pass5|Add2~8_combout\ $ (\pass5|Add2~20_combout\)) # (GND)))
-- \pass5|Add3~11\ = CARRY((\pass5|Add2~8_combout\ $ (!\pass5|Add2~20_combout\)) # (!\pass5|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~8_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	cin => \pass5|Add3~9\,
	combout => \pass5|Add3~10_combout\,
	cout => \pass5|Add3~11\);

-- Location: LCCOMB_X18_Y27_N14
\pass5|Add3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~12_combout\ = (\pass5|Add3~11\ & ((\pass5|Add2~10_combout\ $ (\pass5|Add2~20_combout\)))) # (!\pass5|Add3~11\ & (\pass5|Add2~10_combout\ $ (\pass5|Add2~20_combout\ $ (VCC))))
-- \pass5|Add3~13\ = CARRY((!\pass5|Add3~11\ & (\pass5|Add2~10_combout\ $ (\pass5|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~10_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	cin => \pass5|Add3~11\,
	combout => \pass5|Add3~12_combout\,
	cout => \pass5|Add3~13\);

-- Location: LCCOMB_X18_Y27_N16
\pass5|Add3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~14_combout\ = (\pass5|Add3~13\ & (\pass5|Add2~12_combout\ $ ((!\pass5|Add2~20_combout\)))) # (!\pass5|Add3~13\ & ((\pass5|Add2~12_combout\ $ (\pass5|Add2~20_combout\)) # (GND)))
-- \pass5|Add3~15\ = CARRY((\pass5|Add2~12_combout\ $ (!\pass5|Add2~20_combout\)) # (!\pass5|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~12_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	cin => \pass5|Add3~13\,
	combout => \pass5|Add3~14_combout\,
	cout => \pass5|Add3~15\);

-- Location: LCCOMB_X18_Y27_N18
\pass5|Add3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~16_combout\ = (\pass5|Add3~15\ & ((\pass5|Add2~14_combout\ $ (\pass5|Add2~20_combout\)))) # (!\pass5|Add3~15\ & (\pass5|Add2~14_combout\ $ (\pass5|Add2~20_combout\ $ (VCC))))
-- \pass5|Add3~17\ = CARRY((!\pass5|Add3~15\ & (\pass5|Add2~14_combout\ $ (\pass5|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~14_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	cin => \pass5|Add3~15\,
	combout => \pass5|Add3~16_combout\,
	cout => \pass5|Add3~17\);

-- Location: LCCOMB_X18_Y27_N20
\pass5|Add3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~18_combout\ = (\pass5|Add3~17\ & (\pass5|Add2~16_combout\ $ ((!\pass5|Add2~20_combout\)))) # (!\pass5|Add3~17\ & ((\pass5|Add2~16_combout\ $ (\pass5|Add2~20_combout\)) # (GND)))
-- \pass5|Add3~19\ = CARRY((\pass5|Add2~16_combout\ $ (!\pass5|Add2~20_combout\)) # (!\pass5|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~16_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	cin => \pass5|Add3~17\,
	combout => \pass5|Add3~18_combout\,
	cout => \pass5|Add3~19\);

-- Location: LCCOMB_X18_Y27_N22
\pass5|Add3~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~20_combout\ = (\pass5|Add3~19\ & ((\pass5|Add2~18_combout\ $ (\pass5|Add2~20_combout\)))) # (!\pass5|Add3~19\ & (\pass5|Add2~18_combout\ $ (\pass5|Add2~20_combout\ $ (VCC))))
-- \pass5|Add3~21\ = CARRY((!\pass5|Add3~19\ & (\pass5|Add2~18_combout\ $ (\pass5|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~18_combout\,
	datab => \pass5|Add2~20_combout\,
	datad => VCC,
	cin => \pass5|Add3~19\,
	combout => \pass5|Add3~20_combout\,
	cout => \pass5|Add3~21\);

-- Location: LCCOMB_X18_Y27_N24
\pass5|Add3~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Add3~22_combout\ = \pass5|Add3~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass5|Add3~21\,
	combout => \pass5|Add3~22_combout\);

-- Location: LCCOMB_X18_Y27_N28
\pass5|Equal0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Equal0~2_combout\ = (!\pass5|Add3~16_combout\ & (!\pass5|Add3~18_combout\ & (!\pass5|Add3~20_combout\ & !\pass5|Add3~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add3~16_combout\,
	datab => \pass5|Add3~18_combout\,
	datac => \pass5|Add3~20_combout\,
	datad => \pass5|Add3~22_combout\,
	combout => \pass5|Equal0~2_combout\);

-- Location: LCCOMB_X18_Y27_N26
\pass5|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Equal0~1_combout\ = (!\pass5|Add3~10_combout\ & (!\pass5|Add3~14_combout\ & (!\pass5|Add3~12_combout\ & \pass5|Add3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add3~10_combout\,
	datab => \pass5|Add3~14_combout\,
	datac => \pass5|Add3~12_combout\,
	datad => \pass5|Add3~8_combout\,
	combout => \pass5|Equal0~1_combout\);

-- Location: LCCOMB_X18_Y27_N30
\pass5|signal_sortie~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_sortie~1_combout\ = (\pass5|Add2~20_combout\ & (((!\pass5|Equal0~1_combout\) # (!\pass5|Equal0~2_combout\)) # (!\pass5|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Equal0~0_combout\,
	datab => \pass5|Equal0~2_combout\,
	datac => \pass5|Equal0~1_combout\,
	datad => \pass5|Add2~20_combout\,
	combout => \pass5|signal_sortie~1_combout\);

-- Location: LCCOMB_X19_Y25_N0
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\pass5|Add2~0_combout\ & (\pass5|Add2~20_combout\ & (!\pass5|Add2~2_combout\ & !\pass5|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~0_combout\,
	datab => \pass5|Add2~20_combout\,
	datac => \pass5|Add2~2_combout\,
	datad => \pass5|Add1~0_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X19_Y26_N24
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pass5|Add2~20_combout\ & (!\pass5|Add2~6_combout\ & !\pass5|Add2~4_combout\)) # (!\pass5|Add2~20_combout\ & 
-- (\pass5|Add2~6_combout\ & \pass5|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Add2~6_combout\,
	datac => \pass5|Add2~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X19_Y26_N26
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass5|Add2~20_combout\ & (!\pass5|Add2~8_combout\ & !\pass5|Add2~10_combout\)) # (!\pass5|Add2~20_combout\ & 
-- (\pass5|Add2~8_combout\ & \pass5|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Add2~8_combout\,
	datac => \pass5|Add2~10_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X17_Y24_N8
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass5|Add2~20_combout\ & (!\pass5|Add2~14_combout\ & !\pass5|Add2~12_combout\)) # (!\pass5|Add2~20_combout\ & 
-- (\pass5|Add2~14_combout\ & \pass5|Add2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Add2~14_combout\,
	datac => \pass5|Add2~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X17_Y24_N2
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pass5|Add2~20_combout\ & (!\pass5|Add2~16_combout\ & !\pass5|Add2~18_combout\)) # (!\pass5|Add2~20_combout\ & 
-- (\pass5|Add2~16_combout\ & \pass5|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datac => \pass5|Add2~16_combout\,
	datad => \pass5|Add2~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X17_Y24_N4
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \pass5|Add2~18_combout\ $ (((\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pass5|Add2~16_combout\))) # 
-- (!\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\pass5|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001110111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datac => \pass5|Add2~16_combout\,
	datad => \pass5|Add2~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X18_Y24_N24
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = (\pass5|Add2~14_combout\ & ((\pass5|Add2~20_combout\) # (\pass5|Add2~12_combout\))) # (!\pass5|Add2~14_combout\ & (\pass5|Add2~20_combout\ & \pass5|Add2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Add2~14_combout\,
	datac => \pass5|Add2~20_combout\,
	datad => \pass5|Add2~12_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X18_Y24_N18
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ = \pass5|Add2~16_combout\ $ (((\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\))) # 
-- (!\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\pass5|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datac => \pass5|Add2~16_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\);

-- Location: LCCOMB_X18_Y24_N20
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ = \pass5|Add2~14_combout\ $ (((\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\pass5|Add2~12_combout\)) # 
-- (!\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass5|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~14_combout\,
	datab => \pass5|Add2~12_combout\,
	datac => \pass5|Add2~20_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\);

-- Location: LCCOMB_X19_Y24_N20
\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ $ (VCC)
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datad => VCC,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X19_Y24_N22
\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & (\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # 
-- (!\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X19_Y24_N24
\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & (\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X19_Y24_N26
\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)) # 
-- (!\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\) # (GND)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\) # (!\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X19_Y24_N28
\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y24_N26
\pass5|Mod0|auto_generated|divider|divider|StageOut[52]~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\);

-- Location: LCCOMB_X19_Y24_N8
\pass5|Mod0|auto_generated|divider|divider|StageOut[52]~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\);

-- Location: LCCOMB_X19_Y24_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[51]~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\);

-- Location: LCCOMB_X18_Y24_N4
\pass5|Mod0|auto_generated|divider|divider|StageOut[51]~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\);

-- Location: LCCOMB_X19_Y24_N4
\pass5|Mod0|auto_generated|divider|divider|StageOut[50]~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\);

-- Location: LCCOMB_X18_Y24_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[50]~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\);

-- Location: LCCOMB_X19_Y24_N6
\pass5|Mod0|auto_generated|divider|divider|StageOut[49]~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\);

-- Location: LCCOMB_X18_Y24_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[49]~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\);

-- Location: LCCOMB_X18_Y24_N28
\pass5|Mod0|auto_generated|divider|divider|StageOut[48]~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\pass5|Add2~12_combout\ $ (\pass5|Add2~20_combout\ $ 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~12_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \pass5|Add2~20_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\);

-- Location: LCCOMB_X18_Y24_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[48]~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\pass5|Add2~12_combout\ $ (\pass5|Add2~20_combout\ $ 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~12_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \pass5|Add2~20_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\);

-- Location: LCCOMB_X18_Y24_N6
\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\pass5|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\,
	datad => VCC,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X18_Y24_N8
\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X18_Y24_N10
\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X18_Y24_N12
\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\pass5|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ & (((!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (GND)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY(((!\pass5|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X18_Y24_N14
\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X18_Y24_N16
\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X19_Y24_N12
\pass5|Mod0|auto_generated|divider|divider|StageOut[65]~241\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\);

-- Location: LCCOMB_X18_Y28_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[65]~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\);

-- Location: LCCOMB_X19_Y24_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[64]~242\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\);

-- Location: LCCOMB_X18_Y28_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[64]~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\);

-- Location: LCCOMB_X19_Y24_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[63]~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\);

-- Location: LCCOMB_X19_Y24_N16
\pass5|Mod0|auto_generated|divider|divider|StageOut[63]~243\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\)) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\);

-- Location: LCCOMB_X19_Y24_N18
\pass5|Mod0|auto_generated|divider|divider|StageOut[62]~244\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\);

-- Location: LCCOMB_X18_Y28_N4
\pass5|Mod0|auto_generated|divider|divider|StageOut[62]~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\);

-- Location: LCCOMB_X18_Y28_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[61]~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\);

-- Location: LCCOMB_X18_Y24_N22
\pass5|Mod0|auto_generated|divider|divider|StageOut[61]~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass5|Add2~20_combout\ $ (\pass5|Add2~12_combout\ $ 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Add2~12_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\);

-- Location: LCCOMB_X19_Y26_N28
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \pass5|Add2~10_combout\ $ (((\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass5|Add2~8_combout\))) # 
-- (!\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\pass5|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Add2~8_combout\,
	datac => \pass5|Add2~10_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X16_Y24_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[60]~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\);

-- Location: LCCOMB_X18_Y28_N8
\pass5|Mod0|auto_generated|divider|divider|StageOut[60]~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\);

-- Location: LCCOMB_X18_Y28_N14
\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\pass5|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\,
	datad => VCC,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X18_Y28_N16
\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X18_Y28_N18
\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X18_Y28_N20
\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\pass5|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ & (((!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\) # (GND)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(((!\pass5|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X18_Y28_N22
\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X18_Y28_N24
\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X18_Y28_N26
\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X18_Y28_N10
\pass5|Mod0|auto_generated|divider|divider|StageOut[78]~206\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\);

-- Location: LCCOMB_X19_Y28_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[78]~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\);

-- Location: LCCOMB_X18_Y28_N12
\pass5|Mod0|auto_generated|divider|divider|StageOut[77]~207\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\);

-- Location: LCCOMB_X19_Y28_N10
\pass5|Mod0|auto_generated|divider|divider|StageOut[77]~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\);

-- Location: LCCOMB_X19_Y28_N12
\pass5|Mod0|auto_generated|divider|divider|StageOut[76]~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\);

-- Location: LCCOMB_X19_Y24_N10
\pass5|Mod0|auto_generated|divider|divider|StageOut[76]~208\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\);

-- Location: LCCOMB_X20_Y28_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[75]~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\);

-- Location: LCCOMB_X18_Y28_N28
\pass5|Mod0|auto_generated|divider|divider|StageOut[75]~209\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\);

-- Location: LCCOMB_X19_Y28_N6
\pass5|Mod0|auto_generated|divider|divider|StageOut[74]~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\);

-- Location: LCCOMB_X18_Y28_N6
\pass5|Mod0|auto_generated|divider|divider|StageOut[74]~210\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\);

-- Location: LCCOMB_X20_Y28_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[73]~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\);

-- Location: LCCOMB_X20_Y28_N12
\pass5|Mod0|auto_generated|divider|divider|StageOut[73]~150\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\);

-- Location: LCCOMB_X19_Y26_N14
\pass5|Mod0|auto_generated|divider|divider|StageOut[72]~151\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass5|Add2~20_combout\ $ (\pass5|Add2~8_combout\ $ 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Add2~8_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\);

-- Location: LCCOMB_X19_Y26_N16
\pass5|Mod0|auto_generated|divider|divider|StageOut[72]~152\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass5|Add2~20_combout\ $ (\pass5|Add2~8_combout\ $ 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Add2~8_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\);

-- Location: LCCOMB_X19_Y28_N14
\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\pass5|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\,
	datad => VCC,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X19_Y28_N16
\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X19_Y28_N18
\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X19_Y28_N20
\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\pass5|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ & (((!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\) # (GND)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY(((!\pass5|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X19_Y28_N22
\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X19_Y28_N24
\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X19_Y28_N26
\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X19_Y28_N28
\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X19_Y27_N8
\pass5|Mod0|auto_generated|divider|divider|StageOut[91]~153\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\);

-- Location: LCCOMB_X19_Y28_N8
\pass5|Mod0|auto_generated|divider|divider|StageOut[91]~211\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\);

-- Location: LCCOMB_X19_Y28_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[90]~212\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\);

-- Location: LCCOMB_X20_Y27_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[90]~154\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\);

-- Location: LCCOMB_X20_Y27_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[89]~155\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\);

-- Location: LCCOMB_X19_Y28_N4
\pass5|Mod0|auto_generated|divider|divider|StageOut[89]~213\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\);

-- Location: LCCOMB_X20_Y28_N18
\pass5|Mod0|auto_generated|divider|divider|StageOut[88]~214\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\);

-- Location: LCCOMB_X20_Y28_N14
\pass5|Mod0|auto_generated|divider|divider|StageOut[88]~156\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\);

-- Location: LCCOMB_X19_Y28_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[87]~215\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\);

-- Location: LCCOMB_X19_Y27_N10
\pass5|Mod0|auto_generated|divider|divider|StageOut[87]~157\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\);

-- Location: LCCOMB_X20_Y28_N10
\pass5|Mod0|auto_generated|divider|divider|StageOut[86]~245\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\);

-- Location: LCCOMB_X20_Y28_N8
\pass5|Mod0|auto_generated|divider|divider|StageOut[86]~158\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\);

-- Location: LCCOMB_X19_Y26_N10
\pass5|Mod0|auto_generated|divider|divider|StageOut[85]~159\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\pass5|Add2~20_combout\ $ (\pass5|Add2~8_combout\ $ 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Add2~8_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\);

-- Location: LCCOMB_X19_Y27_N4
\pass5|Mod0|auto_generated|divider|divider|StageOut[85]~160\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\);

-- Location: LCCOMB_X19_Y26_N12
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ = \pass5|Add2~6_combout\ $ (((\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pass5|Add2~4_combout\))) # 
-- (!\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\pass5|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Add2~6_combout\,
	datac => \pass5|Add2~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\);

-- Location: LCCOMB_X19_Y26_N22
\pass5|Mod0|auto_generated|divider|divider|StageOut[84]~161\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\);

-- Location: LCCOMB_X19_Y26_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[84]~162\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\);

-- Location: LCCOMB_X19_Y27_N12
\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\pass5|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\,
	datad => VCC,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X19_Y27_N14
\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X19_Y27_N16
\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X19_Y27_N18
\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\pass5|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ & (((!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\) # (GND)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY(((!\pass5|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X19_Y27_N20
\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X19_Y27_N22
\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X19_Y27_N24
\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X19_Y27_N26
\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X19_Y27_N28
\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X20_Y27_N6
\pass5|Mod0|auto_generated|divider|divider|StageOut[104]~216\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\);

-- Location: LCCOMB_X20_Y27_N12
\pass5|Mod0|auto_generated|divider|divider|StageOut[104]~163\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\);

-- Location: LCCOMB_X20_Y27_N16
\pass5|Mod0|auto_generated|divider|divider|StageOut[103]~217\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\);

-- Location: LCCOMB_X21_Y27_N28
\pass5|Mod0|auto_generated|divider|divider|StageOut[103]~164\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\);

-- Location: LCCOMB_X20_Y27_N10
\pass5|Mod0|auto_generated|divider|divider|StageOut[102]~218\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\);

-- Location: LCCOMB_X20_Y27_N22
\pass5|Mod0|auto_generated|divider|divider|StageOut[102]~165\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\);

-- Location: LCCOMB_X21_Y27_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[101]~166\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\);

-- Location: LCCOMB_X20_Y28_N28
\pass5|Mod0|auto_generated|divider|divider|StageOut[101]~219\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\);

-- Location: LCCOMB_X19_Y27_N6
\pass5|Mod0|auto_generated|divider|divider|StageOut[100]~220\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\);

-- Location: LCCOMB_X21_Y27_N24
\pass5|Mod0|auto_generated|divider|divider|StageOut[100]~167\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\);

-- Location: LCCOMB_X20_Y28_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[99]~221\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\);

-- Location: LCCOMB_X21_Y27_N26
\pass5|Mod0|auto_generated|divider|divider|StageOut[99]~168\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\);

-- Location: LCCOMB_X19_Y27_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[98]~222\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\);

-- Location: LCCOMB_X21_Y27_N20
\pass5|Mod0|auto_generated|divider|divider|StageOut[98]~169\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\);

-- Location: LCCOMB_X21_Y27_N22
\pass5|Mod0|auto_generated|divider|divider|StageOut[97]~171\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\);

-- Location: LCCOMB_X19_Y26_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[97]~170\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\);

-- Location: LCCOMB_X19_Y26_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[96]~173\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\pass5|Add2~20_combout\ $ (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ 
-- (\pass5|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \pass5|Add2~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\);

-- Location: LCCOMB_X19_Y26_N20
\pass5|Mod0|auto_generated|divider|divider|StageOut[96]~172\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\pass5|Add2~20_combout\ $ (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ 
-- (\pass5|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \pass5|Add2~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\);

-- Location: LCCOMB_X21_Y27_N0
\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\pass5|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\,
	datad => VCC,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X21_Y27_N2
\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X21_Y27_N4
\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X21_Y27_N6
\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\pass5|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ & (((!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\) # (GND)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(((!\pass5|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X21_Y27_N8
\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X21_Y27_N10
\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X21_Y27_N12
\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X21_Y27_N14
\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X21_Y27_N16
\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X21_Y27_N18
\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X20_Y27_N4
\pass5|Mod0|auto_generated|divider|divider|StageOut[117]~223\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\);

-- Location: LCCOMB_X20_Y27_N8
\pass5|Mod0|auto_generated|divider|divider|StageOut[117]~174\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\);

-- Location: LCCOMB_X20_Y27_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[116]~224\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\);

-- Location: LCCOMB_X20_Y27_N18
\pass5|Mod0|auto_generated|divider|divider|StageOut[116]~175\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\);

-- Location: LCCOMB_X20_Y27_N24
\pass5|Mod0|auto_generated|divider|divider|StageOut[115]~225\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\);

-- Location: LCCOMB_X21_Y26_N8
\pass5|Mod0|auto_generated|divider|divider|StageOut[115]~176\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\);

-- Location: LCCOMB_X20_Y28_N16
\pass5|Mod0|auto_generated|divider|divider|StageOut[114]~226\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\);

-- Location: LCCOMB_X21_Y26_N10
\pass5|Mod0|auto_generated|divider|divider|StageOut[114]~177\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\);

-- Location: LCCOMB_X19_Y27_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[113]~227\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\);

-- Location: LCCOMB_X21_Y26_N28
\pass5|Mod0|auto_generated|divider|divider|StageOut[113]~178\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\);

-- Location: LCCOMB_X21_Y26_N6
\pass5|Mod0|auto_generated|divider|divider|StageOut[112]~228\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\);

-- Location: LCCOMB_X21_Y26_N22
\pass5|Mod0|auto_generated|divider|divider|StageOut[112]~179\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\);

-- Location: LCCOMB_X19_Y27_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[111]~229\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\);

-- Location: LCCOMB_X21_Y26_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[111]~180\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\);

-- Location: LCCOMB_X19_Y26_N18
\pass5|Mod0|auto_generated|divider|divider|StageOut[110]~246\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\);

-- Location: LCCOMB_X21_Y26_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[110]~181\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\);

-- Location: LCCOMB_X19_Y26_N8
\pass5|Mod0|auto_generated|divider|divider|StageOut[109]~182\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\pass5|Add2~20_combout\ $ (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ $ 
-- (\pass5|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	datac => \pass5|Add2~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\);

-- Location: LCCOMB_X19_Y25_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[109]~183\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\);

-- Location: LCCOMB_X19_Y25_N28
\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ = \pass5|Add2~2_combout\ $ (((\pass5|Add2~20_combout\ & ((\pass5|Add2~0_combout\) # (\pass5|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~0_combout\,
	datab => \pass5|Add2~20_combout\,
	datac => \pass5|Add2~2_combout\,
	datad => \pass5|Add1~0_combout\,
	combout => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\);

-- Location: LCCOMB_X19_Y25_N8
\pass5|Mod0|auto_generated|divider|divider|StageOut[108]~185\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\);

-- Location: LCCOMB_X19_Y25_N22
\pass5|Mod0|auto_generated|divider|divider|StageOut[108]~184\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\);

-- Location: LCCOMB_X20_Y26_N4
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\pass5|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\,
	datad => VCC,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X20_Y26_N6
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X20_Y26_N8
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X20_Y26_N10
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\pass5|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ & (((!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\) # (GND)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY(((!\pass5|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X20_Y26_N12
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X20_Y26_N14
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X20_Y26_N16
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X20_Y26_N18
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X20_Y26_N20
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\))))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\) # (GND))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X20_Y26_N22
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X20_Y26_N24
\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X20_Y26_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[130]~186\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\);

-- Location: LCCOMB_X20_Y27_N26
\pass5|Mod0|auto_generated|divider|divider|StageOut[130]~230\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\);

-- Location: LCCOMB_X20_Y27_N20
\pass5|Mod0|auto_generated|divider|divider|StageOut[129]~231\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\);

-- Location: LCCOMB_X20_Y26_N26
\pass5|Mod0|auto_generated|divider|divider|StageOut[129]~187\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\);

-- Location: LCCOMB_X20_Y26_N2
\pass5|Mod0|auto_generated|divider|divider|StageOut[128]~188\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\);

-- Location: LCCOMB_X21_Y26_N24
\pass5|Mod0|auto_generated|divider|divider|StageOut[128]~232\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\);

-- Location: LCCOMB_X20_Y26_N28
\pass5|Mod0|auto_generated|divider|divider|StageOut[127]~189\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\);

-- Location: LCCOMB_X21_Y26_N26
\pass5|Mod0|auto_generated|divider|divider|StageOut[127]~233\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\);

-- Location: LCCOMB_X20_Y27_N28
\pass5|Mod0|auto_generated|divider|divider|StageOut[126]~190\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\);

-- Location: LCCOMB_X21_Y26_N20
\pass5|Mod0|auto_generated|divider|divider|StageOut[126]~234\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\);

-- Location: LCCOMB_X21_Y26_N12
\pass5|Mod0|auto_generated|divider|divider|StageOut[125]~191\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\);

-- Location: LCCOMB_X21_Y26_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[125]~235\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\);

-- Location: LCCOMB_X20_Y26_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[124]~192\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\);

-- Location: LCCOMB_X21_Y26_N16
\pass5|Mod0|auto_generated|divider|divider|StageOut[124]~236\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\);

-- Location: LCCOMB_X21_Y26_N18
\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\);

-- Location: LCCOMB_X20_Y25_N24
\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~193\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\);

-- Location: LCCOMB_X20_Y25_N26
\pass5|Mod0|auto_generated|divider|divider|StageOut[122]~194\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\);

-- Location: LCCOMB_X19_Y25_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[122]~238\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\);

-- Location: LCCOMB_X19_Y25_N10
\pass5|Mod0|auto_generated|divider|divider|StageOut[121]~195\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ = (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\);

-- Location: LCCOMB_X19_Y25_N12
\pass5|Mod0|auto_generated|divider|divider|StageOut[121]~196\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\);

-- Location: LCCOMB_X19_Y25_N14
\pass5|Mod0|auto_generated|divider|divider|StageOut[120]~197\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\pass5|Add2~0_combout\ $ (((\pass5|Add2~20_combout\ & \pass5|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~0_combout\,
	datab => \pass5|Add2~20_combout\,
	datac => \pass5|Add1~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\);

-- Location: LCCOMB_X19_Y25_N16
\pass5|Mod0|auto_generated|divider|divider|StageOut[120]~198\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\ = (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\pass5|Add2~0_combout\ $ (((\pass5|Add2~20_combout\ & \pass5|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~0_combout\,
	datab => \pass5|Add2~20_combout\,
	datac => \pass5|Add1~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\);

-- Location: LCCOMB_X20_Y25_N0
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\pass5|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\,
	datad => VCC,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X20_Y25_N2
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ & 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\)))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X20_Y25_N4
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\pass5|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\pass5|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\) # 
-- (\pass5|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X20_Y25_N6
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ & (((!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\) # (GND)))))
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY(((!\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\)) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X20_Y25_N8
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X20_Y25_N10
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\);

-- Location: LCCOMB_X20_Y25_N12
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\);

-- Location: LCCOMB_X20_Y25_N14
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\);

-- Location: LCCOMB_X20_Y25_N16
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\);

-- Location: LCCOMB_X20_Y25_N18
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\);

-- Location: LCCOMB_X20_Y25_N20
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\,
	cout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\);

-- Location: LCCOMB_X20_Y25_N22
\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X19_Y25_N26
\pass5|Mod0|auto_generated|divider|divider|StageOut[133]~202\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\pass5|Add2~0_combout\ $ (((\pass5|Add2~20_combout\ & \pass5|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~0_combout\,
	datab => \pass5|Add2~20_combout\,
	datac => \pass5|Add1~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\);

-- Location: LCCOMB_X21_Y25_N18
\pass5|Mod0|auto_generated|divider|divider|StageOut[133]~203\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\);

-- Location: LCCOMB_X21_Y25_N12
\pass5|Mod0|auto_generated|divider|divider|StageOut[132]~200\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\ = (\pass5|Add1~0_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add1~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\);

-- Location: LCCOMB_X21_Y25_N0
\pass5|Mod0|auto_generated|divider|divider|StageOut[132]~199\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\ = (\pass5|Add1~0_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add1~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\);

-- Location: LCCOMB_X21_Y25_N2
\pass5|Mod0|auto_generated|divider|op_2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\pass5|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\)))
-- \pass5|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\,
	datad => VCC,
	combout => \pass5|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \pass5|Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X21_Y25_N4
\pass5|Mod0|auto_generated|divider|op_2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|op_2~2_combout\ = (\pass5|Mod0|auto_generated|divider|op_2~1\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\)))) # 
-- (!\pass5|Mod0|auto_generated|divider|op_2~1\ & (((!\pass5|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\)) # (GND)))
-- \pass5|Mod0|auto_generated|divider|op_2~3\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\) # (!\pass5|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|op_2~1\,
	combout => \pass5|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \pass5|Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X21_Y25_N30
\pass5|Mod0|auto_generated|divider|remainder[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\ = (\pass5|Add2~20_combout\ & (((\pass5|Mod0|auto_generated|divider|op_2~2_combout\)))) # (!\pass5|Add2~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\,
	datac => \pass5|Mod0|auto_generated|divider|op_2~2_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\,
	combout => \pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\);

-- Location: LCCOMB_X22_Y25_N20
\pass5|signal_rotor.raddr_a[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor.raddr_a[1]~1_combout\ = \pass5|signal_sortie~1_combout\ $ (\pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|signal_sortie~1_combout\,
	datad => \pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	combout => \pass5|signal_rotor.raddr_a[1]~1_combout\);

-- Location: LCCOMB_X20_Y25_N28
\pass5|signal_rotor.raddr_a[4]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor.raddr_a[4]~3_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (((!\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ & 
-- !\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\)))) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\,
	combout => \pass5|signal_rotor.raddr_a[4]~3_combout\);

-- Location: LCCOMB_X19_Y25_N24
\pass5|Mod0|auto_generated|divider|divider|StageOut[135]~239\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\);

-- Location: LCCOMB_X21_Y25_N24
\pass5|Mod0|auto_generated|divider|divider|StageOut[135]~204\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\);

-- Location: LCCOMB_X19_Y25_N18
\pass5|Mod0|auto_generated|divider|divider|StageOut[134]~247\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\)) # (!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\);

-- Location: LCCOMB_X21_Y25_N16
\pass5|Mod0|auto_generated|divider|divider|StageOut[134]~201\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\);

-- Location: LCCOMB_X21_Y25_N6
\pass5|Mod0|auto_generated|divider|op_2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|op_2~4_combout\ = (\pass5|Mod0|auto_generated|divider|op_2~3\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\ & VCC))) # 
-- (!\pass5|Mod0|auto_generated|divider|op_2~3\ & ((((!\pass5|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\)))))
-- \pass5|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\pass5|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ & (!\pass5|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\ & !\pass5|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|op_2~3\,
	combout => \pass5|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \pass5|Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X21_Y25_N8
\pass5|Mod0|auto_generated|divider|op_2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|op_2~6_combout\ = (\pass5|Mod0|auto_generated|divider|op_2~5\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\)))) # 
-- (!\pass5|Mod0|auto_generated|divider|op_2~5\ & (((!\pass5|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\ & !\pass5|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\)) # (GND)))
-- \pass5|Mod0|auto_generated|divider|op_2~7\ = CARRY((\pass5|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\) # ((\pass5|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\) # (!\pass5|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\,
	datad => VCC,
	cin => \pass5|Mod0|auto_generated|divider|op_2~5\,
	combout => \pass5|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \pass5|Mod0|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X21_Y25_N26
\pass5|Mod0|auto_generated|divider|remainder[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|remainder[3]~3_combout\ = (\pass5|Add2~20_combout\ & (((\pass5|Mod0|auto_generated|divider|op_2~6_combout\)))) # (!\pass5|Add2~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\,
	datac => \pass5|Mod0|auto_generated|divider|op_2~6_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\,
	combout => \pass5|Mod0|auto_generated|divider|remainder[3]~3_combout\);

-- Location: LCCOMB_X21_Y25_N20
\pass5|Mod0|auto_generated|divider|remainder[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\ = (\pass5|Add2~20_combout\ & (((\pass5|Mod0|auto_generated|divider|op_2~4_combout\)))) # (!\pass5|Add2~20_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\) # 
-- ((\pass5|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\,
	datad => \pass5|Mod0|auto_generated|divider|op_2~4_combout\,
	combout => \pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\);

-- Location: LCCOMB_X22_Y25_N8
\pass5|signal_rotor.raddr_a[4]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor.raddr_a[4]~4_combout\ = (\pass5|signal_sortie~1_combout\ & (!\pass5|Mod0|auto_generated|divider|remainder[3]~3_combout\ & ((!\pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|signal_sortie~1_combout\,
	datab => \pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datac => \pass5|Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datad => \pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	combout => \pass5|signal_rotor.raddr_a[4]~4_combout\);

-- Location: LCCOMB_X20_Y25_N30
\pass5|Mod0|auto_generated|divider|divider|StageOut[136]~240\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\) # 
-- ((!\pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\);

-- Location: LCCOMB_X21_Y25_N28
\pass5|Mod0|auto_generated|divider|divider|StageOut[136]~205\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\ = (\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass5|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\);

-- Location: LCCOMB_X21_Y25_N10
\pass5|Mod0|auto_generated|divider|op_2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|op_2~8_combout\ = \pass5|Mod0|auto_generated|divider|op_2~7\ $ (((\pass5|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\) # (\pass5|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\,
	datad => \pass5|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\,
	cin => \pass5|Mod0|auto_generated|divider|op_2~7\,
	combout => \pass5|Mod0|auto_generated|divider|op_2~8_combout\);

-- Location: LCCOMB_X22_Y25_N18
\pass5|signal_rotor.raddr_a[4]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor.raddr_a[4]~5_combout\ = \pass5|signal_rotor.raddr_a[4]~4_combout\ $ (((\pass5|Add2~20_combout\ & ((\pass5|Mod0|auto_generated|divider|op_2~8_combout\))) # (!\pass5|Add2~20_combout\ & (!\pass5|signal_rotor.raddr_a[4]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101111100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|signal_rotor.raddr_a[4]~3_combout\,
	datac => \pass5|signal_rotor.raddr_a[4]~4_combout\,
	datad => \pass5|Mod0|auto_generated|divider|op_2~8_combout\,
	combout => \pass5|signal_rotor.raddr_a[4]~5_combout\);

-- Location: LCCOMB_X22_Y25_N14
\pass5|signal_rotor.raddr_a[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor.raddr_a[2]~2_combout\ = \pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\ $ (((\pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\ & \pass5|signal_sortie~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datac => \pass5|signal_sortie~1_combout\,
	datad => \pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	combout => \pass5|signal_rotor.raddr_a[2]~2_combout\);

-- Location: LCCOMB_X22_Y25_N2
\pass5|signal_rotor.raddr_a[3]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor.raddr_a[3]~0_combout\ = \pass5|Mod0|auto_generated|divider|remainder[3]~3_combout\ $ (((\pass5|signal_sortie~1_combout\ & ((!\pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\) # 
-- (!\pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|signal_sortie~1_combout\,
	datab => \pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datac => \pass5|Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datad => \pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	combout => \pass5|signal_rotor.raddr_a[3]~0_combout\);

-- Location: LCCOMB_X22_Y25_N26
\pass5|signal_rotor~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~10_combout\ = (\pass5|signal_rotor.raddr_a[4]~5_combout\ & (\pass5|signal_rotor.raddr_a[3]~0_combout\ & ((\pass5|signal_rotor.raddr_a[1]~1_combout\) # (\pass5|signal_rotor.raddr_a[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|signal_rotor.raddr_a[1]~1_combout\,
	datab => \pass5|signal_rotor.raddr_a[4]~5_combout\,
	datac => \pass5|signal_rotor.raddr_a[2]~2_combout\,
	datad => \pass5|signal_rotor.raddr_a[3]~0_combout\,
	combout => \pass5|signal_rotor~10_combout\);

-- Location: LCCOMB_X22_Y25_N10
\pass5|signal_rotor~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~14_combout\ = (\pass5|signal_rotor.raddr_a[4]~5_combout\ & (((!\pass5|signal_rotor.raddr_a[1]~1_combout\ & !\pass5|signal_rotor.raddr_a[2]~2_combout\)) # (!\pass5|signal_rotor.raddr_a[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|signal_rotor.raddr_a[1]~1_combout\,
	datab => \pass5|signal_rotor.raddr_a[4]~5_combout\,
	datac => \pass5|signal_rotor.raddr_a[2]~2_combout\,
	datad => \pass5|signal_rotor.raddr_a[3]~0_combout\,
	combout => \pass5|signal_rotor~14_combout\);

-- Location: LCCOMB_X21_Y25_N14
\pass5|Mod0|auto_generated|divider|remainder[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\ = (\pass5|Add2~20_combout\ & ((\pass5|Mod0|auto_generated|divider|op_2~0_combout\))) # (!\pass5|Add2~20_combout\ & (\pass5|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add1~0_combout\,
	datab => \pass5|Mod0|auto_generated|divider|op_2~0_combout\,
	datad => \pass5|Add2~20_combout\,
	combout => \pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\);

-- Location: LCCOMB_X22_Y25_N0
\pass5|signal_rotor~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~6_combout\ = (\pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\ & (\pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\ & (\pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\ $ (\pass5|signal_sortie~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datac => \pass5|signal_sortie~1_combout\,
	datad => \pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	combout => \pass5|signal_rotor~6_combout\);

-- Location: LCCOMB_X22_Y25_N28
\pass5|signal_rotor~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~15_combout\ = (\pass5|signal_rotor~14_combout\) # ((\pass5|signal_rotor~6_combout\ & (!\pass5|signal_rotor.raddr_a[4]~5_combout\ & \pass5|signal_rotor.raddr_a[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|signal_rotor~14_combout\,
	datab => \pass5|signal_rotor~6_combout\,
	datac => \pass5|signal_rotor.raddr_a[4]~5_combout\,
	datad => \pass5|signal_rotor.raddr_a[3]~0_combout\,
	combout => \pass5|signal_rotor~15_combout\);

-- Location: LCCOMB_X22_Y25_N12
\pass5|signal_rotor~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~7_combout\ = (\pass5|signal_rotor.raddr_a[1]~1_combout\ & ((\pass5|signal_rotor.raddr_a[4]~5_combout\) # ((\pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\ & \pass5|signal_rotor.raddr_a[2]~2_combout\)))) # 
-- (!\pass5|signal_rotor.raddr_a[1]~1_combout\ & (((\pass5|signal_rotor.raddr_a[2]~2_combout\ & \pass5|signal_rotor.raddr_a[4]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \pass5|signal_rotor.raddr_a[1]~1_combout\,
	datac => \pass5|signal_rotor.raddr_a[2]~2_combout\,
	datad => \pass5|signal_rotor.raddr_a[4]~5_combout\,
	combout => \pass5|signal_rotor~7_combout\);

-- Location: LCCOMB_X22_Y25_N22
\pass5|signal_rotor~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~8_combout\ = (\pass5|signal_rotor.raddr_a[3]~0_combout\ & (!\pass5|signal_rotor~7_combout\)) # (!\pass5|signal_rotor.raddr_a[3]~0_combout\ & ((\pass5|signal_rotor~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|signal_rotor~7_combout\,
	datab => \pass5|signal_rotor~6_combout\,
	datad => \pass5|signal_rotor.raddr_a[3]~0_combout\,
	combout => \pass5|signal_rotor~8_combout\);

-- Location: LCCOMB_X22_Y25_N30
\pass5|signal_rotor~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~17_combout\ = \pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\ $ (((\pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\ & ((\pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\) # 
-- (\pass5|signal_sortie~1_combout\))) # (!\pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\ & (\pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\ & \pass5|signal_sortie~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001011111101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \pass5|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datac => \pass5|signal_sortie~1_combout\,
	datad => \pass5|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	combout => \pass5|signal_rotor~17_combout\);

-- Location: LCCOMB_X22_Y25_N24
\pass5|signal_rotor~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~9_combout\ = (\pass5|signal_rotor~17_combout\ & ((!\pass5|signal_rotor.raddr_a[3]~0_combout\) # (!\pass5|signal_rotor.raddr_a[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass5|signal_rotor.raddr_a[4]~5_combout\,
	datac => \pass5|signal_rotor~17_combout\,
	datad => \pass5|signal_rotor.raddr_a[3]~0_combout\,
	combout => \pass5|signal_rotor~9_combout\);

-- Location: LCCOMB_X22_Y25_N6
\pass5|signal_rotor~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~12_combout\ = (\pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\ & (!\pass5|signal_rotor.raddr_a[1]~1_combout\ & ((!\pass5|signal_rotor.raddr_a[3]~0_combout\) # (!\pass5|signal_rotor.raddr_a[2]~2_combout\)))) # 
-- (!\pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\ & (\pass5|signal_rotor.raddr_a[1]~1_combout\ & ((!\pass5|signal_rotor.raddr_a[3]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datab => \pass5|signal_rotor.raddr_a[1]~1_combout\,
	datac => \pass5|signal_rotor.raddr_a[2]~2_combout\,
	datad => \pass5|signal_rotor.raddr_a[3]~0_combout\,
	combout => \pass5|signal_rotor~12_combout\);

-- Location: LCCOMB_X22_Y25_N16
\pass5|signal_rotor~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~13_combout\ = (\pass5|signal_rotor.raddr_a[4]~5_combout\ & (\pass5|signal_rotor~12_combout\)) # (!\pass5|signal_rotor.raddr_a[4]~5_combout\ & ((\pass5|signal_rotor.raddr_a[1]~1_combout\ $ 
-- (\pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|signal_rotor~12_combout\,
	datab => \pass5|signal_rotor.raddr_a[1]~1_combout\,
	datac => \pass5|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datad => \pass5|signal_rotor.raddr_a[4]~5_combout\,
	combout => \pass5|signal_rotor~13_combout\);

-- Location: LCCOMB_X22_Y25_N4
\pass5|signal_rotor~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~11_combout\ = (\pass5|signal_rotor.raddr_a[4]~5_combout\ & (\pass5|signal_rotor.raddr_a[3]~0_combout\ & ((\pass5|signal_rotor.raddr_a[1]~1_combout\) # (\pass5|signal_rotor.raddr_a[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|signal_rotor.raddr_a[1]~1_combout\,
	datab => \pass5|signal_rotor.raddr_a[4]~5_combout\,
	datac => \pass5|signal_rotor.raddr_a[2]~2_combout\,
	datad => \pass5|signal_rotor.raddr_a[3]~0_combout\,
	combout => \pass5|signal_rotor~11_combout\);

-- Location: LCCOMB_X21_Y25_N22
\pass5|signal_rotor~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass5|signal_rotor~16_combout\ = (\pass5|signal_rotor~11_combout\) # ((\pass5|Add2~20_combout\ & (\pass5|Mod0|auto_generated|divider|op_2~0_combout\)) # (!\pass5|Add2~20_combout\ & ((\pass5|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|Add2~20_combout\,
	datab => \pass5|Mod0|auto_generated|divider|op_2~0_combout\,
	datac => \pass5|Add1~0_combout\,
	datad => \pass5|signal_rotor~11_combout\,
	combout => \pass5|signal_rotor~16_combout\);

-- Location: LCCOMB_X14_Y25_N14
\pass6|Add0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add0~0_combout\ = (((\pass5|test_bit~1_combout\ & !\pass5|signal_rotor~16_combout\)))
-- \pass6|Add0~1\ = CARRY((\pass5|test_bit~1_combout\ & !\pass5|signal_rotor~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|test_bit~1_combout\,
	datab => \pass5|signal_rotor~16_combout\,
	datad => VCC,
	combout => \pass6|Add0~0_combout\,
	cout => \pass6|Add0~1\);

-- Location: LCCOMB_X14_Y25_N16
\pass6|Add0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add0~2_combout\ = (\pass5|test_bit~1_combout\ & ((\pass5|signal_rotor~13_combout\ & (\pass6|Add0~1\ & VCC)) # (!\pass5|signal_rotor~13_combout\ & (!\pass6|Add0~1\)))) # (!\pass5|test_bit~1_combout\ & (((!\pass6|Add0~1\))))
-- \pass6|Add0~3\ = CARRY((!\pass6|Add0~1\ & ((!\pass5|signal_rotor~13_combout\) # (!\pass5|test_bit~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|test_bit~1_combout\,
	datab => \pass5|signal_rotor~13_combout\,
	datad => VCC,
	cin => \pass6|Add0~1\,
	combout => \pass6|Add0~2_combout\,
	cout => \pass6|Add0~3\);

-- Location: LCCOMB_X14_Y25_N18
\pass6|Add0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add0~4_combout\ = (\pass6|Add0~3\ & ((((\pass5|test_bit~1_combout\ & \pass5|signal_rotor~9_combout\))))) # (!\pass6|Add0~3\ & (((\pass5|test_bit~1_combout\ & \pass5|signal_rotor~9_combout\)) # (GND)))
-- \pass6|Add0~5\ = CARRY(((\pass5|test_bit~1_combout\ & \pass5|signal_rotor~9_combout\)) # (!\pass6|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|test_bit~1_combout\,
	datab => \pass5|signal_rotor~9_combout\,
	datad => VCC,
	cin => \pass6|Add0~3\,
	combout => \pass6|Add0~4_combout\,
	cout => \pass6|Add0~5\);

-- Location: LCCOMB_X14_Y25_N20
\pass6|Add0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add0~6_combout\ = (\pass5|test_bit~1_combout\ & ((\pass5|signal_rotor~8_combout\ & (\pass6|Add0~5\ & VCC)) # (!\pass5|signal_rotor~8_combout\ & (!\pass6|Add0~5\)))) # (!\pass5|test_bit~1_combout\ & (((!\pass6|Add0~5\))))
-- \pass6|Add0~7\ = CARRY((!\pass6|Add0~5\ & ((!\pass5|signal_rotor~8_combout\) # (!\pass5|test_bit~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|test_bit~1_combout\,
	datab => \pass5|signal_rotor~8_combout\,
	datad => VCC,
	cin => \pass6|Add0~5\,
	combout => \pass6|Add0~6_combout\,
	cout => \pass6|Add0~7\);

-- Location: LCCOMB_X14_Y25_N22
\pass6|Add0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add0~8_combout\ = (\pass6|Add0~7\ & ((((\pass5|test_bit~1_combout\ & \pass5|signal_rotor~15_combout\))))) # (!\pass6|Add0~7\ & (((\pass5|test_bit~1_combout\ & \pass5|signal_rotor~15_combout\)) # (GND)))
-- \pass6|Add0~9\ = CARRY(((\pass5|test_bit~1_combout\ & \pass5|signal_rotor~15_combout\)) # (!\pass6|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|test_bit~1_combout\,
	datab => \pass5|signal_rotor~15_combout\,
	datad => VCC,
	cin => \pass6|Add0~7\,
	combout => \pass6|Add0~8_combout\,
	cout => \pass6|Add0~9\);

-- Location: LCCOMB_X14_Y25_N24
\pass6|Add0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add0~10_combout\ = !\pass6|Add0~9\
-- \pass6|Add0~11\ = CARRY(!\pass6|Add0~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass6|Add0~9\,
	combout => \pass6|Add0~10_combout\,
	cout => \pass6|Add0~11\);

-- Location: LCCOMB_X14_Y25_N26
\pass6|Add0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add0~12_combout\ = (\pass6|Add0~11\ & (\pass5|test_bit~1_combout\ & (!\pass5|signal_rotor~10_combout\ & VCC))) # (!\pass6|Add0~11\ & ((((\pass5|test_bit~1_combout\ & !\pass5|signal_rotor~10_combout\)))))
-- \pass6|Add0~13\ = CARRY((\pass5|test_bit~1_combout\ & (!\pass5|signal_rotor~10_combout\ & !\pass6|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|test_bit~1_combout\,
	datab => \pass5|signal_rotor~10_combout\,
	datad => VCC,
	cin => \pass6|Add0~11\,
	combout => \pass6|Add0~12_combout\,
	cout => \pass6|Add0~13\);

-- Location: LCCOMB_X14_Y25_N28
\pass6|Add0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add0~14_combout\ = !\pass6|Add0~13\
-- \pass6|Add0~15\ = CARRY(!\pass6|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass6|Add0~13\,
	combout => \pass6|Add0~14_combout\,
	cout => \pass6|Add0~15\);

-- Location: LCCOMB_X14_Y25_N30
\pass6|Add0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add0~16_combout\ = !\pass6|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass6|Add0~15\,
	combout => \pass6|Add0~16_combout\);

-- Location: LCCOMB_X13_Y25_N2
\pass6|Add1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~0_combout\ = (\position_rotor2[0]~input_o\ & (\pass6|Add0~0_combout\ $ (VCC))) # (!\position_rotor2[0]~input_o\ & ((\pass6|Add0~0_combout\) # (GND)))
-- \pass6|Add1~1\ = CARRY((\pass6|Add0~0_combout\) # (!\position_rotor2[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor2[0]~input_o\,
	datab => \pass6|Add0~0_combout\,
	datad => VCC,
	combout => \pass6|Add1~0_combout\,
	cout => \pass6|Add1~1\);

-- Location: LCCOMB_X13_Y25_N4
\pass6|Add1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~2_combout\ = (\position_rotor2[1]~input_o\ & ((\pass6|Add0~2_combout\ & (!\pass6|Add1~1\)) # (!\pass6|Add0~2_combout\ & ((\pass6|Add1~1\) # (GND))))) # (!\position_rotor2[1]~input_o\ & ((\pass6|Add0~2_combout\ & (\pass6|Add1~1\ & VCC)) # 
-- (!\pass6|Add0~2_combout\ & (!\pass6|Add1~1\))))
-- \pass6|Add1~3\ = CARRY((\position_rotor2[1]~input_o\ & ((!\pass6|Add1~1\) # (!\pass6|Add0~2_combout\))) # (!\position_rotor2[1]~input_o\ & (!\pass6|Add0~2_combout\ & !\pass6|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor2[1]~input_o\,
	datab => \pass6|Add0~2_combout\,
	datad => VCC,
	cin => \pass6|Add1~1\,
	combout => \pass6|Add1~2_combout\,
	cout => \pass6|Add1~3\);

-- Location: LCCOMB_X13_Y25_N6
\pass6|Add1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~4_combout\ = ((\position_rotor2[2]~input_o\ $ (\pass6|Add0~4_combout\ $ (\pass6|Add1~3\)))) # (GND)
-- \pass6|Add1~5\ = CARRY((\position_rotor2[2]~input_o\ & (\pass6|Add0~4_combout\ & !\pass6|Add1~3\)) # (!\position_rotor2[2]~input_o\ & ((\pass6|Add0~4_combout\) # (!\pass6|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor2[2]~input_o\,
	datab => \pass6|Add0~4_combout\,
	datad => VCC,
	cin => \pass6|Add1~3\,
	combout => \pass6|Add1~4_combout\,
	cout => \pass6|Add1~5\);

-- Location: LCCOMB_X13_Y25_N8
\pass6|Add1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~6_combout\ = (\pass6|Add0~6_combout\ & ((\position_rotor2[3]~input_o\ & (!\pass6|Add1~5\)) # (!\position_rotor2[3]~input_o\ & (\pass6|Add1~5\ & VCC)))) # (!\pass6|Add0~6_combout\ & ((\position_rotor2[3]~input_o\ & ((\pass6|Add1~5\) # (GND))) # 
-- (!\position_rotor2[3]~input_o\ & (!\pass6|Add1~5\))))
-- \pass6|Add1~7\ = CARRY((\pass6|Add0~6_combout\ & (\position_rotor2[3]~input_o\ & !\pass6|Add1~5\)) # (!\pass6|Add0~6_combout\ & ((\position_rotor2[3]~input_o\) # (!\pass6|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add0~6_combout\,
	datab => \position_rotor2[3]~input_o\,
	datad => VCC,
	cin => \pass6|Add1~5\,
	combout => \pass6|Add1~6_combout\,
	cout => \pass6|Add1~7\);

-- Location: LCCOMB_X13_Y25_N10
\pass6|Add1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~8_combout\ = ((\position_rotor2[4]~input_o\ $ (\pass6|Add0~8_combout\ $ (\pass6|Add1~7\)))) # (GND)
-- \pass6|Add1~9\ = CARRY((\position_rotor2[4]~input_o\ & (\pass6|Add0~8_combout\ & !\pass6|Add1~7\)) # (!\position_rotor2[4]~input_o\ & ((\pass6|Add0~8_combout\) # (!\pass6|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor2[4]~input_o\,
	datab => \pass6|Add0~8_combout\,
	datad => VCC,
	cin => \pass6|Add1~7\,
	combout => \pass6|Add1~8_combout\,
	cout => \pass6|Add1~9\);

-- Location: LCCOMB_X13_Y25_N12
\pass6|Add1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~10_combout\ = (\pass6|Add0~10_combout\ & (\pass6|Add1~9\ & VCC)) # (!\pass6|Add0~10_combout\ & (!\pass6|Add1~9\))
-- \pass6|Add1~11\ = CARRY((!\pass6|Add0~10_combout\ & !\pass6|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add0~10_combout\,
	datad => VCC,
	cin => \pass6|Add1~9\,
	combout => \pass6|Add1~10_combout\,
	cout => \pass6|Add1~11\);

-- Location: LCCOMB_X13_Y25_N14
\pass6|Add1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~12_combout\ = (\pass6|Add0~12_combout\ & ((GND) # (!\pass6|Add1~11\))) # (!\pass6|Add0~12_combout\ & (\pass6|Add1~11\ $ (GND)))
-- \pass6|Add1~13\ = CARRY((\pass6|Add0~12_combout\) # (!\pass6|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add0~12_combout\,
	datad => VCC,
	cin => \pass6|Add1~11\,
	combout => \pass6|Add1~12_combout\,
	cout => \pass6|Add1~13\);

-- Location: LCCOMB_X13_Y25_N16
\pass6|Add1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~14_combout\ = (\pass6|Add0~14_combout\ & (\pass6|Add1~13\ & VCC)) # (!\pass6|Add0~14_combout\ & (!\pass6|Add1~13\))
-- \pass6|Add1~15\ = CARRY((!\pass6|Add0~14_combout\ & !\pass6|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add0~14_combout\,
	datad => VCC,
	cin => \pass6|Add1~13\,
	combout => \pass6|Add1~14_combout\,
	cout => \pass6|Add1~15\);

-- Location: LCCOMB_X13_Y25_N18
\pass6|Add1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~16_combout\ = (\pass6|Add0~16_combout\ & (\pass6|Add1~15\ $ (GND))) # (!\pass6|Add0~16_combout\ & ((GND) # (!\pass6|Add1~15\)))
-- \pass6|Add1~17\ = CARRY((!\pass6|Add1~15\) # (!\pass6|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add0~16_combout\,
	datad => VCC,
	cin => \pass6|Add1~15\,
	combout => \pass6|Add1~16_combout\,
	cout => \pass6|Add1~17\);

-- Location: LCCOMB_X13_Y25_N20
\pass6|Add1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~18_combout\ = (\pass6|Add0~16_combout\ & (!\pass6|Add1~17\)) # (!\pass6|Add0~16_combout\ & (\pass6|Add1~17\ & VCC))
-- \pass6|Add1~19\ = CARRY((\pass6|Add0~16_combout\ & !\pass6|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add0~16_combout\,
	datad => VCC,
	cin => \pass6|Add1~17\,
	combout => \pass6|Add1~18_combout\,
	cout => \pass6|Add1~19\);

-- Location: LCCOMB_X13_Y25_N22
\pass6|Add1~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add1~20_combout\ = \pass6|Add0~16_combout\ $ (!\pass6|Add1~19\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add0~16_combout\,
	cin => \pass6|Add1~19\,
	combout => \pass6|Add1~20_combout\);

-- Location: LCCOMB_X12_Y25_N8
\pass6|Add2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~0_combout\ = \pass6|Add1~2_combout\ $ (VCC)
-- \pass6|Add2~1\ = CARRY(\pass6|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add1~2_combout\,
	datad => VCC,
	combout => \pass6|Add2~0_combout\,
	cout => \pass6|Add2~1\);

-- Location: LCCOMB_X12_Y25_N10
\pass6|Add2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~2_combout\ = (\pass6|Add1~4_combout\ & (!\pass6|Add2~1\)) # (!\pass6|Add1~4_combout\ & ((\pass6|Add2~1\) # (GND)))
-- \pass6|Add2~3\ = CARRY((!\pass6|Add2~1\) # (!\pass6|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add1~4_combout\,
	datad => VCC,
	cin => \pass6|Add2~1\,
	combout => \pass6|Add2~2_combout\,
	cout => \pass6|Add2~3\);

-- Location: LCCOMB_X12_Y25_N12
\pass6|Add2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~4_combout\ = (\pass6|Add1~6_combout\ & ((GND) # (!\pass6|Add2~3\))) # (!\pass6|Add1~6_combout\ & (\pass6|Add2~3\ $ (GND)))
-- \pass6|Add2~5\ = CARRY((\pass6|Add1~6_combout\) # (!\pass6|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add1~6_combout\,
	datad => VCC,
	cin => \pass6|Add2~3\,
	combout => \pass6|Add2~4_combout\,
	cout => \pass6|Add2~5\);

-- Location: LCCOMB_X12_Y25_N14
\pass6|Add2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~6_combout\ = (\pass6|Add1~8_combout\ & (\pass6|Add2~5\ & VCC)) # (!\pass6|Add1~8_combout\ & (!\pass6|Add2~5\))
-- \pass6|Add2~7\ = CARRY((!\pass6|Add1~8_combout\ & !\pass6|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add1~8_combout\,
	datad => VCC,
	cin => \pass6|Add2~5\,
	combout => \pass6|Add2~6_combout\,
	cout => \pass6|Add2~7\);

-- Location: LCCOMB_X12_Y25_N16
\pass6|Add2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~8_combout\ = (\pass6|Add1~10_combout\ & (\pass6|Add2~7\ $ (GND))) # (!\pass6|Add1~10_combout\ & (!\pass6|Add2~7\ & VCC))
-- \pass6|Add2~9\ = CARRY((\pass6|Add1~10_combout\ & !\pass6|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add1~10_combout\,
	datad => VCC,
	cin => \pass6|Add2~7\,
	combout => \pass6|Add2~8_combout\,
	cout => \pass6|Add2~9\);

-- Location: LCCOMB_X12_Y25_N18
\pass6|Add2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~10_combout\ = (\pass6|Add1~12_combout\ & (!\pass6|Add2~9\)) # (!\pass6|Add1~12_combout\ & ((\pass6|Add2~9\) # (GND)))
-- \pass6|Add2~11\ = CARRY((!\pass6|Add2~9\) # (!\pass6|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add1~12_combout\,
	datad => VCC,
	cin => \pass6|Add2~9\,
	combout => \pass6|Add2~10_combout\,
	cout => \pass6|Add2~11\);

-- Location: LCCOMB_X12_Y25_N20
\pass6|Add2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~12_combout\ = (\pass6|Add1~14_combout\ & (\pass6|Add2~11\ $ (GND))) # (!\pass6|Add1~14_combout\ & (!\pass6|Add2~11\ & VCC))
-- \pass6|Add2~13\ = CARRY((\pass6|Add1~14_combout\ & !\pass6|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add1~14_combout\,
	datad => VCC,
	cin => \pass6|Add2~11\,
	combout => \pass6|Add2~12_combout\,
	cout => \pass6|Add2~13\);

-- Location: LCCOMB_X12_Y25_N22
\pass6|Add2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~14_combout\ = (\pass6|Add1~16_combout\ & (!\pass6|Add2~13\)) # (!\pass6|Add1~16_combout\ & ((\pass6|Add2~13\) # (GND)))
-- \pass6|Add2~15\ = CARRY((!\pass6|Add2~13\) # (!\pass6|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add1~16_combout\,
	datad => VCC,
	cin => \pass6|Add2~13\,
	combout => \pass6|Add2~14_combout\,
	cout => \pass6|Add2~15\);

-- Location: LCCOMB_X12_Y25_N24
\pass6|Add2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~16_combout\ = (\pass6|Add1~18_combout\ & (\pass6|Add2~15\ $ (GND))) # (!\pass6|Add1~18_combout\ & (!\pass6|Add2~15\ & VCC))
-- \pass6|Add2~17\ = CARRY((\pass6|Add1~18_combout\ & !\pass6|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add1~18_combout\,
	datad => VCC,
	cin => \pass6|Add2~15\,
	combout => \pass6|Add2~16_combout\,
	cout => \pass6|Add2~17\);

-- Location: LCCOMB_X12_Y25_N26
\pass6|Add2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~18_combout\ = (\pass6|Add1~20_combout\ & (!\pass6|Add2~17\)) # (!\pass6|Add1~20_combout\ & ((\pass6|Add2~17\) # (GND)))
-- \pass6|Add2~19\ = CARRY((!\pass6|Add2~17\) # (!\pass6|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add1~20_combout\,
	datad => VCC,
	cin => \pass6|Add2~17\,
	combout => \pass6|Add2~18_combout\,
	cout => \pass6|Add2~19\);

-- Location: LCCOMB_X12_Y25_N28
\pass6|Add2~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add2~20_combout\ = \pass6|Add2~19\ $ (!\pass6|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pass6|Add1~20_combout\,
	cin => \pass6|Add2~19\,
	combout => \pass6|Add2~20_combout\);

-- Location: LCCOMB_X15_Y29_N6
\pass6|signal_sortie~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_sortie~0_combout\ = \pass6|Add1~0_combout\ $ (\pass6|Add2~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Add1~0_combout\,
	datad => \pass6|Add2~20_combout\,
	combout => \pass6|signal_sortie~0_combout\);

-- Location: LCCOMB_X11_Y25_N8
\pass6|Add3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~0_combout\ = (\pass6|signal_sortie~0_combout\ & (\pass6|Add2~20_combout\ $ (VCC))) # (!\pass6|signal_sortie~0_combout\ & (\pass6|Add2~20_combout\ & VCC))
-- \pass6|Add3~1\ = CARRY((\pass6|signal_sortie~0_combout\ & \pass6|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_sortie~0_combout\,
	datab => \pass6|Add2~20_combout\,
	datad => VCC,
	combout => \pass6|Add3~0_combout\,
	cout => \pass6|Add3~1\);

-- Location: LCCOMB_X11_Y25_N10
\pass6|Add3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~2_combout\ = (\pass6|Add3~1\ & (\pass6|Add2~0_combout\ $ ((!\pass6|Add2~20_combout\)))) # (!\pass6|Add3~1\ & ((\pass6|Add2~0_combout\ $ (\pass6|Add2~20_combout\)) # (GND)))
-- \pass6|Add3~3\ = CARRY((\pass6|Add2~0_combout\ $ (!\pass6|Add2~20_combout\)) # (!\pass6|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~0_combout\,
	datab => \pass6|Add2~20_combout\,
	datad => VCC,
	cin => \pass6|Add3~1\,
	combout => \pass6|Add3~2_combout\,
	cout => \pass6|Add3~3\);

-- Location: LCCOMB_X11_Y25_N12
\pass6|Add3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~4_combout\ = (\pass6|Add3~3\ & ((\pass6|Add2~2_combout\ $ (\pass6|Add2~20_combout\)))) # (!\pass6|Add3~3\ & (\pass6|Add2~2_combout\ $ (\pass6|Add2~20_combout\ $ (VCC))))
-- \pass6|Add3~5\ = CARRY((!\pass6|Add3~3\ & (\pass6|Add2~2_combout\ $ (\pass6|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~2_combout\,
	datab => \pass6|Add2~20_combout\,
	datad => VCC,
	cin => \pass6|Add3~3\,
	combout => \pass6|Add3~4_combout\,
	cout => \pass6|Add3~5\);

-- Location: LCCOMB_X11_Y25_N14
\pass6|Add3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~6_combout\ = (\pass6|Add3~5\ & (\pass6|Add2~4_combout\ $ ((!\pass6|Add2~20_combout\)))) # (!\pass6|Add3~5\ & ((\pass6|Add2~4_combout\ $ (\pass6|Add2~20_combout\)) # (GND)))
-- \pass6|Add3~7\ = CARRY((\pass6|Add2~4_combout\ $ (!\pass6|Add2~20_combout\)) # (!\pass6|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~4_combout\,
	datab => \pass6|Add2~20_combout\,
	datad => VCC,
	cin => \pass6|Add3~5\,
	combout => \pass6|Add3~6_combout\,
	cout => \pass6|Add3~7\);

-- Location: LCCOMB_X11_Y25_N16
\pass6|Add3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~8_combout\ = (\pass6|Add3~7\ & ((\pass6|Add2~6_combout\ $ (\pass6|Add2~20_combout\)))) # (!\pass6|Add3~7\ & (\pass6|Add2~6_combout\ $ (\pass6|Add2~20_combout\ $ (VCC))))
-- \pass6|Add3~9\ = CARRY((!\pass6|Add3~7\ & (\pass6|Add2~6_combout\ $ (\pass6|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~6_combout\,
	datab => \pass6|Add2~20_combout\,
	datad => VCC,
	cin => \pass6|Add3~7\,
	combout => \pass6|Add3~8_combout\,
	cout => \pass6|Add3~9\);

-- Location: LCCOMB_X11_Y25_N18
\pass6|Add3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~10_combout\ = (\pass6|Add3~9\ & (\pass6|Add2~8_combout\ $ ((!\pass6|Add2~20_combout\)))) # (!\pass6|Add3~9\ & ((\pass6|Add2~8_combout\ $ (\pass6|Add2~20_combout\)) # (GND)))
-- \pass6|Add3~11\ = CARRY((\pass6|Add2~8_combout\ $ (!\pass6|Add2~20_combout\)) # (!\pass6|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~8_combout\,
	datab => \pass6|Add2~20_combout\,
	datad => VCC,
	cin => \pass6|Add3~9\,
	combout => \pass6|Add3~10_combout\,
	cout => \pass6|Add3~11\);

-- Location: LCCOMB_X11_Y25_N20
\pass6|Add3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~12_combout\ = (\pass6|Add3~11\ & ((\pass6|Add2~10_combout\ $ (\pass6|Add2~20_combout\)))) # (!\pass6|Add3~11\ & (\pass6|Add2~10_combout\ $ (\pass6|Add2~20_combout\ $ (VCC))))
-- \pass6|Add3~13\ = CARRY((!\pass6|Add3~11\ & (\pass6|Add2~10_combout\ $ (\pass6|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~10_combout\,
	datab => \pass6|Add2~20_combout\,
	datad => VCC,
	cin => \pass6|Add3~11\,
	combout => \pass6|Add3~12_combout\,
	cout => \pass6|Add3~13\);

-- Location: LCCOMB_X11_Y25_N22
\pass6|Add3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~14_combout\ = (\pass6|Add3~13\ & (\pass6|Add2~12_combout\ $ ((!\pass6|Add2~20_combout\)))) # (!\pass6|Add3~13\ & ((\pass6|Add2~12_combout\ $ (\pass6|Add2~20_combout\)) # (GND)))
-- \pass6|Add3~15\ = CARRY((\pass6|Add2~12_combout\ $ (!\pass6|Add2~20_combout\)) # (!\pass6|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~12_combout\,
	datab => \pass6|Add2~20_combout\,
	datad => VCC,
	cin => \pass6|Add3~13\,
	combout => \pass6|Add3~14_combout\,
	cout => \pass6|Add3~15\);

-- Location: LCCOMB_X11_Y25_N2
\pass6|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Equal0~1_combout\ = (!\pass6|Add3~10_combout\ & (!\pass6|Add3~12_combout\ & (!\pass6|Add3~14_combout\ & \pass6|Add3~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add3~10_combout\,
	datab => \pass6|Add3~12_combout\,
	datac => \pass6|Add3~14_combout\,
	datad => \pass6|Add3~8_combout\,
	combout => \pass6|Equal0~1_combout\);

-- Location: LCCOMB_X11_Y25_N24
\pass6|Add3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~16_combout\ = (\pass6|Add3~15\ & ((\pass6|Add2~14_combout\ $ (\pass6|Add2~20_combout\)))) # (!\pass6|Add3~15\ & (\pass6|Add2~14_combout\ $ (\pass6|Add2~20_combout\ $ (VCC))))
-- \pass6|Add3~17\ = CARRY((!\pass6|Add3~15\ & (\pass6|Add2~14_combout\ $ (\pass6|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~14_combout\,
	datab => \pass6|Add2~20_combout\,
	datad => VCC,
	cin => \pass6|Add3~15\,
	combout => \pass6|Add3~16_combout\,
	cout => \pass6|Add3~17\);

-- Location: LCCOMB_X11_Y25_N26
\pass6|Add3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~18_combout\ = (\pass6|Add3~17\ & (\pass6|Add2~20_combout\ $ ((!\pass6|Add2~16_combout\)))) # (!\pass6|Add3~17\ & ((\pass6|Add2~20_combout\ $ (\pass6|Add2~16_combout\)) # (GND)))
-- \pass6|Add3~19\ = CARRY((\pass6|Add2~20_combout\ $ (!\pass6|Add2~16_combout\)) # (!\pass6|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~20_combout\,
	datab => \pass6|Add2~16_combout\,
	datad => VCC,
	cin => \pass6|Add3~17\,
	combout => \pass6|Add3~18_combout\,
	cout => \pass6|Add3~19\);

-- Location: LCCOMB_X11_Y25_N28
\pass6|Add3~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~20_combout\ = (\pass6|Add3~19\ & ((\pass6|Add2~20_combout\ $ (\pass6|Add2~18_combout\)))) # (!\pass6|Add3~19\ & (\pass6|Add2~20_combout\ $ (\pass6|Add2~18_combout\ $ (VCC))))
-- \pass6|Add3~21\ = CARRY((!\pass6|Add3~19\ & (\pass6|Add2~20_combout\ $ (\pass6|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~20_combout\,
	datab => \pass6|Add2~18_combout\,
	datad => VCC,
	cin => \pass6|Add3~19\,
	combout => \pass6|Add3~20_combout\,
	cout => \pass6|Add3~21\);

-- Location: LCCOMB_X11_Y25_N30
\pass6|Add3~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Add3~22_combout\ = \pass6|Add3~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass6|Add3~21\,
	combout => \pass6|Add3~22_combout\);

-- Location: LCCOMB_X11_Y25_N4
\pass6|Equal0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Equal0~2_combout\ = (!\pass6|Add3~18_combout\ & (!\pass6|Add3~16_combout\ & (!\pass6|Add3~22_combout\ & !\pass6|Add3~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add3~18_combout\,
	datab => \pass6|Add3~16_combout\,
	datac => \pass6|Add3~22_combout\,
	datad => \pass6|Add3~20_combout\,
	combout => \pass6|Equal0~2_combout\);

-- Location: LCCOMB_X11_Y25_N0
\pass6|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Equal0~0_combout\ = (!\pass6|Add3~4_combout\ & (!\pass6|Add3~0_combout\ & (\pass6|Add3~6_combout\ & \pass6|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add3~4_combout\,
	datab => \pass6|Add3~0_combout\,
	datac => \pass6|Add3~6_combout\,
	datad => \pass6|Add3~2_combout\,
	combout => \pass6|Equal0~0_combout\);

-- Location: LCCOMB_X11_Y25_N6
\pass6|signal_sortie~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_sortie~1_combout\ = (\pass6|Add2~20_combout\ & (((!\pass6|Equal0~0_combout\) # (!\pass6|Equal0~2_combout\)) # (!\pass6|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~20_combout\,
	datab => \pass6|Equal0~1_combout\,
	datac => \pass6|Equal0~2_combout\,
	datad => \pass6|Equal0~0_combout\,
	combout => \pass6|signal_sortie~1_combout\);

-- Location: LCCOMB_X12_Y25_N0
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\pass6|Add1~0_combout\ & (!\pass6|Add2~2_combout\ & (!\pass6|Add2~0_combout\ & \pass6|Add2~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add1~0_combout\,
	datab => \pass6|Add2~2_combout\,
	datac => \pass6|Add2~0_combout\,
	datad => \pass6|Add2~20_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X12_Y25_N2
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pass6|Add2~4_combout\ & (!\pass6|Add2~20_combout\ & \pass6|Add2~6_combout\)) # (!\pass6|Add2~4_combout\ & 
-- (\pass6|Add2~20_combout\ & !\pass6|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~4_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Add2~6_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X12_Y25_N4
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass6|Add2~10_combout\ & (!\pass6|Add2~20_combout\ & \pass6|Add2~8_combout\)) # (!\pass6|Add2~10_combout\ & 
-- (\pass6|Add2~20_combout\ & !\pass6|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~10_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \pass6|Add2~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X5_Y25_N0
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass6|Add2~14_combout\ & (\pass6|Add2~12_combout\ & !\pass6|Add2~20_combout\)) # (!\pass6|Add2~14_combout\ & 
-- (!\pass6|Add2~12_combout\ & \pass6|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~14_combout\,
	datab => \pass6|Add2~12_combout\,
	datac => \pass6|Add2~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X5_Y25_N2
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pass6|Add2~16_combout\ & (!\pass6|Add2~20_combout\ & \pass6|Add2~18_combout\)) # (!\pass6|Add2~16_combout\ & 
-- (\pass6|Add2~20_combout\ & !\pass6|Add2~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~16_combout\,
	datab => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datac => \pass6|Add2~20_combout\,
	datad => \pass6|Add2~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X5_Y25_N16
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \pass6|Add2~18_combout\ $ (((\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\pass6|Add2~16_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pass6|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~16_combout\,
	datab => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datac => \pass6|Add2~20_combout\,
	datad => \pass6|Add2~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X12_Y25_N6
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = (\pass6|Add2~12_combout\ & ((\pass6|Add2~14_combout\) # (\pass6|Add2~20_combout\))) # (!\pass6|Add2~12_combout\ & (\pass6|Add2~14_combout\ & \pass6|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add2~12_combout\,
	datac => \pass6|Add2~14_combout\,
	datad => \pass6|Add2~20_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X12_Y25_N30
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ = \pass6|Add2~16_combout\ $ (((\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass6|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datad => \pass6|Add2~16_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\);

-- Location: LCCOMB_X5_Y25_N26
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ = \pass6|Add2~14_combout\ $ (((\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\pass6|Add2~12_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass6|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~14_combout\,
	datab => \pass6|Add2~12_combout\,
	datac => \pass6|Add2~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\);

-- Location: LCCOMB_X6_Y25_N0
\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ $ (VCC)
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datad => VCC,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X6_Y25_N2
\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & (\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # 
-- (!\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X6_Y25_N4
\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & (\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X6_Y25_N6
\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)) # 
-- (!\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\) # (GND)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\) # (!\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X6_Y25_N8
\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X6_Y25_N10
\pass6|Mod0|auto_generated|divider|divider|StageOut[52]~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\);

-- Location: LCCOMB_X5_Y25_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[52]~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\);

-- Location: LCCOMB_X5_Y25_N22
\pass6|Mod0|auto_generated|divider|divider|StageOut[51]~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\);

-- Location: LCCOMB_X5_Y25_N24
\pass6|Mod0|auto_generated|divider|divider|StageOut[51]~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\);

-- Location: LCCOMB_X6_Y25_N30
\pass6|Mod0|auto_generated|divider|divider|StageOut[50]~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\);

-- Location: LCCOMB_X6_Y25_N12
\pass6|Mod0|auto_generated|divider|divider|StageOut[50]~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\);

-- Location: LCCOMB_X5_Y25_N18
\pass6|Mod0|auto_generated|divider|divider|StageOut[49]~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\);

-- Location: LCCOMB_X6_Y25_N16
\pass6|Mod0|auto_generated|divider|divider|StageOut[49]~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\);

-- Location: LCCOMB_X5_Y25_N30
\pass6|Mod0|auto_generated|divider|divider|StageOut[48]~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\pass6|Add2~20_combout\ $ (\pass6|Add2~12_combout\ $ 
-- (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~20_combout\,
	datab => \pass6|Add2~12_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\);

-- Location: LCCOMB_X5_Y25_N20
\pass6|Mod0|auto_generated|divider|divider|StageOut[48]~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\pass6|Add2~20_combout\ $ (\pass6|Add2~12_combout\ $ 
-- (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~20_combout\,
	datab => \pass6|Add2~12_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\);

-- Location: LCCOMB_X5_Y25_N4
\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\pass6|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\,
	datad => VCC,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X5_Y25_N6
\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X5_Y25_N8
\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X5_Y25_N10
\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\pass6|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ & (((!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (GND)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY(((!\pass6|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X5_Y25_N12
\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X5_Y25_N14
\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X6_Y25_N24
\pass6|Mod0|auto_generated|divider|divider|StageOut[65]~241\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\)) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\);

-- Location: LCCOMB_X6_Y25_N18
\pass6|Mod0|auto_generated|divider|divider|StageOut[65]~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\);

-- Location: LCCOMB_X8_Y25_N30
\pass6|Mod0|auto_generated|divider|divider|StageOut[64]~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\);

-- Location: LCCOMB_X6_Y25_N26
\pass6|Mod0|auto_generated|divider|divider|StageOut[64]~242\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\);

-- Location: LCCOMB_X8_Y25_N16
\pass6|Mod0|auto_generated|divider|divider|StageOut[63]~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\);

-- Location: LCCOMB_X6_Y25_N20
\pass6|Mod0|auto_generated|divider|divider|StageOut[63]~243\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\);

-- Location: LCCOMB_X8_Y25_N26
\pass6|Mod0|auto_generated|divider|divider|StageOut[62]~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\);

-- Location: LCCOMB_X6_Y25_N22
\pass6|Mod0|auto_generated|divider|divider|StageOut[62]~244\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\);

-- Location: LCCOMB_X8_Y25_N22
\pass6|Mod0|auto_generated|divider|divider|StageOut[61]~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\);

-- Location: LCCOMB_X8_Y25_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[61]~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass6|Add2~12_combout\ $ (\pass6|Add2~20_combout\ $ 
-- (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~12_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass6|Add2~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\);

-- Location: LCCOMB_X9_Y25_N24
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \pass6|Add2~10_combout\ $ (((\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass6|Add2~8_combout\))) # 
-- (!\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\pass6|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~10_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \pass6|Add2~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X9_Y25_N20
\pass6|Mod0|auto_generated|divider|divider|StageOut[60]~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\);

-- Location: LCCOMB_X9_Y25_N10
\pass6|Mod0|auto_generated|divider|divider|StageOut[60]~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\);

-- Location: LCCOMB_X8_Y25_N0
\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\pass6|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\,
	datad => VCC,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X8_Y25_N2
\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X8_Y25_N4
\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X8_Y25_N6
\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\pass6|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ & (((!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\) # (GND)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(((!\pass6|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X8_Y25_N8
\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X8_Y25_N10
\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X8_Y25_N12
\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X6_Y25_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[78]~206\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\);

-- Location: LCCOMB_X9_Y25_N6
\pass6|Mod0|auto_generated|divider|divider|StageOut[78]~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\);

-- Location: LCCOMB_X8_Y25_N24
\pass6|Mod0|auto_generated|divider|divider|StageOut[77]~207\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\);

-- Location: LCCOMB_X10_Y25_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[77]~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\);

-- Location: LCCOMB_X10_Y25_N26
\pass6|Mod0|auto_generated|divider|divider|StageOut[76]~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\);

-- Location: LCCOMB_X8_Y25_N18
\pass6|Mod0|auto_generated|divider|divider|StageOut[76]~208\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\);

-- Location: LCCOMB_X8_Y25_N20
\pass6|Mod0|auto_generated|divider|divider|StageOut[75]~209\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\);

-- Location: LCCOMB_X10_Y25_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[75]~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\);

-- Location: LCCOMB_X9_Y25_N16
\pass6|Mod0|auto_generated|divider|divider|StageOut[74]~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\);

-- Location: LCCOMB_X8_Y25_N14
\pass6|Mod0|auto_generated|divider|divider|StageOut[74]~210\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\);

-- Location: LCCOMB_X9_Y25_N26
\pass6|Mod0|auto_generated|divider|divider|StageOut[73]~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\);

-- Location: LCCOMB_X9_Y25_N4
\pass6|Mod0|auto_generated|divider|divider|StageOut[73]~150\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\);

-- Location: LCCOMB_X9_Y25_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[72]~152\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass6|Add2~20_combout\ $ (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ 
-- (\pass6|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \pass6|Add2~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\);

-- Location: LCCOMB_X9_Y25_N30
\pass6|Mod0|auto_generated|divider|divider|StageOut[72]~151\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass6|Add2~20_combout\ $ (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ 
-- (\pass6|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \pass6|Add2~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\);

-- Location: LCCOMB_X10_Y25_N6
\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\pass6|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\,
	datad => VCC,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X10_Y25_N8
\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X10_Y25_N10
\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X10_Y25_N12
\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\pass6|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ & (((!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\) # (GND)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY(((!\pass6|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X10_Y25_N14
\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X10_Y25_N16
\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X10_Y25_N18
\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X10_Y25_N20
\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X6_Y25_N14
\pass6|Mod0|auto_generated|divider|divider|StageOut[91]~211\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\);

-- Location: LCCOMB_X9_Y28_N8
\pass6|Mod0|auto_generated|divider|divider|StageOut[91]~153\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\);

-- Location: LCCOMB_X10_Y25_N30
\pass6|Mod0|auto_generated|divider|divider|StageOut[90]~212\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\);

-- Location: LCCOMB_X9_Y28_N2
\pass6|Mod0|auto_generated|divider|divider|StageOut[90]~154\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\);

-- Location: LCCOMB_X9_Y28_N4
\pass6|Mod0|auto_generated|divider|divider|StageOut[89]~155\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\);

-- Location: LCCOMB_X10_Y25_N24
\pass6|Mod0|auto_generated|divider|divider|StageOut[89]~213\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\);

-- Location: LCCOMB_X10_Y25_N2
\pass6|Mod0|auto_generated|divider|divider|StageOut[88]~214\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\);

-- Location: LCCOMB_X10_Y27_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[88]~156\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\);

-- Location: LCCOMB_X9_Y25_N18
\pass6|Mod0|auto_generated|divider|divider|StageOut[87]~157\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\);

-- Location: LCCOMB_X9_Y25_N8
\pass6|Mod0|auto_generated|divider|divider|StageOut[87]~215\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\);

-- Location: LCCOMB_X9_Y28_N30
\pass6|Mod0|auto_generated|divider|divider|StageOut[86]~158\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\);

-- Location: LCCOMB_X9_Y25_N22
\pass6|Mod0|auto_generated|divider|divider|StageOut[86]~245\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\);

-- Location: LCCOMB_X9_Y25_N14
\pass6|Mod0|auto_generated|divider|divider|StageOut[85]~160\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\);

-- Location: LCCOMB_X9_Y25_N12
\pass6|Mod0|auto_generated|divider|divider|StageOut[85]~159\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\pass6|Add2~20_combout\ $ (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ 
-- (\pass6|Add2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~20_combout\,
	datab => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass6|Add2~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\);

-- Location: LCCOMB_X10_Y28_N16
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ = \pass6|Add2~6_combout\ $ (((\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\pass6|Add2~4_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pass6|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~6_combout\,
	datab => \pass6|Add2~4_combout\,
	datac => \pass6|Add2~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\);

-- Location: LCCOMB_X10_Y27_N4
\pass6|Mod0|auto_generated|divider|divider|StageOut[84]~162\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\);

-- Location: LCCOMB_X10_Y27_N26
\pass6|Mod0|auto_generated|divider|divider|StageOut[84]~161\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\);

-- Location: LCCOMB_X9_Y28_N10
\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\pass6|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\,
	datad => VCC,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X9_Y28_N12
\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X9_Y28_N14
\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X9_Y28_N16
\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\pass6|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ & (((!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\) # (GND)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY(((!\pass6|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X9_Y28_N18
\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X9_Y28_N20
\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X9_Y28_N22
\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X9_Y28_N24
\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X9_Y28_N26
\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X9_Y28_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[104]~216\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\);

-- Location: LCCOMB_X12_Y28_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[104]~163\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\);

-- Location: LCCOMB_X10_Y25_N4
\pass6|Mod0|auto_generated|divider|divider|StageOut[103]~217\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\);

-- Location: LCCOMB_X11_Y28_N24
\pass6|Mod0|auto_generated|divider|divider|StageOut[103]~164\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\);

-- Location: LCCOMB_X11_Y28_N22
\pass6|Mod0|auto_generated|divider|divider|StageOut[102]~165\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\);

-- Location: LCCOMB_X9_Y28_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[102]~218\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\);

-- Location: LCCOMB_X10_Y28_N26
\pass6|Mod0|auto_generated|divider|divider|StageOut[101]~166\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\);

-- Location: LCCOMB_X10_Y25_N22
\pass6|Mod0|auto_generated|divider|divider|StageOut[101]~219\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\);

-- Location: LCCOMB_X9_Y25_N2
\pass6|Mod0|auto_generated|divider|divider|StageOut[100]~220\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\);

-- Location: LCCOMB_X11_Y28_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[100]~167\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\);

-- Location: LCCOMB_X11_Y28_N26
\pass6|Mod0|auto_generated|divider|divider|StageOut[99]~168\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\);

-- Location: LCCOMB_X9_Y28_N6
\pass6|Mod0|auto_generated|divider|divider|StageOut[99]~221\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\);

-- Location: LCCOMB_X9_Y25_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[98]~222\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\);

-- Location: LCCOMB_X11_Y28_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[98]~169\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\);

-- Location: LCCOMB_X10_Y28_N12
\pass6|Mod0|auto_generated|divider|divider|StageOut[97]~170\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\);

-- Location: LCCOMB_X10_Y28_N6
\pass6|Mod0|auto_generated|divider|divider|StageOut[97]~171\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\);

-- Location: LCCOMB_X10_Y28_N8
\pass6|Mod0|auto_generated|divider|divider|StageOut[96]~172\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\pass6|Add2~20_combout\ $ (\pass6|Add2~4_combout\ $ 
-- (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~20_combout\,
	datab => \pass6|Add2~4_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\);

-- Location: LCCOMB_X10_Y28_N18
\pass6|Mod0|auto_generated|divider|divider|StageOut[96]~173\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\pass6|Add2~20_combout\ $ (\pass6|Add2~4_combout\ $ 
-- (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~20_combout\,
	datab => \pass6|Add2~4_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\);

-- Location: LCCOMB_X11_Y28_N2
\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\pass6|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\,
	datad => VCC,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X11_Y28_N4
\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X11_Y28_N6
\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X11_Y28_N8
\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\pass6|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ & (((!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\) # (GND)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(((!\pass6|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X11_Y28_N10
\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X11_Y28_N12
\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X11_Y28_N14
\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X11_Y28_N16
\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X11_Y28_N18
\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X11_Y28_N20
\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X12_Y28_N12
\pass6|Mod0|auto_generated|divider|divider|StageOut[117]~223\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\);

-- Location: LCCOMB_X12_Y28_N10
\pass6|Mod0|auto_generated|divider|divider|StageOut[117]~174\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\);

-- Location: LCCOMB_X10_Y28_N4
\pass6|Mod0|auto_generated|divider|divider|StageOut[116]~175\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\);

-- Location: LCCOMB_X10_Y28_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[116]~224\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\);

-- Location: LCCOMB_X11_Y28_N30
\pass6|Mod0|auto_generated|divider|divider|StageOut[115]~225\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\);

-- Location: LCCOMB_X12_Y28_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[115]~176\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\);

-- Location: LCCOMB_X10_Y28_N30
\pass6|Mod0|auto_generated|divider|divider|StageOut[114]~177\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\);

-- Location: LCCOMB_X10_Y28_N14
\pass6|Mod0|auto_generated|divider|divider|StageOut[114]~226\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\);

-- Location: LCCOMB_X12_Y28_N14
\pass6|Mod0|auto_generated|divider|divider|StageOut[113]~178\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\);

-- Location: LCCOMB_X12_Y28_N6
\pass6|Mod0|auto_generated|divider|divider|StageOut[113]~227\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\);

-- Location: LCCOMB_X12_Y28_N16
\pass6|Mod0|auto_generated|divider|divider|StageOut[112]~179\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\);

-- Location: LCCOMB_X12_Y28_N8
\pass6|Mod0|auto_generated|divider|divider|StageOut[112]~228\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\);

-- Location: LCCOMB_X12_Y28_N2
\pass6|Mod0|auto_generated|divider|divider|StageOut[111]~229\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\);

-- Location: LCCOMB_X12_Y28_N26
\pass6|Mod0|auto_generated|divider|divider|StageOut[111]~180\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\);

-- Location: LCCOMB_X10_Y28_N22
\pass6|Mod0|auto_generated|divider|divider|StageOut[110]~246\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\);

-- Location: LCCOMB_X14_Y28_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[110]~181\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\);

-- Location: LCCOMB_X10_Y28_N2
\pass6|Mod0|auto_generated|divider|divider|StageOut[109]~183\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\);

-- Location: LCCOMB_X10_Y28_N24
\pass6|Mod0|auto_generated|divider|divider|StageOut[109]~182\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\pass6|Add2~20_combout\ $ (\pass6|Add2~4_combout\ $ 
-- (\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add2~20_combout\,
	datab => \pass6|Add2~4_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\);

-- Location: LCCOMB_X14_Y28_N18
\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ = \pass6|Add2~2_combout\ $ (((\pass6|Add2~20_combout\ & ((\pass6|Add1~0_combout\) # (\pass6|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add1~0_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Add2~2_combout\,
	datad => \pass6|Add2~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\);

-- Location: LCCOMB_X14_Y28_N20
\pass6|Mod0|auto_generated|divider|divider|StageOut[108]~184\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\);

-- Location: LCCOMB_X14_Y28_N14
\pass6|Mod0|auto_generated|divider|divider|StageOut[108]~185\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\);

-- Location: LCCOMB_X13_Y28_N2
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\pass6|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\,
	datad => VCC,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X13_Y28_N4
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X13_Y28_N6
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X13_Y28_N8
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\pass6|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ & (((!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\) # (GND)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY(((!\pass6|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X13_Y28_N10
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X13_Y28_N12
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X13_Y28_N14
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X13_Y28_N16
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X13_Y28_N18
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\))))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\) # (GND))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X13_Y28_N20
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X13_Y28_N22
\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X13_Y28_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[130]~186\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\);

-- Location: LCCOMB_X12_Y28_N4
\pass6|Mod0|auto_generated|divider|divider|StageOut[130]~230\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\);

-- Location: LCCOMB_X10_Y28_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[129]~231\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\);

-- Location: LCCOMB_X13_Y28_N24
\pass6|Mod0|auto_generated|divider|divider|StageOut[129]~187\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\);

-- Location: LCCOMB_X14_Y28_N16
\pass6|Mod0|auto_generated|divider|divider|StageOut[128]~188\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\);

-- Location: LCCOMB_X12_Y28_N22
\pass6|Mod0|auto_generated|divider|divider|StageOut[128]~232\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\);

-- Location: LCCOMB_X10_Y28_N10
\pass6|Mod0|auto_generated|divider|divider|StageOut[127]~233\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\);

-- Location: LCCOMB_X15_Y28_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[127]~189\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\);

-- Location: LCCOMB_X12_Y28_N24
\pass6|Mod0|auto_generated|divider|divider|StageOut[126]~234\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\);

-- Location: LCCOMB_X13_Y28_N26
\pass6|Mod0|auto_generated|divider|divider|StageOut[126]~190\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\);

-- Location: LCCOMB_X12_Y28_N18
\pass6|Mod0|auto_generated|divider|divider|StageOut[125]~235\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\);

-- Location: LCCOMB_X13_Y28_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[125]~191\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\);

-- Location: LCCOMB_X13_Y28_N30
\pass6|Mod0|auto_generated|divider|divider|StageOut[124]~192\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\);

-- Location: LCCOMB_X12_Y28_N20
\pass6|Mod0|auto_generated|divider|divider|StageOut[124]~236\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\);

-- Location: LCCOMB_X14_Y28_N2
\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\);

-- Location: LCCOMB_X14_Y28_N10
\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~193\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\);

-- Location: LCCOMB_X10_Y28_N20
\pass6|Mod0|auto_generated|divider|divider|StageOut[122]~238\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\);

-- Location: LCCOMB_X15_Y28_N2
\pass6|Mod0|auto_generated|divider|divider|StageOut[122]~194\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\);

-- Location: LCCOMB_X14_Y28_N12
\pass6|Mod0|auto_generated|divider|divider|StageOut[121]~195\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\);

-- Location: LCCOMB_X14_Y28_N22
\pass6|Mod0|auto_generated|divider|divider|StageOut[121]~196\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\);

-- Location: LCCOMB_X14_Y28_N26
\pass6|Mod0|auto_generated|divider|divider|StageOut[120]~198\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\ = (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\pass6|Add2~0_combout\ $ (((\pass6|Add1~0_combout\ & \pass6|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add1~0_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass6|Add2~20_combout\,
	datad => \pass6|Add2~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\);

-- Location: LCCOMB_X14_Y28_N8
\pass6|Mod0|auto_generated|divider|divider|StageOut[120]~197\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\pass6|Add2~0_combout\ $ (((\pass6|Add1~0_combout\ & \pass6|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add1~0_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass6|Add2~20_combout\,
	datad => \pass6|Add2~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\);

-- Location: LCCOMB_X15_Y28_N8
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\pass6|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\,
	datad => VCC,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X15_Y28_N10
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ & 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\)))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X15_Y28_N12
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\pass6|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X15_Y28_N14
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ & (((!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\) # (GND)))))
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY(((!\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\)) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X15_Y28_N16
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X15_Y28_N18
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\);

-- Location: LCCOMB_X15_Y28_N20
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\);

-- Location: LCCOMB_X15_Y28_N22
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\);

-- Location: LCCOMB_X15_Y28_N24
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\);

-- Location: LCCOMB_X15_Y28_N26
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\);

-- Location: LCCOMB_X15_Y28_N28
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\,
	cout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\);

-- Location: LCCOMB_X15_Y28_N30
\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X14_Y28_N24
\pass6|Mod0|auto_generated|divider|divider|StageOut[133]~202\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\pass6|Add2~0_combout\ $ (((\pass6|Add1~0_combout\ & \pass6|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add1~0_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \pass6|Add2~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\);

-- Location: LCCOMB_X15_Y29_N18
\pass6|Mod0|auto_generated|divider|divider|StageOut[133]~203\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\);

-- Location: LCCOMB_X14_Y28_N28
\pass6|Mod0|auto_generated|divider|divider|StageOut[132]~199\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\ = (\pass6|Add1~0_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add1~0_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\);

-- Location: LCCOMB_X14_Y28_N6
\pass6|Mod0|auto_generated|divider|divider|StageOut[132]~200\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\ = (\pass6|Add1~0_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Add1~0_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\);

-- Location: LCCOMB_X15_Y29_N22
\pass6|Mod0|auto_generated|divider|op_2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\pass6|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\)))
-- \pass6|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[132]~199_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[132]~200_combout\,
	datad => VCC,
	combout => \pass6|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \pass6|Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X15_Y29_N24
\pass6|Mod0|auto_generated|divider|op_2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|op_2~2_combout\ = (\pass6|Mod0|auto_generated|divider|op_2~1\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\)))) # 
-- (!\pass6|Mod0|auto_generated|divider|op_2~1\ & (((!\pass6|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\)) # (GND)))
-- \pass6|Mod0|auto_generated|divider|op_2~3\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\) # (!\pass6|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|op_2~1\,
	combout => \pass6|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \pass6|Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X15_Y29_N8
\pass6|Mod0|auto_generated|divider|remainder[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\ = (\pass6|Add2~20_combout\ & (\pass6|Mod0|auto_generated|divider|op_2~2_combout\)) # (!\pass6|Add2~20_combout\ & (((\pass6|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|op_2~2_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[133]~203_combout\,
	combout => \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\);

-- Location: LCCOMB_X16_Y29_N6
\pass6|signal_rotor.raddr_a[1]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor.raddr_a[1]~1_combout\ = \pass6|signal_sortie~1_combout\ $ (\pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass6|signal_sortie~1_combout\,
	datad => \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	combout => \pass6|signal_rotor.raddr_a[1]~1_combout\);

-- Location: LCCOMB_X15_Y29_N10
\pass6|Mod0|auto_generated|divider|divider|StageOut[135]~204\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\);

-- Location: LCCOMB_X15_Y29_N4
\pass6|Mod0|auto_generated|divider|divider|StageOut[135]~239\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\);

-- Location: LCCOMB_X14_Y28_N30
\pass6|Mod0|auto_generated|divider|divider|StageOut[134]~247\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- ((\pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \pass6|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\);

-- Location: LCCOMB_X15_Y29_N0
\pass6|Mod0|auto_generated|divider|divider|StageOut[134]~201\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\);

-- Location: LCCOMB_X15_Y29_N26
\pass6|Mod0|auto_generated|divider|op_2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|op_2~4_combout\ = (\pass6|Mod0|auto_generated|divider|op_2~3\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\ & VCC))) # 
-- (!\pass6|Mod0|auto_generated|divider|op_2~3\ & ((((!\pass6|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\)))))
-- \pass6|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\pass6|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\ & !\pass6|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|op_2~3\,
	combout => \pass6|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \pass6|Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X15_Y29_N28
\pass6|Mod0|auto_generated|divider|op_2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|op_2~6_combout\ = (\pass6|Mod0|auto_generated|divider|op_2~5\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\)))) # 
-- (!\pass6|Mod0|auto_generated|divider|op_2~5\ & (((!\pass6|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\ & !\pass6|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\)) # (GND)))
-- \pass6|Mod0|auto_generated|divider|op_2~7\ = CARRY((\pass6|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\) # ((\pass6|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\) # (!\pass6|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\,
	datad => VCC,
	cin => \pass6|Mod0|auto_generated|divider|op_2~5\,
	combout => \pass6|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \pass6|Mod0|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X15_Y29_N12
\pass6|Mod0|auto_generated|divider|remainder[3]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|remainder[3]~3_combout\ = (\pass6|Add2~20_combout\ & (((\pass6|Mod0|auto_generated|divider|op_2~6_combout\)))) # (!\pass6|Add2~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[135]~204_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\,
	datad => \pass6|Mod0|auto_generated|divider|op_2~6_combout\,
	combout => \pass6|Mod0|auto_generated|divider|remainder[3]~3_combout\);

-- Location: LCCOMB_X15_Y29_N20
\pass6|Mod0|auto_generated|divider|remainder[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\ = (\pass6|Add2~20_combout\ & (((\pass6|Mod0|auto_generated|divider|op_2~4_combout\)))) # (!\pass6|Add2~20_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\) # 
-- ((\pass6|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|op_2~4_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[134]~201_combout\,
	combout => \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\);

-- Location: LCCOMB_X16_Y29_N20
\pass6|signal_rotor.raddr_a[3]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor.raddr_a[3]~0_combout\ = \pass6|Mod0|auto_generated|divider|remainder[3]~3_combout\ $ (((\pass6|signal_sortie~1_combout\ & ((!\pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datab => \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	datac => \pass6|signal_sortie~1_combout\,
	datad => \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	combout => \pass6|signal_rotor.raddr_a[3]~0_combout\);

-- Location: LCCOMB_X14_Y28_N4
\pass6|Mod0|auto_generated|divider|divider|StageOut[136]~240\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\) # 
-- ((!\pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\);

-- Location: LCCOMB_X15_Y28_N6
\pass6|Mod0|auto_generated|divider|divider|StageOut[136]~205\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass6|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\);

-- Location: LCCOMB_X15_Y29_N30
\pass6|Mod0|auto_generated|divider|op_2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|op_2~8_combout\ = \pass6|Mod0|auto_generated|divider|op_2~7\ $ (((\pass6|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\) # (\pass6|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\,
	cin => \pass6|Mod0|auto_generated|divider|op_2~7\,
	combout => \pass6|Mod0|auto_generated|divider|op_2~8_combout\);

-- Location: LCCOMB_X15_Y29_N14
\pass6|signal_rotor.raddr_a[4]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor.raddr_a[4]~4_combout\ = (!\pass6|Mod0|auto_generated|divider|remainder[3]~3_combout\ & (\pass6|signal_sortie~1_combout\ & ((!\pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\) # 
-- (!\pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datab => \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	datac => \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datad => \pass6|signal_sortie~1_combout\,
	combout => \pass6|signal_rotor.raddr_a[4]~4_combout\);

-- Location: LCCOMB_X15_Y28_N4
\pass6|signal_rotor.raddr_a[4]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor.raddr_a[4]~3_combout\ = (\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (!\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ & 
-- ((!\pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\)))) # (!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (((!\pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001101010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\,
	datab => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datac => \pass6|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \pass6|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\,
	combout => \pass6|signal_rotor.raddr_a[4]~3_combout\);

-- Location: LCCOMB_X15_Y29_N16
\pass6|signal_rotor.raddr_a[4]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor.raddr_a[4]~5_combout\ = \pass6|signal_rotor.raddr_a[4]~4_combout\ $ (((\pass6|Add2~20_combout\ & (\pass6|Mod0|auto_generated|divider|op_2~8_combout\)) # (!\pass6|Add2~20_combout\ & ((!\pass6|signal_rotor.raddr_a[4]~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|op_2~8_combout\,
	datab => \pass6|Add2~20_combout\,
	datac => \pass6|signal_rotor.raddr_a[4]~4_combout\,
	datad => \pass6|signal_rotor.raddr_a[4]~3_combout\,
	combout => \pass6|signal_rotor.raddr_a[4]~5_combout\);

-- Location: LCCOMB_X16_Y29_N16
\pass6|signal_rotor.raddr_a[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor.raddr_a[2]~2_combout\ = \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\ $ (((\pass6|signal_sortie~1_combout\ & \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	datac => \pass6|signal_sortie~1_combout\,
	datad => \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	combout => \pass6|signal_rotor.raddr_a[2]~2_combout\);

-- Location: LCCOMB_X16_Y29_N8
\pass6|signal_rotor~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~10_combout\ = (\pass6|signal_rotor.raddr_a[3]~0_combout\ & (\pass6|signal_rotor.raddr_a[4]~5_combout\ & ((\pass6|signal_rotor.raddr_a[1]~1_combout\) # (\pass6|signal_rotor.raddr_a[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_rotor.raddr_a[1]~1_combout\,
	datab => \pass6|signal_rotor.raddr_a[3]~0_combout\,
	datac => \pass6|signal_rotor.raddr_a[4]~5_combout\,
	datad => \pass6|signal_rotor.raddr_a[2]~2_combout\,
	combout => \pass6|signal_rotor~10_combout\);

-- Location: LCCOMB_X14_Y25_N0
\pass6|test_bit~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|test_bit~0_combout\ = ((\pass5|signal_rotor~9_combout\) # ((\pass5|signal_rotor~8_combout\) # (!\pass5|signal_rotor~10_combout\))) # (!\pass5|signal_rotor~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|signal_rotor~16_combout\,
	datab => \pass5|signal_rotor~9_combout\,
	datac => \pass5|signal_rotor~8_combout\,
	datad => \pass5|signal_rotor~10_combout\,
	combout => \pass6|test_bit~0_combout\);

-- Location: LCCOMB_X14_Y25_N10
\pass6|test_bit~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|test_bit~1_combout\ = (\pass5|test_bit~1_combout\ & ((\pass5|signal_rotor~15_combout\) # ((\pass5|signal_rotor~13_combout\) # (\pass6|test_bit~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass5|test_bit~1_combout\,
	datab => \pass5|signal_rotor~15_combout\,
	datac => \pass5|signal_rotor~13_combout\,
	datad => \pass6|test_bit~0_combout\,
	combout => \pass6|test_bit~1_combout\);

-- Location: LCCOMB_X15_Y29_N2
\pass6|signal_rotor~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~14_combout\ = (\pass6|Mod0|auto_generated|divider|remainder[3]~3_combout\ & ((\pass6|signal_sortie~1_combout\) # ((!\pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\ & 
-- !\pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\)))) # (!\pass6|Mod0|auto_generated|divider|remainder[3]~3_combout\ & (((\pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\ & \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\)) # 
-- (!\pass6|signal_sortie~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|remainder[3]~3_combout\,
	datab => \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	datac => \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datad => \pass6|signal_sortie~1_combout\,
	combout => \pass6|signal_rotor~14_combout\);

-- Location: LCCOMB_X16_Y29_N0
\pass6|Mod0|auto_generated|divider|remainder[0]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\ = (\pass6|Add2~20_combout\ & ((\pass6|Mod0|auto_generated|divider|op_2~0_combout\))) # (!\pass6|Add2~20_combout\ & (\pass6|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|Add1~0_combout\,
	datac => \pass6|Add2~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|op_2~0_combout\,
	combout => \pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\);

-- Location: LCCOMB_X16_Y29_N2
\pass6|signal_rotor~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~6_combout\ = (\pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\ & (\pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\ & (\pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\ $ (\pass6|signal_sortie~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datab => \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	datac => \pass6|signal_sortie~1_combout\,
	datad => \pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	combout => \pass6|signal_rotor~6_combout\);

-- Location: LCCOMB_X16_Y29_N24
\pass6|signal_rotor~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~15_combout\ = (\pass6|signal_rotor.raddr_a[4]~5_combout\ & (\pass6|signal_rotor~14_combout\)) # (!\pass6|signal_rotor.raddr_a[4]~5_combout\ & (((\pass6|signal_rotor.raddr_a[3]~0_combout\ & \pass6|signal_rotor~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_rotor~14_combout\,
	datab => \pass6|signal_rotor.raddr_a[3]~0_combout\,
	datac => \pass6|signal_rotor.raddr_a[4]~5_combout\,
	datad => \pass6|signal_rotor~6_combout\,
	combout => \pass6|signal_rotor~15_combout\);

-- Location: LCCOMB_X16_Y29_N10
\pass6|signal_rotor~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~7_combout\ = (\pass6|signal_rotor.raddr_a[1]~1_combout\ & ((\pass6|signal_rotor.raddr_a[4]~5_combout\) # ((\pass6|signal_rotor.raddr_a[2]~2_combout\ & \pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\)))) # 
-- (!\pass6|signal_rotor.raddr_a[1]~1_combout\ & (\pass6|signal_rotor.raddr_a[2]~2_combout\ & (\pass6|signal_rotor.raddr_a[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_rotor.raddr_a[1]~1_combout\,
	datab => \pass6|signal_rotor.raddr_a[2]~2_combout\,
	datac => \pass6|signal_rotor.raddr_a[4]~5_combout\,
	datad => \pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	combout => \pass6|signal_rotor~7_combout\);

-- Location: LCCOMB_X16_Y29_N4
\pass6|signal_rotor~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~8_combout\ = (\pass6|signal_rotor.raddr_a[3]~0_combout\ & (!\pass6|signal_rotor~7_combout\)) # (!\pass6|signal_rotor.raddr_a[3]~0_combout\ & ((\pass6|signal_rotor~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_rotor~7_combout\,
	datab => \pass6|signal_rotor.raddr_a[3]~0_combout\,
	datad => \pass6|signal_rotor~6_combout\,
	combout => \pass6|signal_rotor~8_combout\);

-- Location: LCCOMB_X16_Y29_N28
\pass6|signal_rotor~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~17_combout\ = \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\ $ (((\pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\ & ((\pass6|signal_sortie~1_combout\) # 
-- (\pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\))) # (!\pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\ & (\pass6|signal_sortie~1_combout\ & \pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011001101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datab => \pass6|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	datac => \pass6|signal_sortie~1_combout\,
	datad => \pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	combout => \pass6|signal_rotor~17_combout\);

-- Location: LCCOMB_X16_Y29_N30
\pass6|signal_rotor~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~9_combout\ = (\pass6|signal_rotor~17_combout\ & ((!\pass6|signal_rotor.raddr_a[3]~0_combout\) # (!\pass6|signal_rotor.raddr_a[4]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass6|signal_rotor~17_combout\,
	datac => \pass6|signal_rotor.raddr_a[4]~5_combout\,
	datad => \pass6|signal_rotor.raddr_a[3]~0_combout\,
	combout => \pass6|signal_rotor~9_combout\);

-- Location: LCCOMB_X16_Y29_N12
\pass6|signal_rotor~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~12_combout\ = (\pass6|signal_rotor.raddr_a[1]~1_combout\ & (((!\pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\ & !\pass6|signal_rotor.raddr_a[3]~0_combout\)))) # (!\pass6|signal_rotor.raddr_a[1]~1_combout\ & 
-- (\pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\ & ((!\pass6|signal_rotor.raddr_a[3]~0_combout\) # (!\pass6|signal_rotor.raddr_a[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_rotor.raddr_a[1]~1_combout\,
	datab => \pass6|signal_rotor.raddr_a[2]~2_combout\,
	datac => \pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	datad => \pass6|signal_rotor.raddr_a[3]~0_combout\,
	combout => \pass6|signal_rotor~12_combout\);

-- Location: LCCOMB_X16_Y29_N22
\pass6|signal_rotor~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~13_combout\ = (\pass6|signal_rotor.raddr_a[4]~5_combout\ & (\pass6|signal_rotor~12_combout\)) # (!\pass6|signal_rotor.raddr_a[4]~5_combout\ & ((\pass6|signal_rotor.raddr_a[1]~1_combout\ $ 
-- (\pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_rotor~12_combout\,
	datab => \pass6|signal_rotor.raddr_a[1]~1_combout\,
	datac => \pass6|signal_rotor.raddr_a[4]~5_combout\,
	datad => \pass6|Mod0|auto_generated|divider|remainder[0]~0_combout\,
	combout => \pass6|signal_rotor~13_combout\);

-- Location: LCCOMB_X16_Y29_N26
\pass6|signal_rotor~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~11_combout\ = (\pass6|signal_rotor.raddr_a[3]~0_combout\ & (\pass6|signal_rotor.raddr_a[4]~5_combout\ & ((\pass6|signal_rotor.raddr_a[1]~1_combout\) # (\pass6|signal_rotor.raddr_a[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_rotor.raddr_a[1]~1_combout\,
	datab => \pass6|signal_rotor.raddr_a[3]~0_combout\,
	datac => \pass6|signal_rotor.raddr_a[4]~5_combout\,
	datad => \pass6|signal_rotor.raddr_a[2]~2_combout\,
	combout => \pass6|signal_rotor~11_combout\);

-- Location: LCCOMB_X16_Y29_N18
\pass6|signal_rotor~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass6|signal_rotor~16_combout\ = (\pass6|signal_rotor~11_combout\) # ((\pass6|Add2~20_combout\ & ((\pass6|Mod0|auto_generated|divider|op_2~0_combout\))) # (!\pass6|Add2~20_combout\ & (\pass6|Add1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_rotor~11_combout\,
	datab => \pass6|Add1~0_combout\,
	datac => \pass6|Add2~20_combout\,
	datad => \pass6|Mod0|auto_generated|divider|op_2~0_combout\,
	combout => \pass6|signal_rotor~16_combout\);

-- Location: LCCOMB_X17_Y29_N2
\pass7|Add0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add0~0_combout\ = (((\pass6|test_bit~1_combout\ & !\pass6|signal_rotor~16_combout\)))
-- \pass7|Add0~1\ = CARRY((\pass6|test_bit~1_combout\ & !\pass6|signal_rotor~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|test_bit~1_combout\,
	datab => \pass6|signal_rotor~16_combout\,
	datad => VCC,
	combout => \pass7|Add0~0_combout\,
	cout => \pass7|Add0~1\);

-- Location: LCCOMB_X17_Y29_N4
\pass7|Add0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add0~2_combout\ = (\pass6|test_bit~1_combout\ & ((\pass6|signal_rotor~13_combout\ & (\pass7|Add0~1\ & VCC)) # (!\pass6|signal_rotor~13_combout\ & (!\pass7|Add0~1\)))) # (!\pass6|test_bit~1_combout\ & (((!\pass7|Add0~1\))))
-- \pass7|Add0~3\ = CARRY((!\pass7|Add0~1\ & ((!\pass6|signal_rotor~13_combout\) # (!\pass6|test_bit~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|test_bit~1_combout\,
	datab => \pass6|signal_rotor~13_combout\,
	datad => VCC,
	cin => \pass7|Add0~1\,
	combout => \pass7|Add0~2_combout\,
	cout => \pass7|Add0~3\);

-- Location: LCCOMB_X17_Y29_N6
\pass7|Add0~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add0~4_combout\ = (\pass7|Add0~3\ & ((((\pass6|test_bit~1_combout\ & \pass6|signal_rotor~9_combout\))))) # (!\pass7|Add0~3\ & (((\pass6|test_bit~1_combout\ & \pass6|signal_rotor~9_combout\)) # (GND)))
-- \pass7|Add0~5\ = CARRY(((\pass6|test_bit~1_combout\ & \pass6|signal_rotor~9_combout\)) # (!\pass7|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|test_bit~1_combout\,
	datab => \pass6|signal_rotor~9_combout\,
	datad => VCC,
	cin => \pass7|Add0~3\,
	combout => \pass7|Add0~4_combout\,
	cout => \pass7|Add0~5\);

-- Location: LCCOMB_X17_Y29_N8
\pass7|Add0~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add0~6_combout\ = (\pass6|test_bit~1_combout\ & ((\pass6|signal_rotor~8_combout\ & (\pass7|Add0~5\ & VCC)) # (!\pass6|signal_rotor~8_combout\ & (!\pass7|Add0~5\)))) # (!\pass6|test_bit~1_combout\ & (((!\pass7|Add0~5\))))
-- \pass7|Add0~7\ = CARRY((!\pass7|Add0~5\ & ((!\pass6|signal_rotor~8_combout\) # (!\pass6|test_bit~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|test_bit~1_combout\,
	datab => \pass6|signal_rotor~8_combout\,
	datad => VCC,
	cin => \pass7|Add0~5\,
	combout => \pass7|Add0~6_combout\,
	cout => \pass7|Add0~7\);

-- Location: LCCOMB_X17_Y29_N10
\pass7|Add0~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add0~8_combout\ = (\pass7|Add0~7\ & ((((\pass6|test_bit~1_combout\ & \pass6|signal_rotor~15_combout\))))) # (!\pass7|Add0~7\ & (((\pass6|test_bit~1_combout\ & \pass6|signal_rotor~15_combout\)) # (GND)))
-- \pass7|Add0~9\ = CARRY(((\pass6|test_bit~1_combout\ & \pass6|signal_rotor~15_combout\)) # (!\pass7|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|test_bit~1_combout\,
	datab => \pass6|signal_rotor~15_combout\,
	datad => VCC,
	cin => \pass7|Add0~7\,
	combout => \pass7|Add0~8_combout\,
	cout => \pass7|Add0~9\);

-- Location: LCCOMB_X17_Y29_N12
\pass7|Add0~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add0~10_combout\ = !\pass7|Add0~9\
-- \pass7|Add0~11\ = CARRY(!\pass7|Add0~9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass7|Add0~9\,
	combout => \pass7|Add0~10_combout\,
	cout => \pass7|Add0~11\);

-- Location: LCCOMB_X17_Y29_N14
\pass7|Add0~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add0~12_combout\ = (\pass7|Add0~11\ & (!\pass6|signal_rotor~10_combout\ & (\pass6|test_bit~1_combout\ & VCC))) # (!\pass7|Add0~11\ & ((((!\pass6|signal_rotor~10_combout\ & \pass6|test_bit~1_combout\)))))
-- \pass7|Add0~13\ = CARRY((!\pass6|signal_rotor~10_combout\ & (\pass6|test_bit~1_combout\ & !\pass7|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_rotor~10_combout\,
	datab => \pass6|test_bit~1_combout\,
	datad => VCC,
	cin => \pass7|Add0~11\,
	combout => \pass7|Add0~12_combout\,
	cout => \pass7|Add0~13\);

-- Location: LCCOMB_X17_Y29_N16
\pass7|Add0~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add0~14_combout\ = !\pass7|Add0~13\
-- \pass7|Add0~15\ = CARRY(!\pass7|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \pass7|Add0~13\,
	combout => \pass7|Add0~14_combout\,
	cout => \pass7|Add0~15\);

-- Location: LCCOMB_X17_Y29_N18
\pass7|Add0~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add0~16_combout\ = !\pass7|Add0~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass7|Add0~15\,
	combout => \pass7|Add0~16_combout\);

-- Location: LCCOMB_X18_Y29_N8
\pass7|Add1~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~0_combout\ = (\pass7|Add0~0_combout\ & ((GND) # (!\position_rotor1[0]~input_o\))) # (!\pass7|Add0~0_combout\ & (\position_rotor1[0]~input_o\ $ (GND)))
-- \pass7|Add1~1\ = CARRY((\pass7|Add0~0_combout\) # (!\position_rotor1[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add0~0_combout\,
	datab => \position_rotor1[0]~input_o\,
	datad => VCC,
	combout => \pass7|Add1~0_combout\,
	cout => \pass7|Add1~1\);

-- Location: LCCOMB_X18_Y29_N10
\pass7|Add1~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~2_combout\ = (\position_rotor1[1]~input_o\ & ((\pass7|Add0~2_combout\ & (!\pass7|Add1~1\)) # (!\pass7|Add0~2_combout\ & ((\pass7|Add1~1\) # (GND))))) # (!\position_rotor1[1]~input_o\ & ((\pass7|Add0~2_combout\ & (\pass7|Add1~1\ & VCC)) # 
-- (!\pass7|Add0~2_combout\ & (!\pass7|Add1~1\))))
-- \pass7|Add1~3\ = CARRY((\position_rotor1[1]~input_o\ & ((!\pass7|Add1~1\) # (!\pass7|Add0~2_combout\))) # (!\position_rotor1[1]~input_o\ & (!\pass7|Add0~2_combout\ & !\pass7|Add1~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \position_rotor1[1]~input_o\,
	datab => \pass7|Add0~2_combout\,
	datad => VCC,
	cin => \pass7|Add1~1\,
	combout => \pass7|Add1~2_combout\,
	cout => \pass7|Add1~3\);

-- Location: LCCOMB_X18_Y29_N12
\pass7|Add1~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~4_combout\ = ((\pass7|Add0~4_combout\ $ (\position_rotor1[2]~input_o\ $ (\pass7|Add1~3\)))) # (GND)
-- \pass7|Add1~5\ = CARRY((\pass7|Add0~4_combout\ & ((!\pass7|Add1~3\) # (!\position_rotor1[2]~input_o\))) # (!\pass7|Add0~4_combout\ & (!\position_rotor1[2]~input_o\ & !\pass7|Add1~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add0~4_combout\,
	datab => \position_rotor1[2]~input_o\,
	datad => VCC,
	cin => \pass7|Add1~3\,
	combout => \pass7|Add1~4_combout\,
	cout => \pass7|Add1~5\);

-- Location: LCCOMB_X18_Y29_N14
\pass7|Add1~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~6_combout\ = (\pass7|Add0~6_combout\ & ((\position_rotor1[3]~input_o\ & (!\pass7|Add1~5\)) # (!\position_rotor1[3]~input_o\ & (\pass7|Add1~5\ & VCC)))) # (!\pass7|Add0~6_combout\ & ((\position_rotor1[3]~input_o\ & ((\pass7|Add1~5\) # (GND))) # 
-- (!\position_rotor1[3]~input_o\ & (!\pass7|Add1~5\))))
-- \pass7|Add1~7\ = CARRY((\pass7|Add0~6_combout\ & (\position_rotor1[3]~input_o\ & !\pass7|Add1~5\)) # (!\pass7|Add0~6_combout\ & ((\position_rotor1[3]~input_o\) # (!\pass7|Add1~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add0~6_combout\,
	datab => \position_rotor1[3]~input_o\,
	datad => VCC,
	cin => \pass7|Add1~5\,
	combout => \pass7|Add1~6_combout\,
	cout => \pass7|Add1~7\);

-- Location: LCCOMB_X18_Y29_N16
\pass7|Add1~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~8_combout\ = ((\pass7|Add0~8_combout\ $ (\position_rotor1[4]~input_o\ $ (\pass7|Add1~7\)))) # (GND)
-- \pass7|Add1~9\ = CARRY((\pass7|Add0~8_combout\ & ((!\pass7|Add1~7\) # (!\position_rotor1[4]~input_o\))) # (!\pass7|Add0~8_combout\ & (!\position_rotor1[4]~input_o\ & !\pass7|Add1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add0~8_combout\,
	datab => \position_rotor1[4]~input_o\,
	datad => VCC,
	cin => \pass7|Add1~7\,
	combout => \pass7|Add1~8_combout\,
	cout => \pass7|Add1~9\);

-- Location: LCCOMB_X18_Y29_N18
\pass7|Add1~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~10_combout\ = (\pass7|Add0~10_combout\ & (\pass7|Add1~9\ & VCC)) # (!\pass7|Add0~10_combout\ & (!\pass7|Add1~9\))
-- \pass7|Add1~11\ = CARRY((!\pass7|Add0~10_combout\ & !\pass7|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add0~10_combout\,
	datad => VCC,
	cin => \pass7|Add1~9\,
	combout => \pass7|Add1~10_combout\,
	cout => \pass7|Add1~11\);

-- Location: LCCOMB_X18_Y29_N20
\pass7|Add1~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~12_combout\ = (\pass7|Add0~12_combout\ & ((GND) # (!\pass7|Add1~11\))) # (!\pass7|Add0~12_combout\ & (\pass7|Add1~11\ $ (GND)))
-- \pass7|Add1~13\ = CARRY((\pass7|Add0~12_combout\) # (!\pass7|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add0~12_combout\,
	datad => VCC,
	cin => \pass7|Add1~11\,
	combout => \pass7|Add1~12_combout\,
	cout => \pass7|Add1~13\);

-- Location: LCCOMB_X18_Y29_N22
\pass7|Add1~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~14_combout\ = (\pass7|Add0~14_combout\ & (\pass7|Add1~13\ & VCC)) # (!\pass7|Add0~14_combout\ & (!\pass7|Add1~13\))
-- \pass7|Add1~15\ = CARRY((!\pass7|Add0~14_combout\ & !\pass7|Add1~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add0~14_combout\,
	datad => VCC,
	cin => \pass7|Add1~13\,
	combout => \pass7|Add1~14_combout\,
	cout => \pass7|Add1~15\);

-- Location: LCCOMB_X18_Y29_N24
\pass7|Add1~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~16_combout\ = (\pass7|Add0~16_combout\ & (\pass7|Add1~15\ $ (GND))) # (!\pass7|Add0~16_combout\ & ((GND) # (!\pass7|Add1~15\)))
-- \pass7|Add1~17\ = CARRY((!\pass7|Add1~15\) # (!\pass7|Add0~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Add0~16_combout\,
	datad => VCC,
	cin => \pass7|Add1~15\,
	combout => \pass7|Add1~16_combout\,
	cout => \pass7|Add1~17\);

-- Location: LCCOMB_X18_Y29_N26
\pass7|Add1~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~18_combout\ = (\pass7|Add0~16_combout\ & (!\pass7|Add1~17\)) # (!\pass7|Add0~16_combout\ & (\pass7|Add1~17\ & VCC))
-- \pass7|Add1~19\ = CARRY((\pass7|Add0~16_combout\ & !\pass7|Add1~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Add0~16_combout\,
	datad => VCC,
	cin => \pass7|Add1~17\,
	combout => \pass7|Add1~18_combout\,
	cout => \pass7|Add1~19\);

-- Location: LCCOMB_X18_Y29_N28
\pass7|Add1~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add1~20_combout\ = \pass7|Add1~19\ $ (!\pass7|Add0~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pass7|Add0~16_combout\,
	cin => \pass7|Add1~19\,
	combout => \pass7|Add1~20_combout\);

-- Location: LCCOMB_X19_Y29_N8
\pass7|Add2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~0_combout\ = \pass7|Add1~2_combout\ $ (VCC)
-- \pass7|Add2~1\ = CARRY(\pass7|Add1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add1~2_combout\,
	datad => VCC,
	combout => \pass7|Add2~0_combout\,
	cout => \pass7|Add2~1\);

-- Location: LCCOMB_X19_Y29_N10
\pass7|Add2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~2_combout\ = (\pass7|Add1~4_combout\ & (!\pass7|Add2~1\)) # (!\pass7|Add1~4_combout\ & ((\pass7|Add2~1\) # (GND)))
-- \pass7|Add2~3\ = CARRY((!\pass7|Add2~1\) # (!\pass7|Add1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add1~4_combout\,
	datad => VCC,
	cin => \pass7|Add2~1\,
	combout => \pass7|Add2~2_combout\,
	cout => \pass7|Add2~3\);

-- Location: LCCOMB_X19_Y29_N12
\pass7|Add2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~4_combout\ = (\pass7|Add1~6_combout\ & ((GND) # (!\pass7|Add2~3\))) # (!\pass7|Add1~6_combout\ & (\pass7|Add2~3\ $ (GND)))
-- \pass7|Add2~5\ = CARRY((\pass7|Add1~6_combout\) # (!\pass7|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add1~6_combout\,
	datad => VCC,
	cin => \pass7|Add2~3\,
	combout => \pass7|Add2~4_combout\,
	cout => \pass7|Add2~5\);

-- Location: LCCOMB_X19_Y29_N14
\pass7|Add2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~6_combout\ = (\pass7|Add1~8_combout\ & (\pass7|Add2~5\ & VCC)) # (!\pass7|Add1~8_combout\ & (!\pass7|Add2~5\))
-- \pass7|Add2~7\ = CARRY((!\pass7|Add1~8_combout\ & !\pass7|Add2~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add1~8_combout\,
	datad => VCC,
	cin => \pass7|Add2~5\,
	combout => \pass7|Add2~6_combout\,
	cout => \pass7|Add2~7\);

-- Location: LCCOMB_X19_Y29_N16
\pass7|Add2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~8_combout\ = (\pass7|Add1~10_combout\ & (\pass7|Add2~7\ $ (GND))) # (!\pass7|Add1~10_combout\ & (!\pass7|Add2~7\ & VCC))
-- \pass7|Add2~9\ = CARRY((\pass7|Add1~10_combout\ & !\pass7|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Add1~10_combout\,
	datad => VCC,
	cin => \pass7|Add2~7\,
	combout => \pass7|Add2~8_combout\,
	cout => \pass7|Add2~9\);

-- Location: LCCOMB_X19_Y29_N18
\pass7|Add2~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~10_combout\ = (\pass7|Add1~12_combout\ & (!\pass7|Add2~9\)) # (!\pass7|Add1~12_combout\ & ((\pass7|Add2~9\) # (GND)))
-- \pass7|Add2~11\ = CARRY((!\pass7|Add2~9\) # (!\pass7|Add1~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Add1~12_combout\,
	datad => VCC,
	cin => \pass7|Add2~9\,
	combout => \pass7|Add2~10_combout\,
	cout => \pass7|Add2~11\);

-- Location: LCCOMB_X19_Y29_N20
\pass7|Add2~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~12_combout\ = (\pass7|Add1~14_combout\ & (\pass7|Add2~11\ $ (GND))) # (!\pass7|Add1~14_combout\ & (!\pass7|Add2~11\ & VCC))
-- \pass7|Add2~13\ = CARRY((\pass7|Add1~14_combout\ & !\pass7|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Add1~14_combout\,
	datad => VCC,
	cin => \pass7|Add2~11\,
	combout => \pass7|Add2~12_combout\,
	cout => \pass7|Add2~13\);

-- Location: LCCOMB_X19_Y29_N22
\pass7|Add2~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~14_combout\ = (\pass7|Add1~16_combout\ & (!\pass7|Add2~13\)) # (!\pass7|Add1~16_combout\ & ((\pass7|Add2~13\) # (GND)))
-- \pass7|Add2~15\ = CARRY((!\pass7|Add2~13\) # (!\pass7|Add1~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Add1~16_combout\,
	datad => VCC,
	cin => \pass7|Add2~13\,
	combout => \pass7|Add2~14_combout\,
	cout => \pass7|Add2~15\);

-- Location: LCCOMB_X19_Y29_N24
\pass7|Add2~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~16_combout\ = (\pass7|Add1~18_combout\ & (\pass7|Add2~15\ $ (GND))) # (!\pass7|Add1~18_combout\ & (!\pass7|Add2~15\ & VCC))
-- \pass7|Add2~17\ = CARRY((\pass7|Add1~18_combout\ & !\pass7|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add1~18_combout\,
	datad => VCC,
	cin => \pass7|Add2~15\,
	combout => \pass7|Add2~16_combout\,
	cout => \pass7|Add2~17\);

-- Location: LCCOMB_X19_Y29_N26
\pass7|Add2~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~18_combout\ = (\pass7|Add1~20_combout\ & (!\pass7|Add2~17\)) # (!\pass7|Add1~20_combout\ & ((\pass7|Add2~17\) # (GND)))
-- \pass7|Add2~19\ = CARRY((!\pass7|Add2~17\) # (!\pass7|Add1~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Add1~20_combout\,
	datad => VCC,
	cin => \pass7|Add2~17\,
	combout => \pass7|Add2~18_combout\,
	cout => \pass7|Add2~19\);

-- Location: LCCOMB_X19_Y29_N28
\pass7|Add2~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add2~20_combout\ = \pass7|Add2~19\ $ (!\pass7|Add1~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \pass7|Add1~20_combout\,
	cin => \pass7|Add2~19\,
	combout => \pass7|Add2~20_combout\);

-- Location: LCCOMB_X23_Y29_N2
\pass7|signal_sortie~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_sortie~0_combout\ = \pass7|Add2~20_combout\ $ (\pass7|Add1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Add2~20_combout\,
	datad => \pass7|Add1~0_combout\,
	combout => \pass7|signal_sortie~0_combout\);

-- Location: LCCOMB_X20_Y29_N0
\pass7|Add3~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~0_combout\ = (\pass7|Add2~20_combout\ & (\pass7|signal_sortie~0_combout\ $ (VCC))) # (!\pass7|Add2~20_combout\ & (\pass7|signal_sortie~0_combout\ & VCC))
-- \pass7|Add3~1\ = CARRY((\pass7|Add2~20_combout\ & \pass7|signal_sortie~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|signal_sortie~0_combout\,
	datad => VCC,
	combout => \pass7|Add3~0_combout\,
	cout => \pass7|Add3~1\);

-- Location: LCCOMB_X20_Y29_N2
\pass7|Add3~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~2_combout\ = (\pass7|Add3~1\ & (\pass7|Add2~20_combout\ $ ((!\pass7|Add2~0_combout\)))) # (!\pass7|Add3~1\ & ((\pass7|Add2~20_combout\ $ (\pass7|Add2~0_combout\)) # (GND)))
-- \pass7|Add3~3\ = CARRY((\pass7|Add2~20_combout\ $ (!\pass7|Add2~0_combout\)) # (!\pass7|Add3~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add2~0_combout\,
	datad => VCC,
	cin => \pass7|Add3~1\,
	combout => \pass7|Add3~2_combout\,
	cout => \pass7|Add3~3\);

-- Location: LCCOMB_X20_Y29_N4
\pass7|Add3~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~4_combout\ = (\pass7|Add3~3\ & ((\pass7|Add2~20_combout\ $ (\pass7|Add2~2_combout\)))) # (!\pass7|Add3~3\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~2_combout\ $ (VCC))))
-- \pass7|Add3~5\ = CARRY((!\pass7|Add3~3\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add2~2_combout\,
	datad => VCC,
	cin => \pass7|Add3~3\,
	combout => \pass7|Add3~4_combout\,
	cout => \pass7|Add3~5\);

-- Location: LCCOMB_X20_Y29_N6
\pass7|Add3~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~6_combout\ = (\pass7|Add3~5\ & (\pass7|Add2~20_combout\ $ ((!\pass7|Add2~4_combout\)))) # (!\pass7|Add3~5\ & ((\pass7|Add2~20_combout\ $ (\pass7|Add2~4_combout\)) # (GND)))
-- \pass7|Add3~7\ = CARRY((\pass7|Add2~20_combout\ $ (!\pass7|Add2~4_combout\)) # (!\pass7|Add3~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add2~4_combout\,
	datad => VCC,
	cin => \pass7|Add3~5\,
	combout => \pass7|Add3~6_combout\,
	cout => \pass7|Add3~7\);

-- Location: LCCOMB_X20_Y29_N8
\pass7|Add3~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~8_combout\ = (\pass7|Add3~7\ & ((\pass7|Add2~20_combout\ $ (\pass7|Add2~6_combout\)))) # (!\pass7|Add3~7\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~6_combout\ $ (VCC))))
-- \pass7|Add3~9\ = CARRY((!\pass7|Add3~7\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add2~6_combout\,
	datad => VCC,
	cin => \pass7|Add3~7\,
	combout => \pass7|Add3~8_combout\,
	cout => \pass7|Add3~9\);

-- Location: LCCOMB_X20_Y29_N10
\pass7|Add3~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~10_combout\ = (\pass7|Add3~9\ & (\pass7|Add2~20_combout\ $ ((!\pass7|Add2~8_combout\)))) # (!\pass7|Add3~9\ & ((\pass7|Add2~20_combout\ $ (\pass7|Add2~8_combout\)) # (GND)))
-- \pass7|Add3~11\ = CARRY((\pass7|Add2~20_combout\ $ (!\pass7|Add2~8_combout\)) # (!\pass7|Add3~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add2~8_combout\,
	datad => VCC,
	cin => \pass7|Add3~9\,
	combout => \pass7|Add3~10_combout\,
	cout => \pass7|Add3~11\);

-- Location: LCCOMB_X20_Y29_N12
\pass7|Add3~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~12_combout\ = (\pass7|Add3~11\ & ((\pass7|Add2~20_combout\ $ (\pass7|Add2~10_combout\)))) # (!\pass7|Add3~11\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~10_combout\ $ (VCC))))
-- \pass7|Add3~13\ = CARRY((!\pass7|Add3~11\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add2~10_combout\,
	datad => VCC,
	cin => \pass7|Add3~11\,
	combout => \pass7|Add3~12_combout\,
	cout => \pass7|Add3~13\);

-- Location: LCCOMB_X20_Y29_N14
\pass7|Add3~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~14_combout\ = (\pass7|Add3~13\ & (\pass7|Add2~20_combout\ $ ((!\pass7|Add2~12_combout\)))) # (!\pass7|Add3~13\ & ((\pass7|Add2~20_combout\ $ (\pass7|Add2~12_combout\)) # (GND)))
-- \pass7|Add3~15\ = CARRY((\pass7|Add2~20_combout\ $ (!\pass7|Add2~12_combout\)) # (!\pass7|Add3~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add2~12_combout\,
	datad => VCC,
	cin => \pass7|Add3~13\,
	combout => \pass7|Add3~14_combout\,
	cout => \pass7|Add3~15\);

-- Location: LCCOMB_X20_Y29_N26
\pass7|Equal0~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Equal0~1_combout\ = (!\pass7|Add3~12_combout\ & (\pass7|Add3~8_combout\ & (!\pass7|Add3~14_combout\ & !\pass7|Add3~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add3~12_combout\,
	datab => \pass7|Add3~8_combout\,
	datac => \pass7|Add3~14_combout\,
	datad => \pass7|Add3~10_combout\,
	combout => \pass7|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y29_N16
\pass7|Add3~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~16_combout\ = (\pass7|Add3~15\ & ((\pass7|Add2~20_combout\ $ (\pass7|Add2~14_combout\)))) # (!\pass7|Add3~15\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~14_combout\ $ (VCC))))
-- \pass7|Add3~17\ = CARRY((!\pass7|Add3~15\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add2~14_combout\,
	datad => VCC,
	cin => \pass7|Add3~15\,
	combout => \pass7|Add3~16_combout\,
	cout => \pass7|Add3~17\);

-- Location: LCCOMB_X20_Y29_N18
\pass7|Add3~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~18_combout\ = (\pass7|Add3~17\ & (\pass7|Add2~20_combout\ $ ((!\pass7|Add2~16_combout\)))) # (!\pass7|Add3~17\ & ((\pass7|Add2~20_combout\ $ (\pass7|Add2~16_combout\)) # (GND)))
-- \pass7|Add3~19\ = CARRY((\pass7|Add2~20_combout\ $ (!\pass7|Add2~16_combout\)) # (!\pass7|Add3~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add2~16_combout\,
	datad => VCC,
	cin => \pass7|Add3~17\,
	combout => \pass7|Add3~18_combout\,
	cout => \pass7|Add3~19\);

-- Location: LCCOMB_X20_Y29_N20
\pass7|Add3~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~20_combout\ = (\pass7|Add3~19\ & ((\pass7|Add2~18_combout\ $ (\pass7|Add2~20_combout\)))) # (!\pass7|Add3~19\ & (\pass7|Add2~18_combout\ $ (\pass7|Add2~20_combout\ $ (VCC))))
-- \pass7|Add3~21\ = CARRY((!\pass7|Add3~19\ & (\pass7|Add2~18_combout\ $ (\pass7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~18_combout\,
	datab => \pass7|Add2~20_combout\,
	datad => VCC,
	cin => \pass7|Add3~19\,
	combout => \pass7|Add3~20_combout\,
	cout => \pass7|Add3~21\);

-- Location: LCCOMB_X20_Y29_N22
\pass7|Add3~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Add3~22_combout\ = \pass7|Add3~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass7|Add3~21\,
	combout => \pass7|Add3~22_combout\);

-- Location: LCCOMB_X20_Y29_N28
\pass7|Equal0~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Equal0~2_combout\ = (!\pass7|Add3~18_combout\ & (!\pass7|Add3~16_combout\ & (!\pass7|Add3~22_combout\ & !\pass7|Add3~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add3~18_combout\,
	datab => \pass7|Add3~16_combout\,
	datac => \pass7|Add3~22_combout\,
	datad => \pass7|Add3~20_combout\,
	combout => \pass7|Equal0~2_combout\);

-- Location: LCCOMB_X20_Y29_N24
\pass7|Equal0~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Equal0~0_combout\ = (\pass7|Add3~6_combout\ & (!\pass7|Add3~0_combout\ & (!\pass7|Add3~4_combout\ & \pass7|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add3~6_combout\,
	datab => \pass7|Add3~0_combout\,
	datac => \pass7|Add3~4_combout\,
	datad => \pass7|Add3~2_combout\,
	combout => \pass7|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y29_N30
\pass7|signal_sortie~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_sortie~1_combout\ = (\pass7|Add2~20_combout\ & (((!\pass7|Equal0~0_combout\) # (!\pass7|Equal0~2_combout\)) # (!\pass7|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Equal0~1_combout\,
	datab => \pass7|Equal0~2_combout\,
	datac => \pass7|Add2~20_combout\,
	datad => \pass7|Equal0~0_combout\,
	combout => \pass7|signal_sortie~1_combout\);

-- Location: LCCOMB_X23_Y29_N16
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ = (!\pass7|Add2~2_combout\ & (!\pass7|Add1~0_combout\ & (\pass7|Add2~20_combout\ & !\pass7|Add2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~2_combout\,
	datab => \pass7|Add1~0_combout\,
	datac => \pass7|Add2~20_combout\,
	datad => \pass7|Add2~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\);

-- Location: LCCOMB_X22_Y26_N24
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pass7|Add2~6_combout\ & (!\pass7|Add2~20_combout\ & \pass7|Add2~4_combout\)) # (!\pass7|Add2~6_combout\ & 
-- (\pass7|Add2~20_combout\ & !\pass7|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~6_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Add2~4_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\);

-- Location: LCCOMB_X19_Y29_N0
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass7|Add2~10_combout\ & (\pass7|Add2~8_combout\ & !\pass7|Add2~20_combout\)) # (!\pass7|Add2~10_combout\ & 
-- (!\pass7|Add2~8_combout\ & \pass7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~10_combout\,
	datab => \pass7|Add2~8_combout\,
	datac => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \pass7|Add2~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\);

-- Location: LCCOMB_X19_Y29_N2
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass7|Add2~12_combout\ & (!\pass7|Add2~20_combout\ & \pass7|Add2~14_combout\)) # (!\pass7|Add2~12_combout\ & 
-- (\pass7|Add2~20_combout\ & !\pass7|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~12_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Add2~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\);

-- Location: LCCOMB_X15_Y25_N0
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pass7|Add2~16_combout\ & (\pass7|Add2~18_combout\ & !\pass7|Add2~20_combout\)) # (!\pass7|Add2~16_combout\ & 
-- (!\pass7|Add2~18_combout\ & \pass7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datab => \pass7|Add2~16_combout\,
	datac => \pass7|Add2~18_combout\,
	datad => \pass7|Add2~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\);

-- Location: LCCOMB_X15_Y25_N26
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ = \pass7|Add2~18_combout\ $ (((\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & (\pass7|Add2~16_combout\)) # 
-- (!\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\ & ((\pass7|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~3_combout\,
	datab => \pass7|Add2~16_combout\,
	datac => \pass7|Add2~18_combout\,
	datad => \pass7|Add2~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\);

-- Location: LCCOMB_X19_Y29_N4
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\ = (\pass7|Add2~12_combout\ & ((\pass7|Add2~14_combout\) # (\pass7|Add2~20_combout\))) # (!\pass7|Add2~12_combout\ & (\pass7|Add2~14_combout\ & \pass7|Add2~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Add2~12_combout\,
	datac => \pass7|Add2~14_combout\,
	datad => \pass7|Add2~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\);

-- Location: LCCOMB_X19_Y29_N30
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ = \pass7|Add2~16_combout\ $ (((\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\))) # 
-- (!\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\pass7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~16_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~6_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\);

-- Location: LCCOMB_X19_Y29_N6
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ = \pass7|Add2~14_combout\ $ (((\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & (\pass7|Add2~12_combout\)) # 
-- (!\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ & ((\pass7|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~12_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Add2~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\);

-- Location: LCCOMB_X15_Y25_N12
\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ $ (VCC)
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datad => VCC,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X15_Y25_N14
\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & (\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC)) # 
-- (!\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X15_Y25_N16
\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & (\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X15_Y25_N18
\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)) # 
-- (!\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\) # (GND)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\) # (!\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X15_Y25_N20
\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X15_Y25_N6
\pass7|Mod0|auto_generated|divider|divider|StageOut[52]~127\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\);

-- Location: LCCOMB_X15_Y25_N4
\pass7|Mod0|auto_generated|divider|divider|StageOut[52]~126\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\);

-- Location: LCCOMB_X15_Y25_N8
\pass7|Mod0|auto_generated|divider|divider|StageOut[51]~128\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\);

-- Location: LCCOMB_X16_Y25_N20
\pass7|Mod0|auto_generated|divider|divider|StageOut[51]~129\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\);

-- Location: LCCOMB_X15_Y25_N2
\pass7|Mod0|auto_generated|divider|divider|StageOut[50]~130\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\);

-- Location: LCCOMB_X15_Y25_N22
\pass7|Mod0|auto_generated|divider|divider|StageOut[50]~131\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\);

-- Location: LCCOMB_X16_Y25_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[49]~132\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\);

-- Location: LCCOMB_X16_Y25_N16
\pass7|Mod0|auto_generated|divider|divider|StageOut[49]~133\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\);

-- Location: LCCOMB_X16_Y25_N12
\pass7|Mod0|auto_generated|divider|divider|StageOut[48]~135\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\pass7|Add2~12_combout\ $ 
-- (\pass7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \pass7|Add2~12_combout\,
	datac => \pass7|Add2~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\);

-- Location: LCCOMB_X16_Y25_N18
\pass7|Mod0|auto_generated|divider|divider|StageOut[48]~134\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\ $ (\pass7|Add2~12_combout\ $ 
-- (\pass7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	datab => \pass7|Add2~12_combout\,
	datac => \pass7|Add2~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\);

-- Location: LCCOMB_X16_Y25_N0
\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\pass7|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[48]~135_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[48]~134_combout\,
	datad => VCC,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X16_Y25_N2
\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[49]~132_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[49]~133_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X16_Y25_N4
\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[50]~130_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[50]~131_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X16_Y25_N6
\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\pass7|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ & (((!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\) # (GND)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY(((!\pass7|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[51]~128_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[51]~129_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X16_Y25_N8
\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[52]~127_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[52]~126_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X16_Y25_N10
\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X15_Y25_N24
\pass7|Mod0|auto_generated|divider|divider|StageOut[65]~241\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~4_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\);

-- Location: LCCOMB_X17_Y25_N0
\pass7|Mod0|auto_generated|divider|divider|StageOut[65]~136\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\);

-- Location: LCCOMB_X17_Y25_N26
\pass7|Mod0|auto_generated|divider|divider|StageOut[64]~137\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\);

-- Location: LCCOMB_X15_Y25_N10
\pass7|Mod0|auto_generated|divider|divider|StageOut[64]~242\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\)) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[10]~5_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\);

-- Location: LCCOMB_X15_Y25_N28
\pass7|Mod0|auto_generated|divider|divider|StageOut[63]~243\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\)) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[9]~7_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\);

-- Location: LCCOMB_X17_Y25_N4
\pass7|Mod0|auto_generated|divider|divider|StageOut[63]~138\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\);

-- Location: LCCOMB_X16_Y25_N14
\pass7|Mod0|auto_generated|divider|divider|StageOut[62]~139\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\);

-- Location: LCCOMB_X16_Y25_N22
\pass7|Mod0|auto_generated|divider|divider|StageOut[62]~244\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\)) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[8]~8_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\);

-- Location: LCCOMB_X17_Y25_N22
\pass7|Mod0|auto_generated|divider|divider|StageOut[61]~141\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\);

-- Location: LCCOMB_X16_Y25_N24
\pass7|Mod0|auto_generated|divider|divider|StageOut[61]~140\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~12_combout\ $ 
-- (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add2~12_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~2_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\);

-- Location: LCCOMB_X17_Y26_N24
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ = \pass7|Add2~10_combout\ $ (((\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & (\pass7|Add2~8_combout\)) # 
-- (!\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ & ((\pass7|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \pass7|Add2~8_combout\,
	datac => \pass7|Add2~10_combout\,
	datad => \pass7|Add2~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\);

-- Location: LCCOMB_X17_Y25_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[60]~142\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\);

-- Location: LCCOMB_X17_Y25_N24
\pass7|Mod0|auto_generated|divider|divider|StageOut[60]~143\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\);

-- Location: LCCOMB_X17_Y25_N8
\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\pass7|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[60]~142_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[60]~143_combout\,
	datad => VCC,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X17_Y25_N10
\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[61]~141_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X17_Y25_N12
\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[62]~139_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X17_Y25_N14
\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\pass7|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ & (((!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\) # (GND)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY(((!\pass7|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[63]~138_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X17_Y25_N16
\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[64]~137_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X17_Y25_N18
\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[65]~136_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X17_Y25_N20
\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X17_Y26_N2
\pass7|Mod0|auto_generated|divider|divider|StageOut[78]~144\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\);

-- Location: LCCOMB_X17_Y25_N2
\pass7|Mod0|auto_generated|divider|divider|StageOut[78]~206\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|StageOut[65]~241_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\);

-- Location: LCCOMB_X16_Y26_N24
\pass7|Mod0|auto_generated|divider|divider|StageOut[77]~145\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\);

-- Location: LCCOMB_X17_Y25_N28
\pass7|Mod0|auto_generated|divider|divider|StageOut[77]~207\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[64]~242_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\);

-- Location: LCCOMB_X16_Y26_N26
\pass7|Mod0|auto_generated|divider|divider|StageOut[76]~146\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\);

-- Location: LCCOMB_X17_Y25_N6
\pass7|Mod0|auto_generated|divider|divider|StageOut[76]~208\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[63]~243_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\);

-- Location: LCCOMB_X16_Y25_N26
\pass7|Mod0|auto_generated|divider|divider|StageOut[75]~209\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[62]~244_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\);

-- Location: LCCOMB_X16_Y26_N4
\pass7|Mod0|auto_generated|divider|divider|StageOut[75]~147\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\);

-- Location: LCCOMB_X16_Y26_N6
\pass7|Mod0|auto_generated|divider|divider|StageOut[74]~148\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\);

-- Location: LCCOMB_X16_Y25_N28
\pass7|Mod0|auto_generated|divider|divider|StageOut[74]~210\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[61]~140_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\);

-- Location: LCCOMB_X17_Y26_N4
\pass7|Mod0|auto_generated|divider|divider|StageOut[73]~149\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\);

-- Location: LCCOMB_X16_Y26_N0
\pass7|Mod0|auto_generated|divider|divider|StageOut[73]~150\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\);

-- Location: LCCOMB_X17_Y26_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[72]~151\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass7|Add2~8_combout\ $ (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ 
-- (\pass7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass7|Add2~8_combout\,
	datac => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \pass7|Add2~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\);

-- Location: LCCOMB_X17_Y26_N8
\pass7|Mod0|auto_generated|divider|divider|StageOut[72]~152\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass7|Add2~8_combout\ $ (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ 
-- (\pass7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \pass7|Add2~8_combout\,
	datac => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datad => \pass7|Add2~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\);

-- Location: LCCOMB_X16_Y26_N8
\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\pass7|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[72]~151_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[72]~152_combout\,
	datad => VCC,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X16_Y26_N10
\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[73]~149_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[73]~150_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X16_Y26_N12
\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[74]~148_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X16_Y26_N14
\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\pass7|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ & (((!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\) # (GND)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY(((!\pass7|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[75]~147_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X16_Y26_N16
\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[76]~146_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X16_Y26_N18
\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[77]~145_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X16_Y26_N20
\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[78]~144_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X16_Y26_N22
\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X17_Y26_N26
\pass7|Mod0|auto_generated|divider|divider|StageOut[91]~211\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[78]~206_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\);

-- Location: LCCOMB_X18_Y26_N8
\pass7|Mod0|auto_generated|divider|divider|StageOut[91]~153\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\);

-- Location: LCCOMB_X18_Y26_N10
\pass7|Mod0|auto_generated|divider|divider|StageOut[90]~154\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\);

-- Location: LCCOMB_X16_Y26_N2
\pass7|Mod0|auto_generated|divider|divider|StageOut[90]~212\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[77]~207_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\);

-- Location: LCCOMB_X16_Y26_N28
\pass7|Mod0|auto_generated|divider|divider|StageOut[89]~213\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[76]~208_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\);

-- Location: LCCOMB_X18_Y26_N4
\pass7|Mod0|auto_generated|divider|divider|StageOut[89]~155\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\);

-- Location: LCCOMB_X16_Y26_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[88]~214\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[75]~209_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\);

-- Location: LCCOMB_X18_Y26_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[88]~156\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\);

-- Location: LCCOMB_X17_Y26_N10
\pass7|Mod0|auto_generated|divider|divider|StageOut[87]~157\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\);

-- Location: LCCOMB_X17_Y26_N12
\pass7|Mod0|auto_generated|divider|divider|StageOut[87]~215\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|StageOut[74]~210_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\);

-- Location: LCCOMB_X17_Y26_N14
\pass7|Mod0|auto_generated|divider|divider|StageOut[86]~245\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[6]~9_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\);

-- Location: LCCOMB_X17_Y26_N20
\pass7|Mod0|auto_generated|divider|divider|StageOut[86]~158\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\);

-- Location: LCCOMB_X17_Y26_N16
\pass7|Mod0|auto_generated|divider|divider|StageOut[85]~160\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\);

-- Location: LCCOMB_X17_Y26_N6
\pass7|Mod0|auto_generated|divider|divider|StageOut[85]~159\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\ $ (\pass7|Add2~8_combout\ $ 
-- (\pass7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~1_combout\,
	datab => \pass7|Add2~8_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass7|Add2~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\);

-- Location: LCCOMB_X22_Y26_N10
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\ = \pass7|Add2~6_combout\ $ (((\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & ((\pass7|Add2~4_combout\))) # 
-- (!\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\ & (\pass7|Add2~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~6_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Add2~4_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\);

-- Location: LCCOMB_X22_Y26_N6
\pass7|Mod0|auto_generated|divider|divider|StageOut[84]~162\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\);

-- Location: LCCOMB_X22_Y26_N4
\pass7|Mod0|auto_generated|divider|divider|StageOut[84]~161\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\);

-- Location: LCCOMB_X18_Y26_N12
\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\pass7|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[84]~162_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[84]~161_combout\,
	datad => VCC,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X18_Y26_N14
\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[85]~160_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X18_Y26_N16
\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[86]~158_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X18_Y26_N18
\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\pass7|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ & (((!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\) # (GND)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY(((!\pass7|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[87]~157_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X18_Y26_N20
\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[88]~156_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X18_Y26_N22
\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[89]~155_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X18_Y26_N24
\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[90]~154_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X18_Y26_N26
\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[91]~153_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X18_Y26_N28
\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X17_Y26_N22
\pass7|Mod0|auto_generated|divider|divider|StageOut[104]~216\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[91]~211_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\);

-- Location: LCCOMB_X23_Y26_N8
\pass7|Mod0|auto_generated|divider|divider|StageOut[104]~163\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\);

-- Location: LCCOMB_X23_Y27_N8
\pass7|Mod0|auto_generated|divider|divider|StageOut[103]~164\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\);

-- Location: LCCOMB_X18_Y26_N0
\pass7|Mod0|auto_generated|divider|divider|StageOut[103]~217\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|StageOut[90]~212_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\);

-- Location: LCCOMB_X24_Y26_N24
\pass7|Mod0|auto_generated|divider|divider|StageOut[102]~165\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\);

-- Location: LCCOMB_X18_Y26_N2
\pass7|Mod0|auto_generated|divider|divider|StageOut[102]~218\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|StageOut[89]~213_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\);

-- Location: LCCOMB_X18_Y26_N6
\pass7|Mod0|auto_generated|divider|divider|StageOut[101]~219\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|StageOut[88]~214_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\);

-- Location: LCCOMB_X23_Y26_N2
\pass7|Mod0|auto_generated|divider|divider|StageOut[101]~166\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\);

-- Location: LCCOMB_X17_Y26_N0
\pass7|Mod0|auto_generated|divider|divider|StageOut[100]~220\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[87]~215_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\);

-- Location: LCCOMB_X23_Y26_N4
\pass7|Mod0|auto_generated|divider|divider|StageOut[100]~167\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\);

-- Location: LCCOMB_X22_Y26_N0
\pass7|Mod0|auto_generated|divider|divider|StageOut[99]~168\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\);

-- Location: LCCOMB_X17_Y26_N18
\pass7|Mod0|auto_generated|divider|divider|StageOut[99]~221\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[86]~245_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\);

-- Location: LCCOMB_X23_Y26_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[98]~169\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\);

-- Location: LCCOMB_X17_Y26_N28
\pass7|Mod0|auto_generated|divider|divider|StageOut[98]~222\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[85]~159_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\);

-- Location: LCCOMB_X22_Y26_N2
\pass7|Mod0|auto_generated|divider|divider|StageOut[97]~170\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\);

-- Location: LCCOMB_X22_Y26_N20
\pass7|Mod0|auto_generated|divider|divider|StageOut[97]~171\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\);

-- Location: LCCOMB_X22_Y26_N16
\pass7|Mod0|auto_generated|divider|divider|StageOut[96]~173\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~4_combout\ $ 
-- (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Add2~4_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\);

-- Location: LCCOMB_X22_Y26_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[96]~172\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~4_combout\ $ 
-- (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Add2~4_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\);

-- Location: LCCOMB_X23_Y26_N10
\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\pass7|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[96]~173_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[96]~172_combout\,
	datad => VCC,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X23_Y26_N12
\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[97]~170_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[97]~171_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X23_Y26_N14
\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[98]~169_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X23_Y26_N16
\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\pass7|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ & (((!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\) # (GND)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY(((!\pass7|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[99]~168_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X23_Y26_N18
\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[100]~167_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X23_Y26_N20
\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[101]~166_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X23_Y26_N22
\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[102]~165_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X23_Y26_N24
\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[103]~164_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X23_Y26_N26
\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[104]~163_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X23_Y26_N28
\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X24_Y26_N26
\pass7|Mod0|auto_generated|divider|divider|StageOut[117]~174\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\);

-- Location: LCCOMB_X24_Y26_N10
\pass7|Mod0|auto_generated|divider|divider|StageOut[117]~223\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[104]~216_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\);

-- Location: LCCOMB_X23_Y27_N2
\pass7|Mod0|auto_generated|divider|divider|StageOut[116]~175\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\);

-- Location: LCCOMB_X23_Y27_N24
\pass7|Mod0|auto_generated|divider|divider|StageOut[116]~224\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[103]~217_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\);

-- Location: LCCOMB_X24_Y26_N4
\pass7|Mod0|auto_generated|divider|divider|StageOut[115]~176\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\);

-- Location: LCCOMB_X24_Y26_N12
\pass7|Mod0|auto_generated|divider|divider|StageOut[115]~225\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[102]~218_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\);

-- Location: LCCOMB_X23_Y26_N0
\pass7|Mod0|auto_generated|divider|divider|StageOut[114]~226\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\);

-- Location: LCCOMB_X23_Y27_N20
\pass7|Mod0|auto_generated|divider|divider|StageOut[114]~177\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\);

-- Location: LCCOMB_X24_Y26_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[113]~178\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\);

-- Location: LCCOMB_X24_Y26_N22
\pass7|Mod0|auto_generated|divider|divider|StageOut[113]~227\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[100]~220_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\);

-- Location: LCCOMB_X22_Y26_N22
\pass7|Mod0|auto_generated|divider|divider|StageOut[112]~228\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[99]~221_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\);

-- Location: LCCOMB_X22_Y26_N26
\pass7|Mod0|auto_generated|divider|divider|StageOut[112]~179\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\);

-- Location: LCCOMB_X24_Y26_N16
\pass7|Mod0|auto_generated|divider|divider|StageOut[111]~180\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\);

-- Location: LCCOMB_X24_Y26_N0
\pass7|Mod0|auto_generated|divider|divider|StageOut[111]~229\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[98]~222_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\);

-- Location: LCCOMB_X23_Y27_N14
\pass7|Mod0|auto_generated|divider|divider|StageOut[110]~181\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\);

-- Location: LCCOMB_X22_Y26_N18
\pass7|Mod0|auto_generated|divider|divider|StageOut[110]~246\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & 
-- ((\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[4]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\);

-- Location: LCCOMB_X23_Y27_N0
\pass7|Mod0|auto_generated|divider|divider|StageOut[109]~183\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\);

-- Location: LCCOMB_X22_Y26_N28
\pass7|Mod0|auto_generated|divider|divider|StageOut[109]~182\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\pass7|Add2~20_combout\ $ (\pass7|Add2~4_combout\ $ 
-- (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Add2~4_combout\,
	datad => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\);

-- Location: LCCOMB_X23_Y29_N26
\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ = \pass7|Add2~2_combout\ $ (((\pass7|Add2~20_combout\ & ((\pass7|Add1~0_combout\) # (\pass7|Add2~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~2_combout\,
	datab => \pass7|Add1~0_combout\,
	datac => \pass7|Add2~20_combout\,
	datad => \pass7|Add2~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\);

-- Location: LCCOMB_X23_Y29_N20
\pass7|Mod0|auto_generated|divider|divider|StageOut[108]~184\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\);

-- Location: LCCOMB_X23_Y29_N6
\pass7|Mod0|auto_generated|divider|divider|StageOut[108]~185\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\);

-- Location: LCCOMB_X24_Y27_N0
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\pass7|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[108]~184_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[108]~185_combout\,
	datad => VCC,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X24_Y27_N2
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[109]~183_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X24_Y27_N4
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[110]~181_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X24_Y27_N6
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\pass7|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ & (((!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\) # (GND)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY(((!\pass7|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[111]~180_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X24_Y27_N8
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[112]~179_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X24_Y27_N10
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[113]~178_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X24_Y27_N12
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[114]~177_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X24_Y27_N14
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[115]~176_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X24_Y27_N16
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\))))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\) # (GND))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[116]~175_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X24_Y27_N18
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[117]~174_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X24_Y27_N20
\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X24_Y27_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[130]~186\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\);

-- Location: LCCOMB_X24_Y26_N2
\pass7|Mod0|auto_generated|divider|divider|StageOut[130]~230\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[117]~223_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\);

-- Location: LCCOMB_X24_Y27_N24
\pass7|Mod0|auto_generated|divider|divider|StageOut[129]~187\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\);

-- Location: LCCOMB_X23_Y27_N10
\pass7|Mod0|auto_generated|divider|divider|StageOut[129]~231\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[116]~224_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\);

-- Location: LCCOMB_X24_Y26_N28
\pass7|Mod0|auto_generated|divider|divider|StageOut[128]~232\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[115]~225_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\);

-- Location: LCCOMB_X24_Y27_N26
\pass7|Mod0|auto_generated|divider|divider|StageOut[128]~188\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\);

-- Location: LCCOMB_X23_Y26_N6
\pass7|Mod0|auto_generated|divider|divider|StageOut[127]~233\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[114]~226_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\);

-- Location: LCCOMB_X23_Y29_N24
\pass7|Mod0|auto_generated|divider|divider|StageOut[127]~189\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\);

-- Location: LCCOMB_X23_Y27_N18
\pass7|Mod0|auto_generated|divider|divider|StageOut[126]~190\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\);

-- Location: LCCOMB_X24_Y26_N6
\pass7|Mod0|auto_generated|divider|divider|StageOut[126]~234\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[113]~227_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\);

-- Location: LCCOMB_X22_Y26_N8
\pass7|Mod0|auto_generated|divider|divider|StageOut[125]~235\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\);

-- Location: LCCOMB_X24_Y27_N28
\pass7|Mod0|auto_generated|divider|divider|StageOut[125]~191\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\);

-- Location: LCCOMB_X24_Y26_N8
\pass7|Mod0|auto_generated|divider|divider|StageOut[124]~236\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\);

-- Location: LCCOMB_X24_Y27_N22
\pass7|Mod0|auto_generated|divider|divider|StageOut[124]~192\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\);

-- Location: LCCOMB_X23_Y27_N12
\pass7|Mod0|auto_generated|divider|divider|StageOut[123]~237\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[110]~246_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\);

-- Location: LCCOMB_X23_Y27_N4
\pass7|Mod0|auto_generated|divider|divider|StageOut[123]~193\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\);

-- Location: LCCOMB_X23_Y27_N22
\pass7|Mod0|auto_generated|divider|divider|StageOut[122]~194\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\);

-- Location: LCCOMB_X23_Y27_N6
\pass7|Mod0|auto_generated|divider|divider|StageOut[122]~238\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[109]~182_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\);

-- Location: LCCOMB_X23_Y29_N12
\pass7|Mod0|auto_generated|divider|divider|StageOut[121]~196\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\);

-- Location: LCCOMB_X23_Y29_N10
\pass7|Mod0|auto_generated|divider|divider|StageOut[121]~195\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ = (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\);

-- Location: LCCOMB_X23_Y29_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[120]~197\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\pass7|Add2~0_combout\ $ (((\pass7|Add2~20_combout\ & \pass7|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add1~0_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Add2~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\);

-- Location: LCCOMB_X23_Y29_N8
\pass7|Mod0|auto_generated|divider|divider|StageOut[120]~198\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\ = (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\pass7|Add2~0_combout\ $ (((\pass7|Add2~20_combout\ & \pass7|Add1~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add2~20_combout\,
	datab => \pass7|Add1~0_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Add2~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\);

-- Location: LCCOMB_X23_Y28_N2
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\pass7|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[120]~197_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[120]~198_combout\,
	datad => VCC,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X23_Y28_N4
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\ & 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\)))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[121]~196_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[121]~195_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X23_Y28_N6
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\)))) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\pass7|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[122]~194_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X23_Y28_N8
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\pass7|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ & (((!\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\) # (GND)))))
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY(((!\pass7|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\)) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[123]~193_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X23_Y28_N10
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[124]~192_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X23_Y28_N12
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[125]~191_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\);

-- Location: LCCOMB_X23_Y28_N14
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[126]~190_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11_cout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\);

-- Location: LCCOMB_X23_Y28_N16
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[127]~233_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[127]~189_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13_cout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\);

-- Location: LCCOMB_X23_Y28_N18
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[128]~232_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[128]~188_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15_cout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\);

-- Location: LCCOMB_X23_Y28_N20
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\ & 
-- !\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[129]~187_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[129]~231_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17_cout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\);

-- Location: LCCOMB_X23_Y28_N22
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[130]~186_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[130]~230_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19_cout\,
	cout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\);

-- Location: LCCOMB_X23_Y28_N24
\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21_cout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X22_Y29_N0
\pass7|Mod0|auto_generated|divider|divider|StageOut[133]~201\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[133]~201_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & (\pass7|Add2~0_combout\ $ (((\pass7|Add1~0_combout\ & \pass7|Add2~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add1~0_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \pass7|Add2~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[133]~201_combout\);

-- Location: LCCOMB_X23_Y28_N28
\pass7|Mod0|auto_generated|divider|divider|StageOut[133]~202\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\);

-- Location: LCCOMB_X22_Y29_N26
\pass7|Mod0|auto_generated|divider|divider|StageOut[132]~203\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[132]~203_combout\ = (\pass7|Add1~0_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add1~0_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[132]~203_combout\);

-- Location: LCCOMB_X22_Y29_N28
\pass7|Mod0|auto_generated|divider|divider|StageOut[132]~204\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[132]~204_combout\ = (\pass7|Add1~0_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Add1~0_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[132]~204_combout\);

-- Location: LCCOMB_X22_Y29_N6
\pass7|Mod0|auto_generated|divider|op_2~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|op_2~0_combout\ = (((!\pass7|Mod0|auto_generated|divider|divider|StageOut[132]~203_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[132]~204_combout\)))
-- \pass7|Mod0|auto_generated|divider|op_2~1\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[132]~203_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[132]~204_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[132]~203_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[132]~204_combout\,
	datad => VCC,
	combout => \pass7|Mod0|auto_generated|divider|op_2~0_combout\,
	cout => \pass7|Mod0|auto_generated|divider|op_2~1\);

-- Location: LCCOMB_X22_Y29_N8
\pass7|Mod0|auto_generated|divider|op_2~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|op_2~2_combout\ = (\pass7|Mod0|auto_generated|divider|op_2~1\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[133]~201_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\)))) # 
-- (!\pass7|Mod0|auto_generated|divider|op_2~1\ & (((!\pass7|Mod0|auto_generated|divider|divider|StageOut[133]~201_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\)) # (GND)))
-- \pass7|Mod0|auto_generated|divider|op_2~3\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[133]~201_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\) # (!\pass7|Mod0|auto_generated|divider|op_2~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[133]~201_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|op_2~1\,
	combout => \pass7|Mod0|auto_generated|divider|op_2~2_combout\,
	cout => \pass7|Mod0|auto_generated|divider|op_2~3\);

-- Location: LCCOMB_X22_Y29_N4
\pass7|Mod0|auto_generated|divider|remainder[1]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\ = (\pass7|Add2~20_combout\ & (((\pass7|Mod0|auto_generated|divider|op_2~2_combout\)))) # (!\pass7|Add2~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[133]~201_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[133]~201_combout\,
	datab => \pass7|Mod0|auto_generated|divider|op_2~2_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|StageOut[133]~202_combout\,
	datad => \pass7|Add2~20_combout\,
	combout => \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\);

-- Location: LCCOMB_X21_Y29_N16
\pass7|signal_rotor.raddr_a[1]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor.raddr_a[1]~3_combout\ = \pass7|signal_sortie~1_combout\ $ (\pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|signal_sortie~1_combout\,
	datad => \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	combout => \pass7|signal_rotor.raddr_a[1]~3_combout\);

-- Location: LCCOMB_X23_Y29_N4
\pass7|Mod0|auto_generated|divider|divider|StageOut[134]~247\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & 
-- (\pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\)) # (!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|my_abs_num|cs1a[2]~11_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\);

-- Location: LCCOMB_X23_Y28_N26
\pass7|Mod0|auto_generated|divider|divider|StageOut[134]~200\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[134]~200_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[134]~200_combout\);

-- Location: LCCOMB_X22_Y29_N10
\pass7|Mod0|auto_generated|divider|op_2~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|op_2~4_combout\ = (\pass7|Mod0|auto_generated|divider|op_2~3\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[134]~200_combout\ & VCC))) # 
-- (!\pass7|Mod0|auto_generated|divider|op_2~3\ & ((((!\pass7|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[134]~200_combout\)))))
-- \pass7|Mod0|auto_generated|divider|op_2~5\ = CARRY((!\pass7|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ & (!\pass7|Mod0|auto_generated|divider|divider|StageOut[134]~200_combout\ & !\pass7|Mod0|auto_generated|divider|op_2~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[134]~200_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|op_2~3\,
	combout => \pass7|Mod0|auto_generated|divider|op_2~4_combout\,
	cout => \pass7|Mod0|auto_generated|divider|op_2~5\);

-- Location: LCCOMB_X22_Y29_N2
\pass7|Mod0|auto_generated|divider|remainder[2]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\ = (\pass7|Add2~20_combout\ & (\pass7|Mod0|auto_generated|divider|op_2~4_combout\)) # (!\pass7|Add2~20_combout\ & (((\pass7|Mod0|auto_generated|divider|divider|StageOut[134]~200_combout\) # 
-- (\pass7|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|op_2~4_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|StageOut[134]~200_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\,
	combout => \pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\);

-- Location: LCCOMB_X21_Y29_N2
\pass7|signal_rotor.raddr_a[2]~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor.raddr_a[2]~4_combout\ = \pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\ $ (((\pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\ & \pass7|signal_sortie~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datab => \pass7|signal_sortie~1_combout\,
	datad => \pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	combout => \pass7|signal_rotor.raddr_a[2]~4_combout\);

-- Location: LCCOMB_X23_Y27_N16
\pass7|Mod0|auto_generated|divider|divider|StageOut[135]~239\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\);

-- Location: LCCOMB_X23_Y28_N0
\pass7|Mod0|auto_generated|divider|divider|StageOut[135]~199\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[135]~199_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[135]~199_combout\);

-- Location: LCCOMB_X22_Y29_N12
\pass7|Mod0|auto_generated|divider|op_2~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|op_2~6_combout\ = (\pass7|Mod0|auto_generated|divider|op_2~5\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[135]~199_combout\)))) # 
-- (!\pass7|Mod0|auto_generated|divider|op_2~5\ & (((!\pass7|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\ & !\pass7|Mod0|auto_generated|divider|divider|StageOut[135]~199_combout\)) # (GND)))
-- \pass7|Mod0|auto_generated|divider|op_2~7\ = CARRY((\pass7|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\) # ((\pass7|Mod0|auto_generated|divider|divider|StageOut[135]~199_combout\) # (!\pass7|Mod0|auto_generated|divider|op_2~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[135]~199_combout\,
	datad => VCC,
	cin => \pass7|Mod0|auto_generated|divider|op_2~5\,
	combout => \pass7|Mod0|auto_generated|divider|op_2~6_combout\,
	cout => \pass7|Mod0|auto_generated|divider|op_2~7\);

-- Location: LCCOMB_X22_Y29_N24
\pass7|Mod0|auto_generated|divider|remainder[3]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|remainder[3]~0_combout\ = (\pass7|Add2~20_combout\ & (((\pass7|Mod0|auto_generated|divider|op_2~6_combout\)))) # (!\pass7|Add2~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[135]~199_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[135]~239_combout\,
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Mod0|auto_generated|divider|op_2~6_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[135]~199_combout\,
	combout => \pass7|Mod0|auto_generated|divider|remainder[3]~0_combout\);

-- Location: LCCOMB_X22_Y29_N20
\pass7|signal_rotor.raddr_a[3]~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor.raddr_a[3]~5_combout\ = \pass7|Mod0|auto_generated|divider|remainder[3]~0_combout\ $ (((\pass7|signal_sortie~1_combout\ & ((!\pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\) # 
-- (!\pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011001100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|signal_sortie~1_combout\,
	datab => \pass7|Mod0|auto_generated|divider|remainder[3]~0_combout\,
	datac => \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datad => \pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	combout => \pass7|signal_rotor.raddr_a[3]~5_combout\);

-- Location: LCCOMB_X22_Y29_N30
\pass7|signal_rotor.raddr_a[4]~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor.raddr_a[4]~0_combout\ = (\pass7|signal_sortie~1_combout\ & ((!\pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\) # (!\pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|signal_sortie~1_combout\,
	datac => \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datad => \pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	combout => \pass7|signal_rotor.raddr_a[4]~0_combout\);

-- Location: LCCOMB_X23_Y27_N26
\pass7|Mod0|auto_generated|divider|divider|StageOut[136]~240\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\) # 
-- ((!\pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\,
	datab => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\);

-- Location: LCCOMB_X23_Y28_N30
\pass7|Mod0|auto_generated|divider|divider|StageOut[136]~205\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\ = (\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \pass7|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\);

-- Location: LCCOMB_X22_Y29_N14
\pass7|Mod0|auto_generated|divider|op_2~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|op_2~8_combout\ = \pass7|Mod0|auto_generated|divider|op_2~7\ $ (((\pass7|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\) # (\pass7|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\,
	datad => \pass7|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\,
	cin => \pass7|Mod0|auto_generated|divider|op_2~7\,
	combout => \pass7|Mod0|auto_generated|divider|op_2~8_combout\);

-- Location: LCCOMB_X22_Y29_N16
\pass7|signal_rotor.raddr_a[4]~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor.raddr_a[4]~1_combout\ = (\pass7|Add2~20_combout\ & (((\pass7|Mod0|auto_generated|divider|op_2~8_combout\)))) # (!\pass7|Add2~20_combout\ & ((\pass7|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\) # 
-- ((\pass7|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|divider|StageOut[136]~240_combout\,
	datab => \pass7|Mod0|auto_generated|divider|op_2~8_combout\,
	datac => \pass7|Mod0|auto_generated|divider|divider|StageOut[136]~205_combout\,
	datad => \pass7|Add2~20_combout\,
	combout => \pass7|signal_rotor.raddr_a[4]~1_combout\);

-- Location: LCCOMB_X22_Y29_N18
\pass7|signal_rotor.raddr_a[4]~2\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor.raddr_a[4]~2_combout\ = \pass7|signal_rotor.raddr_a[4]~1_combout\ $ (((!\pass7|Mod0|auto_generated|divider|remainder[3]~0_combout\ & \pass7|signal_rotor.raddr_a[4]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Mod0|auto_generated|divider|remainder[3]~0_combout\,
	datac => \pass7|signal_rotor.raddr_a[4]~0_combout\,
	datad => \pass7|signal_rotor.raddr_a[4]~1_combout\,
	combout => \pass7|signal_rotor.raddr_a[4]~2_combout\);

-- Location: LCCOMB_X21_Y29_N12
\pass7|signal_rotor~4\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~4_combout\ = (\pass7|signal_rotor.raddr_a[3]~5_combout\ & (\pass7|signal_rotor.raddr_a[4]~2_combout\ & ((\pass7|signal_rotor.raddr_a[1]~3_combout\) # (\pass7|signal_rotor.raddr_a[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|signal_rotor.raddr_a[1]~3_combout\,
	datab => \pass7|signal_rotor.raddr_a[2]~4_combout\,
	datac => \pass7|signal_rotor.raddr_a[3]~5_combout\,
	datad => \pass7|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass7|signal_rotor~4_combout\);

-- Location: LCCOMB_X17_Y29_N24
\pass7|test_bit~0\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|test_bit~0_combout\ = ((\pass6|signal_rotor~9_combout\) # ((\pass6|signal_rotor~8_combout\) # (!\pass6|signal_rotor~16_combout\))) # (!\pass6|signal_rotor~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass6|signal_rotor~10_combout\,
	datab => \pass6|signal_rotor~9_combout\,
	datac => \pass6|signal_rotor~8_combout\,
	datad => \pass6|signal_rotor~16_combout\,
	combout => \pass7|test_bit~0_combout\);

-- Location: LCCOMB_X17_Y29_N28
\pass7|test_bit~1\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|test_bit~1_combout\ = (\pass6|test_bit~1_combout\ & ((\pass7|test_bit~0_combout\) # ((\pass6|signal_rotor~15_combout\) # (\pass6|signal_rotor~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|test_bit~0_combout\,
	datab => \pass6|signal_rotor~15_combout\,
	datac => \pass6|test_bit~1_combout\,
	datad => \pass6|signal_rotor~13_combout\,
	combout => \pass7|test_bit~1_combout\);

-- Location: LCCOMB_X22_Y29_N22
\pass7|Mod0|auto_generated|divider|remainder[0]~3\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\ = (\pass7|Add2~20_combout\ & ((\pass7|Mod0|auto_generated|divider|op_2~0_combout\))) # (!\pass7|Add2~20_combout\ & (\pass7|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|Add2~20_combout\,
	datac => \pass7|Add1~0_combout\,
	datad => \pass7|Mod0|auto_generated|divider|op_2~0_combout\,
	combout => \pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\);

-- Location: LCCOMB_X21_Y29_N6
\pass7|signal_rotor~5\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~5_combout\ = (!\pass7|signal_rotor~4_combout\ & (\pass7|test_bit~1_combout\ & !\pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|signal_rotor~4_combout\,
	datab => \pass7|test_bit~1_combout\,
	datad => \pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	combout => \pass7|signal_rotor~5_combout\);

-- Location: LCCOMB_X21_Y29_N0
\pass7|signal_rotor~6\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~6_combout\ = (\pass7|signal_rotor.raddr_a[1]~3_combout\ & (((!\pass7|signal_rotor.raddr_a[3]~5_combout\ & !\pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\)))) # (!\pass7|signal_rotor.raddr_a[1]~3_combout\ & 
-- (\pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\ & ((!\pass7|signal_rotor.raddr_a[3]~5_combout\) # (!\pass7|signal_rotor.raddr_a[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|signal_rotor.raddr_a[1]~3_combout\,
	datab => \pass7|signal_rotor.raddr_a[2]~4_combout\,
	datac => \pass7|signal_rotor.raddr_a[3]~5_combout\,
	datad => \pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	combout => \pass7|signal_rotor~6_combout\);

-- Location: LCCOMB_X21_Y29_N26
\pass7|signal_rotor~7\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~7_combout\ = \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\ $ (\pass7|signal_sortie~1_combout\ $ (\pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datab => \pass7|signal_sortie~1_combout\,
	datad => \pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	combout => \pass7|signal_rotor~7_combout\);

-- Location: LCCOMB_X21_Y29_N28
\pass7|signal_rotor~8\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~8_combout\ = (\pass7|test_bit~1_combout\ & ((\pass7|signal_rotor.raddr_a[4]~2_combout\ & (\pass7|signal_rotor~6_combout\)) # (!\pass7|signal_rotor.raddr_a[4]~2_combout\ & ((\pass7|signal_rotor~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|test_bit~1_combout\,
	datab => \pass7|signal_rotor~6_combout\,
	datac => \pass7|signal_rotor~7_combout\,
	datad => \pass7|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass7|signal_rotor~8_combout\);

-- Location: LCCOMB_X21_Y29_N14
\pass7|signal_rotor~17\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~17_combout\ = \pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\ $ (((\pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\ & ((\pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\) # 
-- (\pass7|signal_sortie~1_combout\))) # (!\pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\ & (\pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\ & \pass7|signal_sortie~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011001101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	datab => \pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datac => \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datad => \pass7|signal_sortie~1_combout\,
	combout => \pass7|signal_rotor~17_combout\);

-- Location: LCCOMB_X21_Y29_N22
\pass7|signal_rotor~9\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~9_combout\ = (\pass7|signal_rotor~17_combout\ & (\pass7|test_bit~1_combout\ & ((!\pass7|signal_rotor.raddr_a[4]~2_combout\) # (!\pass7|signal_rotor.raddr_a[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|signal_rotor.raddr_a[3]~5_combout\,
	datab => \pass7|signal_rotor~17_combout\,
	datac => \pass7|test_bit~1_combout\,
	datad => \pass7|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass7|signal_rotor~9_combout\);

-- Location: LCCOMB_X21_Y29_N10
\pass7|signal_rotor~11\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~11_combout\ = (\pass7|signal_rotor.raddr_a[2]~4_combout\ & ((\pass7|signal_rotor.raddr_a[4]~2_combout\) # ((\pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\ & \pass7|signal_rotor.raddr_a[1]~3_combout\)))) # 
-- (!\pass7|signal_rotor.raddr_a[2]~4_combout\ & (((\pass7|signal_rotor.raddr_a[1]~3_combout\ & \pass7|signal_rotor.raddr_a[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datab => \pass7|signal_rotor.raddr_a[2]~4_combout\,
	datac => \pass7|signal_rotor.raddr_a[1]~3_combout\,
	datad => \pass7|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass7|signal_rotor~11_combout\);

-- Location: LCCOMB_X21_Y29_N8
\pass7|signal_rotor~10\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~10_combout\ = (\pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\ & (\pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\ & (\pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\ $ 
-- (\pass7|signal_sortie~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|Mod0|auto_generated|divider|remainder[2]~1_combout\,
	datab => \pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datac => \pass7|Mod0|auto_generated|divider|remainder[1]~2_combout\,
	datad => \pass7|signal_sortie~1_combout\,
	combout => \pass7|signal_rotor~10_combout\);

-- Location: LCCOMB_X21_Y29_N4
\pass7|signal_rotor~12\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~12_combout\ = (\pass7|test_bit~1_combout\ & ((\pass7|signal_rotor.raddr_a[3]~5_combout\ & (!\pass7|signal_rotor~11_combout\)) # (!\pass7|signal_rotor.raddr_a[3]~5_combout\ & ((\pass7|signal_rotor~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|signal_rotor~11_combout\,
	datab => \pass7|signal_rotor~10_combout\,
	datac => \pass7|signal_rotor.raddr_a[3]~5_combout\,
	datad => \pass7|test_bit~1_combout\,
	combout => \pass7|signal_rotor~12_combout\);

-- Location: LCCOMB_X21_Y29_N30
\pass7|signal_rotor~13\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~13_combout\ = (\pass7|signal_rotor.raddr_a[3]~5_combout\ & ((\pass7|signal_rotor.raddr_a[1]~3_combout\ & ((\pass7|signal_rotor.raddr_a[2]~4_combout\) # (\pass7|signal_rotor.raddr_a[4]~2_combout\))) # 
-- (!\pass7|signal_rotor.raddr_a[1]~3_combout\ & (\pass7|signal_rotor.raddr_a[2]~4_combout\ & \pass7|signal_rotor.raddr_a[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|signal_rotor.raddr_a[1]~3_combout\,
	datab => \pass7|signal_rotor.raddr_a[2]~4_combout\,
	datac => \pass7|signal_rotor.raddr_a[3]~5_combout\,
	datad => \pass7|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass7|signal_rotor~13_combout\);

-- Location: LCCOMB_X21_Y29_N24
\pass7|signal_rotor~14\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~14_combout\ = (\pass7|test_bit~1_combout\ & ((\pass7|signal_rotor~13_combout\ & (\pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\ & !\pass7|signal_rotor.raddr_a[4]~2_combout\)) # (!\pass7|signal_rotor~13_combout\ & 
-- ((\pass7|signal_rotor.raddr_a[4]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|test_bit~1_combout\,
	datab => \pass7|Mod0|auto_generated|divider|remainder[0]~3_combout\,
	datac => \pass7|signal_rotor~13_combout\,
	datad => \pass7|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass7|signal_rotor~14_combout\);

-- Location: LCCOMB_X21_Y29_N18
\pass7|signal_rotor~15\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~15_combout\ = (\pass7|signal_rotor.raddr_a[3]~5_combout\ & (\pass7|signal_rotor.raddr_a[4]~2_combout\ & ((\pass7|signal_rotor.raddr_a[1]~3_combout\) # (\pass7|signal_rotor.raddr_a[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pass7|signal_rotor.raddr_a[1]~3_combout\,
	datab => \pass7|signal_rotor.raddr_a[2]~4_combout\,
	datac => \pass7|signal_rotor.raddr_a[3]~5_combout\,
	datad => \pass7|signal_rotor.raddr_a[4]~2_combout\,
	combout => \pass7|signal_rotor~15_combout\);

-- Location: LCCOMB_X21_Y29_N20
\pass7|signal_rotor~16\ : cycloneiv_lcell_comb
-- Equation(s):
-- \pass7|signal_rotor~16_combout\ = (\pass7|test_bit~1_combout\ & !\pass7|signal_rotor~15_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pass7|test_bit~1_combout\,
	datad => \pass7|signal_rotor~15_combout\,
	combout => \pass7|signal_rotor~16_combout\);

ww_signal_out(0) <= \signal_out[0]~output_o\;

ww_signal_out(1) <= \signal_out[1]~output_o\;

ww_signal_out(2) <= \signal_out[2]~output_o\;

ww_signal_out(3) <= \signal_out[3]~output_o\;

ww_signal_out(4) <= \signal_out[4]~output_o\;

ww_signal_out(5) <= \signal_out[5]~output_o\;

ww_signal_out(6) <= \signal_out[6]~output_o\;

ww_signal_out(7) <= \signal_out[7]~output_o\;
END structure;


