\hypertarget{union__hw__enet__tcsrn}{}\section{\+\_\+hw\+\_\+enet\+\_\+tcsrn Union Reference}
\label{union__hw__enet__tcsrn}\index{\+\_\+hw\+\_\+enet\+\_\+tcsrn@{\+\_\+hw\+\_\+enet\+\_\+tcsrn}}


H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+C\+S\+Rn -\/ Timer Control Status Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+enet.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__enet__tcsrn_ae4f17881c80511e011c08e6769a509c0}{}\label{union__hw__enet__tcsrn_ae4f17881c80511e011c08e6769a509c0}

\item 
struct \hyperlink{struct__hw__enet__tcsrn_1_1__hw__enet__tcsrn__bitfields}{\+\_\+hw\+\_\+enet\+\_\+tcsrn\+::\+\_\+hw\+\_\+enet\+\_\+tcsrn\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__enet__tcsrn_acc28fcc5f84690b415bd0f5d543a7bfd}{}\label{union__hw__enet__tcsrn_acc28fcc5f84690b415bd0f5d543a7bfd}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+N\+E\+T\+\_\+\+T\+C\+S\+Rn -\/ Timer Control Status Register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
