--
-- Generated by VHDL export
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_signed.all;
entity one_1 is
  port(
      q    : OUT std_logic
  );
end one_1;



architecture behavioural of one_1 is

begin
    q <= '1';
end behavioural ;
