
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_7936:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2d5c6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2d5c6f; op2val:0x80000000;
op3val:0x85ffff80; valaddr_reg:x3; val_offset:23808*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23808*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7937:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2d5c6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2d5c6f; op2val:0x80000000;
op3val:0x85ffffc0; valaddr_reg:x3; val_offset:23811*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23811*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7938:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2d5c6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2d5c6f; op2val:0x80000000;
op3val:0x85ffffe0; valaddr_reg:x3; val_offset:23814*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23814*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7939:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2d5c6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2d5c6f; op2val:0x80000000;
op3val:0x85fffff0; valaddr_reg:x3; val_offset:23817*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23817*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7940:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2d5c6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2d5c6f; op2val:0x80000000;
op3val:0x85fffff8; valaddr_reg:x3; val_offset:23820*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23820*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7941:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2d5c6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2d5c6f; op2val:0x80000000;
op3val:0x85fffffc; valaddr_reg:x3; val_offset:23823*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23823*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7942:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2d5c6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2d5c6f; op2val:0x80000000;
op3val:0x85fffffe; valaddr_reg:x3; val_offset:23826*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23826*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7943:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2d5c6f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x0b and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2d5c6f; op2val:0x80000000;
op3val:0x85ffffff; valaddr_reg:x3; val_offset:23829*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23829*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7944:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21000000; valaddr_reg:x3; val_offset:23832*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23832*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7945:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21000001; valaddr_reg:x3; val_offset:23835*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23835*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7946:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21000003; valaddr_reg:x3; val_offset:23838*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23838*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7947:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21000007; valaddr_reg:x3; val_offset:23841*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23841*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7948:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2100000f; valaddr_reg:x3; val_offset:23844*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23844*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7949:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2100001f; valaddr_reg:x3; val_offset:23847*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23847*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7950:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2100003f; valaddr_reg:x3; val_offset:23850*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23850*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7951:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2100007f; valaddr_reg:x3; val_offset:23853*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23853*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7952:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x210000ff; valaddr_reg:x3; val_offset:23856*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23856*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7953:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x210001ff; valaddr_reg:x3; val_offset:23859*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23859*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7954:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x210003ff; valaddr_reg:x3; val_offset:23862*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23862*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7955:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x210007ff; valaddr_reg:x3; val_offset:23865*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23865*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7956:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21000fff; valaddr_reg:x3; val_offset:23868*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23868*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7957:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21001fff; valaddr_reg:x3; val_offset:23871*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23871*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7958:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21003fff; valaddr_reg:x3; val_offset:23874*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23874*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7959:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21007fff; valaddr_reg:x3; val_offset:23877*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23877*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7960:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2100ffff; valaddr_reg:x3; val_offset:23880*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23880*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7961:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2101ffff; valaddr_reg:x3; val_offset:23883*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23883*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7962:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2103ffff; valaddr_reg:x3; val_offset:23886*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23886*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7963:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x2107ffff; valaddr_reg:x3; val_offset:23889*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23889*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7964:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x210fffff; valaddr_reg:x3; val_offset:23892*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23892*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7965:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x211fffff; valaddr_reg:x3; val_offset:23895*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23895*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7966:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x213fffff; valaddr_reg:x3; val_offset:23898*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23898*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7967:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21400000; valaddr_reg:x3; val_offset:23901*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23901*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7968:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21600000; valaddr_reg:x3; val_offset:23904*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23904*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7969:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21700000; valaddr_reg:x3; val_offset:23907*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23907*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7970:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x21780000; valaddr_reg:x3; val_offset:23910*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23910*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7971:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217c0000; valaddr_reg:x3; val_offset:23913*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23913*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7972:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217e0000; valaddr_reg:x3; val_offset:23916*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23916*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7973:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217f0000; valaddr_reg:x3; val_offset:23919*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23919*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7974:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217f8000; valaddr_reg:x3; val_offset:23922*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23922*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7975:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fc000; valaddr_reg:x3; val_offset:23925*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23925*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7976:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fe000; valaddr_reg:x3; val_offset:23928*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23928*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7977:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ff000; valaddr_reg:x3; val_offset:23931*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23931*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7978:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ff800; valaddr_reg:x3; val_offset:23934*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23934*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7979:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffc00; valaddr_reg:x3; val_offset:23937*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23937*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7980:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffe00; valaddr_reg:x3; val_offset:23940*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23940*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7981:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fff00; valaddr_reg:x3; val_offset:23943*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23943*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7982:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fff80; valaddr_reg:x3; val_offset:23946*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23946*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7983:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fffc0; valaddr_reg:x3; val_offset:23949*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23949*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7984:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fffe0; valaddr_reg:x3; val_offset:23952*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23952*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7985:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffff0; valaddr_reg:x3; val_offset:23955*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23955*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7986:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffff8; valaddr_reg:x3; val_offset:23958*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23958*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7987:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffffc; valaddr_reg:x3; val_offset:23961*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23961*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7988:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217ffffe; valaddr_reg:x3; val_offset:23964*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23964*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7989:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x42 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x217fffff; valaddr_reg:x3; val_offset:23967*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23967*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7990:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3f800001; valaddr_reg:x3; val_offset:23970*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23970*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7991:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3f800003; valaddr_reg:x3; val_offset:23973*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23973*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7992:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3f800007; valaddr_reg:x3; val_offset:23976*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23976*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7993:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3f999999; valaddr_reg:x3; val_offset:23979*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23979*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7994:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:23982*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23982*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7995:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:23985*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23985*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7996:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:23988*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23988*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7997:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:23991*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23991*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7998:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:23994*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23994*0 + 3*62*FLEN/8, x4, x1, x2)

inst_7999:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:23997*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 23997*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8000:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:24000*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24000*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8001:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:24003*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24003*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8002:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:24006*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24006*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8003:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:24009*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24009*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8004:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:24012*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24012*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8005:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x2e49b2 and fs2 == 0 and fe2 == 0x01 and fm2 == 0x3c02c2 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e2e49b2; op2val:0xbc02c2;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:24015*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24015*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8006:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba000000; valaddr_reg:x3; val_offset:24018*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24018*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8007:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba000001; valaddr_reg:x3; val_offset:24021*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24021*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8008:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba000003; valaddr_reg:x3; val_offset:24024*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24024*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8009:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba000007; valaddr_reg:x3; val_offset:24027*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24027*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8010:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba00000f; valaddr_reg:x3; val_offset:24030*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24030*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8011:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba00001f; valaddr_reg:x3; val_offset:24033*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24033*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8012:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba00003f; valaddr_reg:x3; val_offset:24036*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24036*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8013:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba00007f; valaddr_reg:x3; val_offset:24039*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24039*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8014:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba0000ff; valaddr_reg:x3; val_offset:24042*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24042*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8015:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba0001ff; valaddr_reg:x3; val_offset:24045*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24045*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8016:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba0003ff; valaddr_reg:x3; val_offset:24048*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24048*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8017:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba0007ff; valaddr_reg:x3; val_offset:24051*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24051*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8018:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba000fff; valaddr_reg:x3; val_offset:24054*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24054*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8019:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba001fff; valaddr_reg:x3; val_offset:24057*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24057*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8020:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba003fff; valaddr_reg:x3; val_offset:24060*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24060*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8021:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba007fff; valaddr_reg:x3; val_offset:24063*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24063*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8022:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba00ffff; valaddr_reg:x3; val_offset:24066*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24066*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8023:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba01ffff; valaddr_reg:x3; val_offset:24069*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24069*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8024:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba03ffff; valaddr_reg:x3; val_offset:24072*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24072*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8025:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba07ffff; valaddr_reg:x3; val_offset:24075*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24075*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8026:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba0fffff; valaddr_reg:x3; val_offset:24078*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24078*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8027:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba1fffff; valaddr_reg:x3; val_offset:24081*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24081*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8028:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba3fffff; valaddr_reg:x3; val_offset:24084*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24084*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8029:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba400000; valaddr_reg:x3; val_offset:24087*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24087*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8030:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba600000; valaddr_reg:x3; val_offset:24090*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24090*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8031:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba700000; valaddr_reg:x3; val_offset:24093*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24093*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8032:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba780000; valaddr_reg:x3; val_offset:24096*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24096*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8033:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7c0000; valaddr_reg:x3; val_offset:24099*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24099*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8034:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7e0000; valaddr_reg:x3; val_offset:24102*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24102*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8035:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7f0000; valaddr_reg:x3; val_offset:24105*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24105*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8036:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7f8000; valaddr_reg:x3; val_offset:24108*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24108*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8037:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7fc000; valaddr_reg:x3; val_offset:24111*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24111*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8038:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7fe000; valaddr_reg:x3; val_offset:24114*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24114*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8039:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7ff000; valaddr_reg:x3; val_offset:24117*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24117*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8040:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7ff800; valaddr_reg:x3; val_offset:24120*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24120*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8041:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7ffc00; valaddr_reg:x3; val_offset:24123*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24123*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8042:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7ffe00; valaddr_reg:x3; val_offset:24126*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24126*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8043:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7fff00; valaddr_reg:x3; val_offset:24129*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24129*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8044:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7fff80; valaddr_reg:x3; val_offset:24132*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24132*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8045:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7fffc0; valaddr_reg:x3; val_offset:24135*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24135*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8046:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7fffe0; valaddr_reg:x3; val_offset:24138*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24138*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8047:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7ffff0; valaddr_reg:x3; val_offset:24141*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24141*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8048:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7ffff8; valaddr_reg:x3; val_offset:24144*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24144*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8049:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7ffffc; valaddr_reg:x3; val_offset:24147*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24147*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8050:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7ffffe; valaddr_reg:x3; val_offset:24150*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24150*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8051:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x74 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xba7fffff; valaddr_reg:x3; val_offset:24153*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24153*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8052:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbf800001; valaddr_reg:x3; val_offset:24156*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24156*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8053:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbf800003; valaddr_reg:x3; val_offset:24159*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24159*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8054:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbf800007; valaddr_reg:x3; val_offset:24162*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24162*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8055:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbf999999; valaddr_reg:x3; val_offset:24165*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24165*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8056:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:24168*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24168*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8057:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:24171*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24171*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8058:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:24174*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24174*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8059:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:24177*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24177*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8060:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:24180*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24180*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8061:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:24183*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24183*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8062:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:24186*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24186*0 + 3*62*FLEN/8, x4, x1, x2)

inst_8063:
// fs1 == 0 and fe1 == 0xfc and fm1 == 0x34a023 and fs2 == 1 and fe2 == 0x01 and fm2 == 0x3569fb and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7e34a023; op2val:0x80b569fb;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:24189*0 + 3*62*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 24189*0 + 3*62*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2116901999,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146816,32,FLEN)
NAN_BOXED(2116901999,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146880,32,FLEN)
NAN_BOXED(2116901999,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146912,32,FLEN)
NAN_BOXED(2116901999,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146928,32,FLEN)
NAN_BOXED(2116901999,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146936,32,FLEN)
NAN_BOXED(2116901999,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146940,32,FLEN)
NAN_BOXED(2116901999,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146942,32,FLEN)
NAN_BOXED(2116901999,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2248146943,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648128,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648129,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648131,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648135,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648143,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648159,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648191,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648255,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648383,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553648639,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553649151,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553650175,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553652223,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553656319,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553664511,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553680895,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553713663,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553779199,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(553910271,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(554172415,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(554696703,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(555745279,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(557842431,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(557842432,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(559939584,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(560988160,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(561512448,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(561774592,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(561905664,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(561971200,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562003968,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562020352,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562028544,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562032640,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562034688,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562035712,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036224,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036480,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036608,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036672,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036704,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036720,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036728,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036732,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036734,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(562036735,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2116962738,32,FLEN)
NAN_BOXED(12321474,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120562176,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120562177,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120562179,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120562183,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120562191,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120562207,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120562239,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120562303,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120562431,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120562687,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120563199,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120564223,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120566271,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120570367,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120578559,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120594943,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120627711,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120693247,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3120824319,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3121086463,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3121610751,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3122659327,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3124756479,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3124756480,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3126853632,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3127902208,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128426496,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128688640,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128819712,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128885248,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128918016,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128934400,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128942592,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128946688,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128948736,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128949760,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128950272,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128950528,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128950656,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128950720,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128950752,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128950768,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128950776,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128950780,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128950782,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3128950783,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2117378083,32,FLEN)
NAN_BOXED(2159372795,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
