INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsoo/Downloads/mux_2t1_nb_v1_04.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2t1_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsoo/Downloads/rca_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rca_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsoo/Downloads/reg_nb_v1_03.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_nb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/jtsoo/Downloads/univ_sseg_v1_05.v:120]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jtsoo/SooHooCPE233Experiment1/SooHooCPE233Experiment1.srcs/sources_1/new/experiment1TOP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module experiment1TOP
