#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Nov 23 23:44:10 2018
# Process ID: 104
# Log file: C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/planAhead_run_1/planAhead.log
# Journal file: C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/pa.fromNetlist.tcl
# create_project -name basic_uart -dir "C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/planAhead_run_1" -part xc7z020clg484-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/t_serial.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "constraints.ucf" [current_fileset -constrset]
Adding file 'C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf' to fileset 'constrs_1'
# add_files [list {constraints.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc7z020clg484-3
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design t_serial.ngc ...
WARNING:NetListWriters:298 - No output is written to t_serial.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file t_serial.edif ...
ngc2edif: Total memory usage is 80708 kilobytes

Parsing EDIF File [./planAhead_run_1/basic_uart.data/cache/t_serial_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/basic_uart.data/cache/t_serial_ngc_zx.edif]
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/IOStandards.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/zynq/drc.xml
Parsing UCF File [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site U18 [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:1]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site M14 [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:2]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site N14 [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:3]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site L14 [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:4]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site M13 [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:5]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site D4 [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:6]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site N12 [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:8]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site T15 [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:18]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'pmod_1' at site T3, Site location is not valid [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:20]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'pmod_2' at site R3, Site location is not valid [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:21]
CRITICAL WARNING: [Designutils 20-30] Unrecognized site L15 [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf:25]
Finished Parsing UCF File [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  FDC => FDCE: 15 instances
  FDP => FDPE: 1 instances

Phase 0 | Netlist Checksum: a503b0f6
link_design: Time (s): elapsed = 00:00:29 . Memory (MB): peak = 805.422 ; gain = 401.637
set_property iostandard LVCMOS18 [get_ports [list {led[7]}]]
startgroup
set_property package_pin P16 [get_ports {led[6]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {led[7]}]]
set_property iostandard LVCMOS33 [get_ports [list {led[5]}]]
set_property iostandard LVCMOS18 [get_ports [list {led[4]}]]
set_property iostandard LVCMOS33 [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property iostandard LVCMOS33 [get_ports [list reset_btn]]
set_property iostandard LVCMOS33 [get_ports [list sys_clk]]
startgroup
set_property package_pin Y9 [get_ports sys_clk]
endgroup
startgroup
set_property package_pin U14 [get_ports {led[7]}]
endgroup
set_property package_pin "" [get_ports [list  {led[5]}]]
startgroup
set_property package_pin U19 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin W22 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin V22 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin U21 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin U22 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin T21 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin T22 [get_ports {led[0]}]
endgroup
startgroup
set_property package_pin P16 [get_ports reset_btn]
endgroup
startgroup
set_property package_pin AA11 [get_ports uart_rx]
endgroup
startgroup
set_property package_pin AB11 [get_ports uart_tx]
endgroup
startgroup
set_property package_pin U10 [get_ports pmod_1]
endgroup
startgroup
set_property package_pin U11 [get_ports pmod_2]
endgroup
save_constraints
startgroup
set_property package_pin A16 [get_ports {led[6]}]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property package_pin A16 [get_ports {led[6]}]'
INFO: [Common 17-17] undo 'startgroup'
startgroup
set_property package_pin A16 [get_ports {led[6]}]
endgroup
refresh_design
Parsing UCF File [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf]
Finished Parsing UCF File [C:/Users/BBS/Desktop/ISE_Programe/FPGA_ZYNQ/basic_uart/constraints.ucf]
refresh_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 863.012 ; gain = 1.613
set_property iostandard LVCMOS33 [get_ports [list {led[7]} {led[6]} {led[5]} {led[4]} {led[3]} {led[2]} {led[1]} {led[0]}]]
set_property iostandard LVCMOS33 [get_ports [list pmod_1]]
set_property iostandard LVCMOS33 [get_ports [list pmod_2]]
set_property iostandard LVCMOS33 [get_ports [list reset_btn]]
set_property iostandard LVCMOS33 [get_ports [list sys_clk]]
set_property iostandard LVCMOS33 [get_ports [list uart_rx]]
set_property iostandard LVCMOS33 [get_ports [list uart_tx]]
startgroup
set_property package_pin AB11 [get_ports uart_tx]
endgroup
startgroup
set_property package_pin AA11 [get_ports uart_rx]
endgroup
startgroup
set_property package_pin Y9 [get_ports sys_clk]
endgroup
startgroup
set_property package_pin P16 [get_ports reset_btn]
endgroup
startgroup
set_property package_pin U10 [get_ports pmod_1]
endgroup
startgroup
set_property package_pin U10 [get_ports pmod_1]
endgroup
startgroup
set_property package_pin U9 [get_ports pmod_2]
endgroup
startgroup
set_property package_pin U14 [get_ports {led[7]}]
endgroup
startgroup
set_property package_pin U19 [get_ports {led[6]}]
endgroup
startgroup
set_property package_pin W22 [get_ports {led[5]}]
endgroup
startgroup
set_property package_pin V22 [get_ports {led[4]}]
endgroup
startgroup
set_property package_pin U21 [get_ports {led[3]}]
endgroup
startgroup
set_property package_pin U22 [get_ports {led[2]}]
endgroup
startgroup
set_property package_pin T21 [get_ports {led[1]}]
endgroup
startgroup
set_property package_pin T22 [get_ports {led[0]}]
endgroup
save_constraints
