<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.1 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.1\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf main.ucf

</twCmdLine><twDesign>main.ncd</twDesign><twDesignPath>main.ncd</twDesignPath><twPCF>main.pcf</twPCF><twPcfPath>main.pcf</twPcfPath><twDevInfo arch="spartan3" pkg="vq100"><twDevName>xc3s200</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.39 2011-02-03</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:2698 - No timing constraints found, doing default enumeration.</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twDataSheet anchorID="7" twNameLen="15"><twSUH2ClkList anchorID="8" twDestWidth="6" twPhaseWidth="18"><twDest>RW</twDest><twSUH2Clk ><twSrc>AL&lt;8&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.854</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.120</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AL&lt;9&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.840</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.109</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AL&lt;10&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.651</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.917</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.714</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">1.960</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.368</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.825</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.424</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.870</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.250</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.731</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.741</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.124</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.881</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.236</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.967</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.304</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.418</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.865</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="9" twDestWidth="7" twPhaseWidth="13"><twDest>SPI_CLK</twDest><twSUH2Clk ><twSrc>SPI_DIN</twSrc><twSUHTime twClkPhase="0.000" twInternalClk ="SPI_CLK_BUFGP"><twSU2ClkTime twEdge="twFalling" twCrnrFst="f">2.013</twSU2ClkTime><twH2ClkTime twEdge="twFalling" twCrnrFst="f">0.121</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>SPI_SS</twSrc><twSUHTime twInternalClk ="SPI_CLK_BUFGP" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.760</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">0.169</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twSUH2ClkList anchorID="10" twDestWidth="6" twPhaseWidth="18"><twDest>STRB</twDest><twSUH2Clk ><twSrc>AL&lt;8&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.130</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.386</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AL&lt;9&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.116</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.375</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>AL&lt;10&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.375</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.183</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;0&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">0.438</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.226</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;1&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.644</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.091</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;2&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.700</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.136</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;3&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.526</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">2.997</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;4&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.017</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.390</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;5&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.157</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.502</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;6&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.243</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.570</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>D&lt;7&gt;</twSrc><twSUHTime twInternalClk ="DPRAM_OUT_RDWR_MSK" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.694</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.131</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="11" twDestWidth="11" twPhaseWidth="21"><twSrc>AH&lt;20&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "12.237" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.149" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.006" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.873" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "11.631" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.791" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "12.325" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.446" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.244" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.157" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "11.869" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.604" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "11.982" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.745" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.031" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.213" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.108" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.183" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.600" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.440" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.509" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.908" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "11.864" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.878" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.863" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.019" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.557" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.487" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.127" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.457" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "14.172" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.406" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.427" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.874" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.436" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.844" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "14.417" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.712" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.287" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.180" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.681" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.150" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "14.433" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.731" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.524" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.199" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.697" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.169" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "10.577" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.508" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "10.705" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.668" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "10.493" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.404" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.343" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.965" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "12.856" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.760" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "10.865" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.869" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="12" twDestWidth="11" twPhaseWidth="21"><twSrc>AH&lt;21&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "12.276" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.375" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.581" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.591" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "11.791" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.276" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "12.364" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.672" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.819" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.875" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "12.029" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.089" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.021" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.971" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.606" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.931" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.268" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.668" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.639" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.666" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "13.084" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.626" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.024" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.363" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.902" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.245" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "14.132" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.205" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.287" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.942" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "14.211" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.632" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "14.002" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.592" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.596" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.329" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "14.456" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.938" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.862" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.898" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.841" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.635" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "14.472" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.957" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "14.099" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.917" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.857" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.654" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "11.152" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.226" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "11.280" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.386" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "11.068" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.122" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.918" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.683" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "12.954" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.986" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "11.440" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.587" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="13" twDestWidth="11" twPhaseWidth="21"><twSrc>AH&lt;22&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "12.467" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.414" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "15.211" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.630" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "11.861" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.276" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "12.555" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.711" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "15.449" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.914" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "12.099" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.089" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.212" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "20.010" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "15.236" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.970" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.338" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.668" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.830" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.705" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "14.714" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.665" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.094" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.363" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "14.093" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "21.284" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "15.762" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "21.244" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.357" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.942" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "14.402" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "21.671" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "15.632" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "21.631" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.666" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.329" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "14.647" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "21.977" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "15.492" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "21.937" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.911" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.635" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "14.663" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "21.996" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "15.729" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "21.956" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.927" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.654" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "12.782" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.265" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "12.910" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.425" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "12.698" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.161" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "15.548" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.722" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.086" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "20.025" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "13.070" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.626" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="14" twDestWidth="11" twPhaseWidth="21"><twSrc>AH&lt;23&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "12.800" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.414" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.040" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.915" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "12.209" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.503" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "12.888" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.711" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.278" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.199" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "12.447" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.316" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.545" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.010" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.065" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.255" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.686" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.895" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "13.163" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.705" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.543" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.950" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.442" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.590" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "14.426" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.284" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.591" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.529" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.705" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.169" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "14.735" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.671" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.461" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.916" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "14.014" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.556" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "14.980" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.977" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.321" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.222" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "14.259" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.862" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "14.996" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.996" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.558" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.241" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "14.275" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.881" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "10.611" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.550" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "10.739" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.710" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "10.527" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.446" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.377" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.007" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.434" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.025" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "10.899" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.911" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="15" twDestWidth="11" twPhaseWidth="21"><twSrc>AL&lt;0&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.170" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.911" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "11.099" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "14.489" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.258" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.208" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "11.337" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "14.773" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.915" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.507" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "11.124" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "14.829" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "13.533" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.202" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "10.602" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "14.524" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "14.796" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.781" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "11.650" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.103" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "15.105" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.168" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "11.520" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.490" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "15.350" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.474" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "11.380" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.796" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "15.366" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.493" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "11.617" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.815" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "8.670" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "10.124" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "8.798" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "10.284" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "8.586" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "10.020" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "11.436" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.581" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.789" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.522" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "8.958" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "10.485" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="16" twDestWidth="11" twPhaseWidth="21"><twSrc>AL&lt;1&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "12.846" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.507" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "11.049" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "14.425" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "12.934" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.804" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "11.287" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "14.709" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.591" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.103" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "11.074" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "14.765" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "13.209" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.798" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "10.552" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "14.460" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "14.472" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.377" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "11.600" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.039" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "14.781" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.764" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "11.470" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.426" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "15.026" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.070" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "11.330" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.732" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "15.042" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.089" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "11.567" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.751" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "8.620" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "10.060" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "8.748" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "10.220" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "8.536" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "9.956" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "11.386" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.517" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.465" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.118" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "8.908" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "10.421" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="17" twDestWidth="11" twPhaseWidth="21"><twSrc>AL&lt;2&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.849" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.760" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.088" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.976" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.937" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.057" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.326" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.260" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.594" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.356" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.113" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.316" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "14.212" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.051" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.591" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.011" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "15.475" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.630" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.639" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.590" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "15.784" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.017" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.509" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.977" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "16.029" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.323" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.369" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.283" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "16.045" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.342" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.606" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.302" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "10.659" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.611" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "10.787" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.771" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "10.575" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.507" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.425" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.068" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "14.468" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.371" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "10.947" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.972" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="18" twDestWidth="11" twPhaseWidth="21"><twSrc>AL&lt;3&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.567" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.407" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "12.806" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.623" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.655" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.704" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.044" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.907" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.312" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.003" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.831" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.963" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "13.930" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.698" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.309" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.658" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "15.193" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.277" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.357" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.237" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "15.502" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.664" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.227" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.624" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "15.747" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.970" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.087" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.930" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "15.763" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.989" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.324" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.949" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "10.377" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.258" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "10.505" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.418" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "10.293" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.154" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.143" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.715" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "14.186" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.018" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "10.665" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.619" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="19" twDestWidth="11" twPhaseWidth="21"><twSrc>AL&lt;4&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.276" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.044" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "12.515" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.260" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.364" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.341" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "12.753" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.544" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.021" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.640" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.540" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.600" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "13.639" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.335" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.018" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.295" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "14.902" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.914" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.066" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.874" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "15.211" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.301" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "12.936" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.261" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "15.456" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.607" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "12.796" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.567" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "15.472" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.626" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.033" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.586" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "10.086" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "11.895" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "10.214" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.055" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "10.002" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "11.791" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "12.852" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.352" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.895" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.655" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "10.374" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.256" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="20" twDestWidth="11" twPhaseWidth="21"><twSrc>AL&lt;5&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.224" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.979" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "12.463" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.195" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.312" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.276" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "12.701" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.479" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.969" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.575" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.488" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.535" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "13.587" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.270" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "11.966" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.230" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "14.850" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.849" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.014" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.809" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "15.159" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.236" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "12.884" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.196" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "15.404" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.542" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "12.744" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.502" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "15.420" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.561" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "12.981" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.521" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "10.034" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "11.830" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "10.162" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "11.990" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "9.950" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "11.726" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "12.800" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.287" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.843" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.590" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "10.322" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.191" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="21" twDestWidth="11" twPhaseWidth="21"><twSrc>AL&lt;6&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "14.013" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.964" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.252" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.180" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "14.101" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.261" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.490" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.464" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.758" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.560" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.277" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.520" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "14.376" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.255" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.755" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.215" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "15.639" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.834" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.803" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.794" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "15.948" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.221" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.673" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.181" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "16.193" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.527" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.533" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.487" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "16.209" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.546" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.770" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.506" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "10.823" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.815" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "10.951" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.975" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "10.739" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.711" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.589" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.272" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "14.632" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.575" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "11.111" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.176" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="22" twDestWidth="11" twPhaseWidth="21"><twSrc>AL&lt;7&gt;</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.917" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.845" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.156" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.061" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "14.005" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.142" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.394" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.345" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.662" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.441" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.181" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.401" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "14.280" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.136" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.659" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.096" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "15.543" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.715" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.707" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.675" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "15.852" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.102" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.577" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.062" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "16.097" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.408" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.437" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.368" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "16.113" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.427" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.674" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.387" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "10.727" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.696" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "10.855" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.856" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "10.643" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.592" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.493" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.153" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "14.536" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.456" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "11.015" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "13.057" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="23" twDestWidth="7" twPhaseWidth="7"><twSrc>H3</twSrc><twClk2Out  twOutPad = "DSP_RST" twMinTime = "6.008" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.737" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="H3_IBUF" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "LRST" twMinTime = "5.695" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.453" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="H3_IBUF" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="24" twDestWidth="4" twPhaseWidth="18"><twSrc>RW</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.144" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.807" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.739" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.037" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.674" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.736" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.298" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "12.259" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.700" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "12.235" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.670" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "12.018" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.399" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "12.467" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.960" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="25" twDestWidth="9" twPhaseWidth="13"><twSrc>SPI_CLK</twSrc><twClk2Out  twOutPad = "DEBUG_OUT" twMinTime = "8.186" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.463" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="SPI_CLK_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "DEBUG_OUT" twMinTime = "8.106" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "9.362" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="SPI_CLK_BUFGP" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "SPI_DOUT" twMinTime = "6.008" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "6.737" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="SPI_CLK_BUFGP" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2OutList anchorID="26" twDestWidth="11" twPhaseWidth="21"><twSrc>STRB</twSrc><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "13.420" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.073" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "11.197" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.277" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "12.902" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.743" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;0&gt;" twMinTime = "11.064" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.661" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "14.015" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "16.864" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "11.285" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.574" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "13.140" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.027" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;1&gt;" twMinTime = "11.302" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.474" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "13.313" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.940" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "10.942" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.873" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "12.927" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.083" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;2&gt;" twMinTime = "11.541" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.053" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "13.012" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.564" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "11.560" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.568" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "12.405" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.778" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;3&gt;" twMinTime = "11.297" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "16.748" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "12.535" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.966" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "12.823" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.147" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "13.453" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.357" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;4&gt;" twMinTime = "12.560" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.327" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "12.511" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.936" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.132" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.534" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "13.323" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.744" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;5&gt;" twMinTime = "12.869" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "18.714" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "12.294" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "14.665" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.377" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.840" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.183" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.050" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;6&gt;" twMinTime = "13.114" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.020" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "12.743" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "15.226" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="DPRAM_OUT_RDWR_MSK" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.393" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "17.859" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="INT_READ_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.420" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.069" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "D&lt;7&gt;" twMinTime = "13.130" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "19.039" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0003" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "FROM_CS" twMinTime = "10.473" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.378" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "NVSRAM_CS" twMinTime = "10.601" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.538" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "W5100_CS" twMinTime = "10.389" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.274" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "13.239" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.835" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "WDI" twMinTime = "12.056" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "15.801" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="WDI_CS_not0001" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "XL16L784_CS" twMinTime = "10.761" twMinCrnr="f" twMinEdge ="twFalling" twMaxTime = "12.739" twMaxCrnr="f" twMaxEdge ="twFalling" twInternalClk="NVSRAM_CS_BUF_not0002" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="27" twDestWidth="6"><twDest>AH&lt;20&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>5.492</twRiseFall><twFallFall>5.492</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>4.799</twRiseFall><twFallFall>4.799</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>6.482</twRiseFall><twFallFall>6.482</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>5.725</twRiseFall><twFallFall>5.725</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>1.894</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>1.636</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>3.972</twRiseFall><twFallFall>3.972</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>3.619</twRiseFall><twFallFall>3.619</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>3.256</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>3.191</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>4.032</twRiseFall><twFallFall>4.032</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>3.913</twRiseFall><twFallFall>3.913</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>4.230</twRiseFall><twFallFall>4.230</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="28" twDestWidth="6"><twDest>AH&lt;21&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>5.453</twRiseFall><twFallFall>5.453</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>4.760</twRiseFall><twFallFall>4.760</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>6.443</twRiseFall><twFallFall>6.443</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>5.686</twRiseFall><twFallFall>5.686</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>1.855</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>1.597</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>3.933</twRiseFall><twFallFall>3.933</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>3.580</twRiseFall><twFallFall>3.580</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>3.217</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>3.152</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>3.993</twRiseFall><twFallFall>3.993</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>3.874</twRiseFall><twFallFall>3.874</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>4.089</twRiseFall><twFallFall>4.089</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="29" twDestWidth="6"><twDest>AH&lt;22&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>5.262</twRiseFall><twFallFall>5.262</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>4.569</twRiseFall><twFallFall>4.569</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>6.252</twRiseFall><twFallFall>6.252</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>5.495</twRiseFall><twFallFall>5.495</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>1.664</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>1.406</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>3.742</twRiseFall><twFallFall>3.742</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>3.389</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>3.026</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>2.961</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>3.802</twRiseFall><twFallFall>3.802</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>3.683</twRiseFall><twFallFall>3.683</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>3.898</twRiseFall><twFallFall>3.898</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="30" twDestWidth="6"><twDest>AH&lt;23&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>4.929</twRiseFall><twFallFall>4.929</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>4.236</twRiseFall><twFallFall>4.236</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>5.919</twRiseFall><twFallFall>5.919</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>5.162</twRiseFall><twFallFall>5.162</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>1.331</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>1.073</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>3.409</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>3.056</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>2.693</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>2.628</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>3.469</twRiseFall><twFallFall>3.469</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>3.350</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>4.196</twRiseFall><twFallFall>4.196</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="31" twDestWidth="6"><twDest>AL&lt;0&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>6.267</twRiseFall><twFallFall>6.267</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>5.752</twRiseFall><twFallFall>5.752</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>6.752</twRiseFall><twFallFall>6.752</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>6.979</twRiseFall><twFallFall>6.979</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>0.961</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>0.703</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>3.039</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>2.686</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>2.323</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>2.258</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>3.099</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>2.980</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>6.137</twRiseFall><twFallFall>6.137</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="32" twDestWidth="6"><twDest>AL&lt;1&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>6.317</twRiseFall><twFallFall>6.317</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>5.802</twRiseFall><twFallFall>5.802</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>6.802</twRiseFall><twFallFall>6.802</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>7.029</twRiseFall><twFallFall>7.029</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>1.285</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>1.027</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>3.363</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>3.010</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>2.647</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>2.582</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>3.423</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>3.304</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>6.187</twRiseFall><twFallFall>6.187</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="33" twDestWidth="6"><twDest>AL&lt;2&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>4.278</twRiseFall><twFallFall>4.278</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>3.763</twRiseFall><twFallFall>3.763</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>4.870</twRiseFall><twFallFall>4.870</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>4.990</twRiseFall><twFallFall>4.990</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>0.282</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>0.024</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>2.360</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>2.007</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>1.644</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>1.579</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>2.420</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>2.301</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>4.148</twRiseFall><twFallFall>4.148</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="34" twDestWidth="6"><twDest>AL&lt;3&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>4.560</twRiseFall><twFallFall>4.560</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>4.045</twRiseFall><twFallFall>4.045</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>5.152</twRiseFall><twFallFall>5.152</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>5.272</twRiseFall><twFallFall>5.272</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>0.564</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>0.306</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>2.642</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>2.289</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>1.926</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>1.861</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>2.702</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>2.583</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>4.430</twRiseFall><twFallFall>4.430</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="35" twDestWidth="6"><twDest>AL&lt;4&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>4.851</twRiseFall><twFallFall>4.851</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>4.336</twRiseFall><twFallFall>4.336</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>5.443</twRiseFall><twFallFall>5.443</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>5.563</twRiseFall><twFallFall>5.563</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>0.855</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>0.597</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>2.933</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>2.580</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>2.217</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>2.152</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>2.993</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>2.874</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>4.721</twRiseFall><twFallFall>4.721</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="36" twDestWidth="6"><twDest>AL&lt;5&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>4.903</twRiseFall><twFallFall>4.903</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>4.388</twRiseFall><twFallFall>4.388</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>5.495</twRiseFall><twFallFall>5.495</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>5.615</twRiseFall><twFallFall>5.615</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>0.907</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>0.649</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>2.985</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>2.632</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>2.269</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>2.204</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>3.045</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>2.926</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>4.773</twRiseFall><twFallFall>4.773</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="37" twDestWidth="6"><twDest>AL&lt;6&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>4.114</twRiseFall><twFallFall>4.114</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>3.599</twRiseFall><twFallFall>3.599</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>4.706</twRiseFall><twFallFall>4.706</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>4.826</twRiseFall><twFallFall>4.826</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>0.118</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>-0.140</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>2.196</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>1.843</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>1.480</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>1.415</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>2.256</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>2.137</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>3.984</twRiseFall><twFallFall>3.984</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="38" twDestWidth="6"><twDest>AL&lt;7&gt;</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>4.210</twRiseFall><twFallFall>4.210</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>3.695</twRiseFall><twFallFall>3.695</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>4.802</twRiseFall><twFallFall>4.802</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>4.922</twRiseFall><twFallFall>4.922</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseFall>0.214</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseFall>-0.044</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseFall>2.292</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseFall>1.939</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseFall>1.576</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseFall>1.511</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseFall>2.352</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseFall>2.233</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseFall>4.080</twRiseFall><twFallFall>4.080</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="39" twDestWidth="4"><twDest>H3</twDest><twClk2SU><twSrc>H3</twSrc><twRiseRise>5.721</twRiseRise></twClk2SU><twClk2SU><twSrc>RW</twSrc><twRiseRise>2.074</twRiseRise><twFallRise>2.074</twFallRise></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseRise>2.135</twRiseRise><twFallRise>2.135</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="40" twDestWidth="5"><twDest>RW</twDest><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseRise>0.453</twRiseRise><twFallRise>0.453</twFallRise></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseRise>0.128</twRiseRise><twFallRise>0.128</twFallRise></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseRise>-0.190</twRiseRise><twFallRise>-0.190</twFallRise></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseRise>0.492</twRiseRise><twFallRise>0.492</twFallRise></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseRise>-0.829</twRiseRise><twFallRise>-0.829</twFallRise></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseRise>-1.107</twRiseRise><twFallRise>-1.107</twFallRise></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseRise>-1.133</twRiseRise><twFallRise>-1.133</twFallRise></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseRise>-1.153</twRiseRise><twFallRise>-1.153</twFallRise></twClk2SU><twClk2SU><twSrc>RW</twSrc><twRiseRise>1.145</twRiseRise><twFallRise>1.145</twFallRise></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseRise>1.316</twRiseRise><twFallRise>1.316</twFallRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="41" twDestWidth="7"><twDest>SPI_CLK</twDest><twClk2SU><twSrc>SPI_CLK</twSrc><twRiseRise>6.934</twRiseRise><twFallRise>3.534</twFallRise><twFallFall>7.551</twFallFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="42" twDestWidth="6"><twDest>STRB</twDest><twClk2SU><twSrc>AH&lt;20&gt;</twSrc><twRiseFall>6.532</twRiseFall><twFallFall>6.532</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;21&gt;</twSrc><twRiseFall>5.839</twRiseFall><twFallFall>5.839</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;22&gt;</twSrc><twRiseFall>7.522</twRiseFall><twFallFall>7.522</twFallFall></twClk2SU><twClk2SU><twSrc>AH&lt;23&gt;</twSrc><twRiseFall>6.765</twRiseFall><twFallFall>6.765</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;0&gt;</twSrc><twRiseRise>0.177</twRiseRise><twFallRise>0.177</twFallRise><twRiseFall>2.934</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;1&gt;</twSrc><twRiseRise>-0.148</twRiseRise><twFallRise>-0.148</twFallRise><twRiseFall>2.676</twRiseFall><twFallFall>3.426</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;2&gt;</twSrc><twRiseRise>-0.466</twRiseRise><twFallRise>-0.466</twFallRise><twRiseFall>5.012</twRiseFall><twFallFall>5.012</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;3&gt;</twSrc><twRiseRise>0.216</twRiseRise><twFallRise>0.216</twFallRise><twRiseFall>4.659</twRiseFall><twFallFall>4.659</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;4&gt;</twSrc><twRiseRise>-1.105</twRiseRise><twFallRise>-1.105</twFallRise><twRiseFall>4.296</twRiseFall><twFallFall>4.296</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;5&gt;</twSrc><twRiseRise>-1.383</twRiseRise><twFallRise>-1.383</twFallRise><twRiseFall>4.231</twRiseFall><twFallFall>4.231</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;6&gt;</twSrc><twRiseRise>-1.409</twRiseRise><twFallRise>-1.409</twFallRise><twRiseFall>5.072</twRiseFall><twFallFall>5.072</twFallFall></twClk2SU><twClk2SU><twSrc>AL&lt;7&gt;</twSrc><twRiseRise>-1.429</twRiseRise><twFallRise>-1.429</twFallRise><twRiseFall>4.953</twRiseFall><twFallFall>4.953</twFallFall></twClk2SU><twClk2SU><twSrc>H3</twSrc><twRiseFall>3.667</twRiseFall></twClk2SU><twClk2SU><twSrc>RW</twSrc><twRiseRise>0.869</twRiseRise><twFallRise>0.869</twFallRise></twClk2SU><twClk2SU><twSrc>STRB</twSrc><twRiseRise>1.040</twRiseRise><twFallRise>1.040</twFallRise><twRiseFall>5.168</twRiseFall><twFallFall>5.168</twFallFall></twClk2SU></twClk2SUList><twPad2PadList anchorID="43" twSrcWidth="13" twDestWidth="13"><twPad2Pad><twSrc>AH&lt;20&gt;</twSrc><twDest>NVSRAM_CS</twDest><twDel>13.687</twDel></twPad2Pad><twPad2Pad><twSrc>AH&lt;21&gt;</twSrc><twDest>NVSRAM_CS</twDest><twDel>13.172</twDel></twPad2Pad><twPad2Pad><twSrc>AH&lt;22&gt;</twSrc><twDest>NVSRAM_CS</twDest><twDel>14.172</twDel></twPad2Pad><twPad2Pad><twSrc>AH&lt;23&gt;</twSrc><twDest>NVSRAM_CS</twDest><twDel>14.399</twDel></twPad2Pad><twPad2Pad><twSrc>DIMA</twSrc><twDest>D&lt;1&gt;</twDest><twDel>11.178</twDel></twPad2Pad><twPad2Pad><twSrc>DIMB</twSrc><twDest>D&lt;0&gt;</twDest><twDel>10.579</twDel></twPad2Pad><twPad2Pad><twSrc>H3</twSrc><twDest>WDI</twDest><twDel>9.801</twDel></twPad2Pad><twPad2Pad><twSrc>LON_IRQ</twSrc><twDest>D&lt;1&gt;</twDest><twDel>10.696</twDel></twPad2Pad><twPad2Pad><twSrc>LON_IRQ</twSrc><twDest>INT2</twDest><twDel>9.033</twDel></twPad2Pad><twPad2Pad><twSrc>N1SERVICE_IN</twSrc><twDest>N1SERVICE_OUT</twDest><twDel>6.168</twDel></twPad2Pad><twPad2Pad><twSrc>ROM_SERIAL_SW</twSrc><twDest>D&lt;0&gt;</twDest><twDel>9.542</twDel></twPad2Pad><twPad2Pad><twSrc>ROM_SERIAL_SW</twSrc><twDest>D&lt;2&gt;</twDest><twDel>10.163</twDel></twPad2Pad><twPad2Pad><twSrc>ROM_SERIAL_SW</twSrc><twDest>INT1</twDest><twDel>9.391</twDel></twPad2Pad><twPad2Pad><twSrc>ROM_SERIAL_SW</twSrc><twDest>INT3</twDest><twDel>7.863</twDel></twPad2Pad><twPad2Pad><twSrc>ROM_SERIAL_SW</twSrc><twDest>WDI</twDest><twDel>9.946</twDel></twPad2Pad><twPad2Pad><twSrc>RW</twSrc><twDest>D&lt;0&gt;</twDest><twDel>10.425</twDel></twPad2Pad><twPad2Pad><twSrc>RW</twSrc><twDest>D&lt;1&gt;</twDest><twDel>10.722</twDel></twPad2Pad><twPad2Pad><twSrc>RW</twSrc><twDest>D&lt;2&gt;</twDest><twDel>11.021</twDel></twPad2Pad><twPad2Pad><twSrc>RW</twSrc><twDest>D&lt;3&gt;</twDest><twDel>10.716</twDel></twPad2Pad><twPad2Pad><twSrc>RW</twSrc><twDest>D&lt;4&gt;</twDest><twDel>12.295</twDel></twPad2Pad><twPad2Pad><twSrc>RW</twSrc><twDest>D&lt;5&gt;</twDest><twDel>12.682</twDel></twPad2Pad><twPad2Pad><twSrc>RW</twSrc><twDest>D&lt;6&gt;</twDest><twDel>12.988</twDel></twPad2Pad><twPad2Pad><twSrc>RW</twSrc><twDest>D&lt;7&gt;</twDest><twDel>13.007</twDel></twPad2Pad><twPad2Pad><twSrc>RW</twSrc><twDest>RD</twDest><twDel>10.849</twDel></twPad2Pad><twPad2Pad><twSrc>RW</twSrc><twDest>WR</twDest><twDel>10.110</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>D&lt;0&gt;</twDest><twDel>10.486</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>D&lt;1&gt;</twDest><twDel>10.783</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>D&lt;2&gt;</twDest><twDel>11.082</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>D&lt;3&gt;</twDest><twDel>10.777</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>D&lt;4&gt;</twDest><twDel>12.356</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>D&lt;5&gt;</twDest><twDel>12.743</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>D&lt;6&gt;</twDest><twDel>13.049</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>D&lt;7&gt;</twDest><twDel>13.068</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>NVSRAM_CS</twDest><twDel>13.557</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>RD</twDest><twDel>10.910</twDel></twPad2Pad><twPad2Pad><twSrc>STRB</twSrc><twDest>WR</twDest><twDel>9.988</twDel></twPad2Pad><twPad2Pad><twSrc>W5100_INT</twSrc><twDest>D&lt;0&gt;</twDest><twDel>10.453</twDel></twPad2Pad><twPad2Pad><twSrc>W5100_INT</twSrc><twDest>INT3</twDest><twDel>8.200</twDel></twPad2Pad><twPad2Pad><twSrc>XL16L784_INT</twSrc><twDest>D&lt;2&gt;</twDest><twDel>10.615</twDel></twPad2Pad><twPad2Pad><twSrc>XL16L784_INT</twSrc><twDest>INT1</twDest><twDel>9.843</twDel></twPad2Pad></twPad2PadList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twFoot><twTimestamp>Tue May 15 17:58:29 2012 </twTimestamp></twFoot><twClientInfo anchorID="44"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 78 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
