

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Tue Oct  3 19:41:55 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Row_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  389382|  389382|  389382|  389382|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                    |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name             |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Filter1_Loop_W_Row_Loop  |  389380|  389380|        11|          6|          1|  64896|    yes   |
        +------------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    509|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        4|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    302|    -|
|Register         |        -|      -|     470|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      6|     841|   1755|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      2|   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_eOg_U1  |conv_1_fadd_32ns_eOg  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_g8j_U3  |conv_1_fcmp_32ns_g8j  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_fYi_U2  |conv_1_fmul_32ns_fYi  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdhbi_U4  |conv_1_mac_muladdhbi  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U         |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |conv_1_weights_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    96|   32|     1|         3072|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                      |        4|  0|   0|    0|   320|  128|     4|        10240|
    +----------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_655_p2       |     +    |      0|  0|  12|          12|           1|
    |add_ln14_fu_641_p2       |     +    |      0|  0|  15|           8|           1|
    |add_ln26_2_fu_332_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_3_fu_424_p2     |     +    |      0|  0|  15|           5|           1|
    |add_ln26_4_fu_456_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_5_fu_474_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_6_fu_564_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln26_7_fu_613_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_8_fu_624_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_9_fu_635_p2     |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_577_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln35_1_fu_710_p2     |     +    |      0|  0|  23|          16|          16|
    |add_ln8_fu_344_p2        |     +    |      0|  0|  23|          16|           1|
    |c_fu_326_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_510_p2              |     +    |      0|  0|  15|           6|           1|
    |r_fu_350_p2              |     +    |      0|  0|  15|           5|           1|
    |wr_fu_681_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_fu_607_p2       |     -    |      0|  0|  13|          11|          11|
    |and_ln34_fu_762_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln35_1_fu_418_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln35_2_fu_504_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_406_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_356_p2      |   icmp   |      0|  0|  13|          12|          12|
    |icmp_ln14_fu_412_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln18_1_fu_721_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln18_fu_400_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_1_fu_750_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_744_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_338_p2       |   icmp   |      0|  0|  13|          16|          11|
    |or_ln26_1_fu_522_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_516_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln34_fu_756_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln35_1_fu_498_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_430_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_661_p3    |  select  |      0|  0|  12|           1|           1|
    |select_ln14_fu_647_p3    |  select  |      0|  0|   8|           1|           1|
    |select_ln26_1_fu_673_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln26_2_fu_536_p3  |  select  |      0|  0|   6|           1|           6|
    |select_ln26_fu_528_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln35_1_fu_370_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_378_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_3_fu_386_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_4_fu_436_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_5_fu_444_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_6_fu_462_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_7_fu_480_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_362_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_1_fu_492_p2     |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_394_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 509|         244|         206|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_242_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_264_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten14_phi_fu_231_p4  |   9|          2|   12|         24|
    |ap_phi_mux_indvar_flatten47_phi_fu_209_p4  |   9|          2|   16|         32|
    |ap_phi_mux_indvar_flatten_phi_fu_253_p4    |   9|          2|    8|         16|
    |ap_phi_mux_r_0_phi_fu_220_p4               |   9|          2|    5|         10|
    |ap_phi_mux_w_sum_0_phi_fu_286_p4           |   9|          2|   32|         64|
    |ap_phi_mux_wr_0_phi_fu_275_p4              |   9|          2|    2|          4|
    |c_0_reg_238                                |   9|          2|    5|         10|
    |conv_input_address0                        |  15|          3|   10|         30|
    |f_0_reg_260                                |   9|          2|    6|         12|
    |grp_fu_294_p0                              |  21|          4|   32|        128|
    |grp_fu_294_p1                              |  27|          5|   32|        160|
    |grp_fu_298_p0                              |  21|          4|   32|        128|
    |grp_fu_298_p1                              |  21|          4|   32|        128|
    |indvar_flatten14_reg_227                   |   9|          2|   12|         24|
    |indvar_flatten47_reg_205                   |   9|          2|   16|         32|
    |indvar_flatten_reg_249                     |   9|          2|    8|         16|
    |r_0_reg_216                                |   9|          2|    5|         10|
    |w_sum_0_reg_282                            |   9|          2|   32|         64|
    |wr_0_reg_271                               |   9|          2|    2|          4|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 302|         63|  312|        929|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln26_9_reg_849              |  11|   0|   11|          0|
    |add_ln8_reg_790                 |  16|   0|   16|          0|
    |ap_CS_fsm                       |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |c_0_reg_238                     |   5|   0|    5|          0|
    |conv_1_bias_load_reg_925        |  32|   0|   32|          0|
    |conv_1_weights_1_0_l_reg_874    |  32|   0|   32|          0|
    |conv_1_weights_2_0_l_reg_884    |  32|   0|   32|          0|
    |conv_input_load_1_reg_879       |  32|   0|   32|          0|
    |conv_out_addr_reg_905           |  15|   0|   15|          0|
    |f_0_reg_260                     |   6|   0|    6|          0|
    |icmp_ln18_1_reg_910             |   1|   0|    1|          0|
    |icmp_ln8_reg_786                |   1|   0|    1|          0|
    |icmp_ln8_reg_786_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten14_reg_227        |  12|   0|   12|          0|
    |indvar_flatten47_reg_205        |  16|   0|   16|          0|
    |indvar_flatten_reg_249          |   8|   0|    8|          0|
    |or_ln26_1_reg_807               |   1|   0|    1|          0|
    |r_0_reg_216                     |   5|   0|    5|          0|
    |reg_311                         |  32|   0|   32|          0|
    |reg_316                         |  32|   0|   32|          0|
    |reg_321                         |  32|   0|   32|          0|
    |select_ln11_reg_859             |  12|   0|   12|          0|
    |select_ln14_reg_854             |   8|   0|    8|          0|
    |select_ln26_2_reg_817           |   6|   0|    6|          0|
    |select_ln26_reg_812             |   2|   0|    2|          0|
    |select_ln35_1_reg_795           |   5|   0|    5|          0|
    |select_ln35_5_reg_801           |   5|   0|    5|          0|
    |tmp_1_2_reg_894                 |  32|   0|   32|          0|
    |w_sum_0_reg_282                 |  32|   0|   32|          0|
    |w_sum_3_2_reg_919               |  32|   0|   32|          0|
    |wr_0_reg_271                    |   2|   0|    2|          0|
    |wr_reg_899                      |   2|   0|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 470|   0|  470|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   10|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

