Classic Timing Analyzer report for 473project
Wed Dec 08 22:52:25 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'SW[7]'
  7. Clock Setup: 'SW[6]'
  8. Clock Setup: 'CLOCK_50'
  9. Clock Setup: 'SW[17]'
 10. Clock Hold: 'SW[7]'
 11. Clock Hold: 'SW[6]'
 12. Clock Hold: 'CLOCK_50'
 13. Clock Hold: 'SW[17]'
 14. tsu
 15. tco
 16. tpd
 17. th
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                    ; To                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+---------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 16.431 ns                        ; SW[16]                                  ; LCD_Display:inst46|DATA_BUS_VALUE[1]              ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 29.601 ns                        ; DEreg_verilog:inst59|ALU_op_de[1]       ; branch_ctl                                        ; CLOCK_50   ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 6.097 ns                         ; SW[4]                                   ; HEX7[0]                                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 0.761 ns                         ; KEY[0]                                  ; debounce:inst21|SHIFT_PB[3]                       ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 26.50 MHz ( period = 37.734 ns ) ; regfile:inst50|register_array[5][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]              ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Setup: 'SW[17]'        ; N/A                                      ; None          ; 28.35 MHz ( period = 35.276 ns ) ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9] ; SW[17]     ; SW[17]   ; 0            ;
; Clock Setup: 'SW[6]'         ; N/A                                      ; None          ; 28.35 MHz ( period = 35.276 ns ) ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9] ; SW[6]      ; SW[6]    ; 0            ;
; Clock Setup: 'SW[7]'         ; N/A                                      ; None          ; 28.35 MHz ( period = 35.276 ns ) ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9] ; SW[7]      ; SW[7]    ; 0            ;
; Clock Hold: 'SW[7]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:inst5|rl[0]                     ; shift:inst20|SO[18]                               ; SW[7]      ; SW[7]    ; 463          ;
; Clock Hold: 'SW[6]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:inst5|rl[0]                     ; shift:inst20|SO[18]                               ; SW[6]      ; SW[6]    ; 463          ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:inst5|rl[0]                     ; shift:inst20|SO[18]                               ; CLOCK_50   ; CLOCK_50 ; 760          ;
; Clock Hold: 'SW[17]'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:inst5|rl[0]                     ; shift:inst20|SO[18]                               ; SW[17]     ; SW[17]   ; 463          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                         ;                                                   ;            ;          ; 2149         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-----------------------------------------+---------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SW[7]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[6]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[17]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[14]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[15]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[13]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[7]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 28.35 MHz ( period = 35.276 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.454 ns               ;
; N/A                                     ; 28.46 MHz ( period = 35.134 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.383 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.816 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.224 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.798 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.194 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.734 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.162 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.730 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.158 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.726 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.156 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.708 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.149 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.674 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.153 ns               ;
; N/A                                     ; 29.01 MHz ( period = 34.470 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.035 ns               ;
; N/A                                     ; 29.04 MHz ( period = 34.438 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 17.012 ns               ;
; N/A                                     ; 29.07 MHz ( period = 34.404 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.995 ns               ;
; N/A                                     ; 29.07 MHz ( period = 34.400 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.995 ns               ;
; N/A                                     ; 29.10 MHz ( period = 34.360 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.973 ns               ;
; N/A                                     ; 29.12 MHz ( period = 34.338 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.969 ns               ;
; N/A                                     ; 29.20 MHz ( period = 34.252 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg4 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.921 ns               ;
; N/A                                     ; 29.25 MHz ( period = 34.190 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.911 ns               ;
; N/A                                     ; 29.28 MHz ( period = 34.158 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg8  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.872 ns               ;
; N/A                                     ; 29.28 MHz ( period = 34.158 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg9  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.872 ns               ;
; N/A                                     ; 29.33 MHz ( period = 34.094 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.840 ns               ;
; N/A                                     ; 29.34 MHz ( period = 34.088 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg8 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.839 ns               ;
; N/A                                     ; 29.34 MHz ( period = 34.088 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg9 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.839 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.040 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.824 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.038 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.823 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.036 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.815 ns               ;
; N/A                                     ; 29.42 MHz ( period = 33.986 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.797 ns               ;
; N/A                                     ; 29.44 MHz ( period = 33.972 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.783 ns               ;
; N/A                                     ; 29.44 MHz ( period = 33.970 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg1  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.785 ns               ;
; N/A                                     ; 29.44 MHz ( period = 33.964 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.785 ns               ;
; N/A                                     ; 29.52 MHz ( period = 33.878 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.742 ns               ;
; N/A                                     ; 29.56 MHz ( period = 33.824 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg5  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.705 ns               ;
; N/A                                     ; 29.57 MHz ( period = 33.820 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[4]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.726 ns               ;
; N/A                                     ; 29.58 MHz ( period = 33.804 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg3  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.695 ns               ;
; N/A                                     ; 29.60 MHz ( period = 33.784 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.703 ns               ;
; N/A                                     ; 29.63 MHz ( period = 33.750 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.686 ns               ;
; N/A                                     ; 29.63 MHz ( period = 33.748 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg5 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.669 ns               ;
; N/A                                     ; 29.65 MHz ( period = 33.724 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg4  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.655 ns               ;
; N/A                                     ; 29.72 MHz ( period = 33.642 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.632 ns               ;
; N/A                                     ; 29.75 MHz ( period = 33.608 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.615 ns               ;
; N/A                                     ; 29.76 MHz ( period = 33.600 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg0 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.604 ns               ;
; N/A                                     ; 29.83 MHz ( period = 33.518 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg0 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.562 ns               ;
; N/A                                     ; 29.85 MHz ( period = 33.496 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg2  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.541 ns               ;
; N/A                                     ; 29.88 MHz ( period = 33.462 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg4 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.535 ns               ;
; N/A                                     ; 29.88 MHz ( period = 33.462 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg4  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.524 ns               ;
; N/A                                     ; 29.89 MHz ( period = 33.452 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg0  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.519 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.444 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg5 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.526 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.432 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg4 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.513 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.430 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg4  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.515 ns               ;
; N/A                                     ; 29.93 MHz ( period = 33.416 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.510 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.404 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg8  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.495 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.404 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg9  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.495 ns               ;
; N/A                                     ; 29.95 MHz ( period = 33.384 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg4 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.495 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.374 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg8 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.491 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.374 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg9 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.491 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.368 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg8 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.481 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.368 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg9 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.481 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.356 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg8  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.478 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.356 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg9  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.478 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.346 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.475 ns               ;
; N/A                                     ; 30.01 MHz ( period = 33.324 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.473 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.314 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg3 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.452 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.306 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.443 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.300 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg8  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.452 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.300 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg9  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.452 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.290 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.456 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.272 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.426 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.242 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.411 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.238 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.407 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.234 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.405 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.216 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.398 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.208 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.394 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.204 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.390 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.200 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.388 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.196 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg0  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.398 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.182 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.381 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.182 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.402 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.148 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.385 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.138 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[3]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.385 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.114 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg3  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.350 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.094 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg3 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.344 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.078 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg1  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.332 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.072 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg5  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.329 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.068 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg0 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.331 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.064 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg3  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.332 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.054 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.324 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.052 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg5 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.323 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.042 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg0  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.314 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.024 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg5  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.312 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.024 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg3  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.314 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.004 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.305 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.004 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg5  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.304 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.986 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg3 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.297 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.978 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.284 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.964 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg0  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.284 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.946 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.261 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.944 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.267 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.942 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg2 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.268 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.928 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.278 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.922 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg2  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.261 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.912 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.244 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.912 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.244 ns               ;
; N/A                                     ; 30.39 MHz ( period = 32.908 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.244 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.896 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg2  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.250 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.878 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg0 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.234 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.878 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.227 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.874 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.227 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.868 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.222 ns               ;
; N/A                                     ; 30.43 MHz ( period = 32.864 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg2 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.235 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.846 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.218 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.834 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.205 ns               ;
; N/A                                     ; 30.48 MHz ( period = 32.812 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.201 ns               ;
; N/A                                     ; 30.49 MHz ( period = 32.800 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg4  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.202 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.786 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.207 ns               ;
; N/A                                     ; 30.53 MHz ( period = 32.760 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg4 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.170 ns               ;
; N/A                                     ; 30.54 MHz ( period = 32.746 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg8 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.176 ns               ;
; N/A                                     ; 30.54 MHz ( period = 32.746 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg9 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.176 ns               ;
; N/A                                     ; 30.56 MHz ( period = 32.726 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg4 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.153 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.698 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.160 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.666 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg8  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.121 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.666 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg9  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.121 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.664 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.143 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.634 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.133 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.632 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg8  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.104 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.632 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg9  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.104 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.602 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.089 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.596 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg8 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.088 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.596 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg9 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.088 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.596 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.109 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.568 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.072 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.562 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg8 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.071 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.562 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg9 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.071 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.548 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.073 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.546 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.072 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.544 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.064 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.514 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.056 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.512 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.055 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.510 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.047 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.494 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.046 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.492 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.062 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.480 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.032 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.478 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg1  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.034 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.472 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.034 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.468 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.048 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.460 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.029 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.454 ns )                    ; FDreg_verilog:inst49|instruction_fd[17] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.043 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.454 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.038 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.450 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.018 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.446 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.015 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.444 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg1  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.017 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.442 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg3 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.024 ns               ;
; N/A                                     ; 30.83 MHz ( period = 32.438 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.017 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.426 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg1  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.015 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.386 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.986 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.386 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.991 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.382 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.982 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.378 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.980 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.372 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[2]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 16.002 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.360 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.973 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.360 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg5 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.983 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.354 ns )                    ; FDreg_verilog:inst49|instruction_fd[21] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.980 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.352 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.974 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.332 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg5  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.954 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.328 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[4]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.975 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.326 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.977 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.312 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg3  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.944 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.312 ns )                    ; FDreg_verilog:inst49|instruction_fd[17] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.972 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.298 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg5  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.937 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.294 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[4]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.958 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.278 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg3  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.927 ns               ;
; N/A                                     ; 31.00 MHz ( period = 32.256 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg5 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.918 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.232 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg4  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.904 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.222 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg5 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.901 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.222 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg2 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.915 ns               ;
; N/A                                     ; 31.04 MHz ( period = 32.212 ns )                    ; FDreg_verilog:inst49|instruction_fd[21] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.909 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.206 ns )                    ; FDreg_verilog:inst49|instruction_fd[16] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.919 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.198 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg4  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.887 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.174 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.903 ns               ;
; N/A                                     ; 31.09 MHz ( period = 32.160 ns )                    ; FDreg_verilog:inst49|instruction_fd[18] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.894 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.156 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.873 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.136 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.879 ns               ;
; N/A                                     ; 31.13 MHz ( period = 32.122 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.859 ns               ;
; N/A                                     ; 31.14 MHz ( period = 32.118 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.849 ns               ;
; N/A                                     ; 31.14 MHz ( period = 32.108 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg0 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.853 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.092 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.841 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.090 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.836 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.088 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.837 ns               ;
; N/A                                     ; 31.17 MHz ( period = 32.084 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.835 ns               ;
; N/A                                     ; 31.18 MHz ( period = 32.074 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg0 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.836 ns               ;
; N/A                                     ; 31.19 MHz ( period = 32.066 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.828 ns               ;
; N/A                                     ; 31.19 MHz ( period = 32.064 ns )                    ; FDreg_verilog:inst49|instruction_fd[16] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.848 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.056 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.819 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.054 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.817 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.052 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.819 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.050 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.813 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.046 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.811 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.036 ns )                    ; regfile:inst50|register_array[2][6]     ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.831 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.032 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.832 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.028 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.804 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.026 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg0 ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.811 ns               ;
; N/A                                     ; 31.23 MHz ( period = 32.018 ns )                    ; FDreg_verilog:inst49|instruction_fd[18] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[7]      ; SW[7]    ; None                        ; None                      ; 15.823 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[6]'                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 28.35 MHz ( period = 35.276 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.454 ns               ;
; N/A                                     ; 28.46 MHz ( period = 35.134 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.383 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.816 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.224 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.798 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.194 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.734 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.162 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.730 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.158 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.726 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.156 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.708 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.149 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.674 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.153 ns               ;
; N/A                                     ; 29.01 MHz ( period = 34.470 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.035 ns               ;
; N/A                                     ; 29.04 MHz ( period = 34.438 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 17.012 ns               ;
; N/A                                     ; 29.07 MHz ( period = 34.404 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.995 ns               ;
; N/A                                     ; 29.07 MHz ( period = 34.400 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.995 ns               ;
; N/A                                     ; 29.10 MHz ( period = 34.360 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.973 ns               ;
; N/A                                     ; 29.12 MHz ( period = 34.338 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.969 ns               ;
; N/A                                     ; 29.20 MHz ( period = 34.252 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg4 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.921 ns               ;
; N/A                                     ; 29.25 MHz ( period = 34.190 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.911 ns               ;
; N/A                                     ; 29.28 MHz ( period = 34.158 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg8  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.872 ns               ;
; N/A                                     ; 29.28 MHz ( period = 34.158 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg9  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.872 ns               ;
; N/A                                     ; 29.33 MHz ( period = 34.094 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.840 ns               ;
; N/A                                     ; 29.34 MHz ( period = 34.088 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg8 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.839 ns               ;
; N/A                                     ; 29.34 MHz ( period = 34.088 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg9 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.839 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.040 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.824 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.038 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.823 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.036 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.815 ns               ;
; N/A                                     ; 29.42 MHz ( period = 33.986 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.797 ns               ;
; N/A                                     ; 29.44 MHz ( period = 33.972 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.783 ns               ;
; N/A                                     ; 29.44 MHz ( period = 33.970 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg1  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.785 ns               ;
; N/A                                     ; 29.44 MHz ( period = 33.964 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.785 ns               ;
; N/A                                     ; 29.52 MHz ( period = 33.878 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.742 ns               ;
; N/A                                     ; 29.56 MHz ( period = 33.824 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg5  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.705 ns               ;
; N/A                                     ; 29.57 MHz ( period = 33.820 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[4]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.726 ns               ;
; N/A                                     ; 29.58 MHz ( period = 33.804 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg3  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.695 ns               ;
; N/A                                     ; 29.60 MHz ( period = 33.784 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.703 ns               ;
; N/A                                     ; 29.63 MHz ( period = 33.750 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.686 ns               ;
; N/A                                     ; 29.63 MHz ( period = 33.748 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg5 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.669 ns               ;
; N/A                                     ; 29.65 MHz ( period = 33.724 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg4  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.655 ns               ;
; N/A                                     ; 29.72 MHz ( period = 33.642 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.632 ns               ;
; N/A                                     ; 29.75 MHz ( period = 33.608 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.615 ns               ;
; N/A                                     ; 29.76 MHz ( period = 33.600 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg0 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.604 ns               ;
; N/A                                     ; 29.83 MHz ( period = 33.518 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg0 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.562 ns               ;
; N/A                                     ; 29.85 MHz ( period = 33.496 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg2  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.541 ns               ;
; N/A                                     ; 29.88 MHz ( period = 33.462 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg4 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.535 ns               ;
; N/A                                     ; 29.88 MHz ( period = 33.462 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg4  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.524 ns               ;
; N/A                                     ; 29.89 MHz ( period = 33.452 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg0  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.519 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.444 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg5 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.526 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.432 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg4 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.513 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.430 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg4  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.515 ns               ;
; N/A                                     ; 29.93 MHz ( period = 33.416 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.510 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.404 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg8  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.495 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.404 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg9  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.495 ns               ;
; N/A                                     ; 29.95 MHz ( period = 33.384 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg4 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.495 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.374 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg8 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.491 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.374 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg9 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.491 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.368 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg8 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.481 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.368 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg9 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.481 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.356 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg8  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.478 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.356 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg9  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.478 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.346 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.475 ns               ;
; N/A                                     ; 30.01 MHz ( period = 33.324 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.473 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.314 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg3 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.452 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.306 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.443 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.300 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg8  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.452 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.300 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg9  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.452 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.290 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.456 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.272 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.426 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.242 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.411 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.238 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.407 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.234 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.405 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.216 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.398 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.208 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.394 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.204 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.390 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.200 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.388 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.196 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg0  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.398 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.182 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.381 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.182 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.402 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.148 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.385 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.138 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[3]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.385 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.114 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg3  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.350 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.094 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg3 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.344 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.078 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg1  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.332 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.072 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg5  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.329 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.068 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg0 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.331 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.064 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg3  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.332 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.054 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.324 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.052 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg5 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.323 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.042 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg0  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.314 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.024 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg5  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.312 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.024 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg3  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.314 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.004 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.305 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.004 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg5  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.304 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.986 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg3 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.297 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.978 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.284 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.964 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg0  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.284 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.946 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.261 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.944 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.267 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.942 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg2 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.268 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.928 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.278 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.922 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg2  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.261 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.912 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.244 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.912 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.244 ns               ;
; N/A                                     ; 30.39 MHz ( period = 32.908 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.244 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.896 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg2  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.250 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.878 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg0 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.234 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.878 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.227 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.874 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.227 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.868 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.222 ns               ;
; N/A                                     ; 30.43 MHz ( period = 32.864 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg2 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.235 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.846 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.218 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.834 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.205 ns               ;
; N/A                                     ; 30.48 MHz ( period = 32.812 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.201 ns               ;
; N/A                                     ; 30.49 MHz ( period = 32.800 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg4  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.202 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.786 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.207 ns               ;
; N/A                                     ; 30.53 MHz ( period = 32.760 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg4 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.170 ns               ;
; N/A                                     ; 30.54 MHz ( period = 32.746 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg8 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.176 ns               ;
; N/A                                     ; 30.54 MHz ( period = 32.746 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg9 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.176 ns               ;
; N/A                                     ; 30.56 MHz ( period = 32.726 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg4 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.153 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.698 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.160 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.666 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg8  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.121 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.666 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg9  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.121 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.664 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.143 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.634 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.133 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.632 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg8  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.104 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.632 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg9  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.104 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.602 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.089 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.596 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg8 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.088 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.596 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg9 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.088 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.596 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.109 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.568 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.072 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.562 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg8 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.071 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.562 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg9 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.071 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.548 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.073 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.546 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.072 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.544 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.064 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.514 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.056 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.512 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.055 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.510 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.047 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.494 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.046 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.492 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.062 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.480 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.032 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.478 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg1  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.034 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.472 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.034 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.468 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.048 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.460 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.029 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.454 ns )                    ; FDreg_verilog:inst49|instruction_fd[17] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.043 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.454 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.038 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.450 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.018 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.446 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.015 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.444 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg1  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.017 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.442 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg3 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.024 ns               ;
; N/A                                     ; 30.83 MHz ( period = 32.438 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.017 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.426 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg1  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.015 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.386 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.986 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.386 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.991 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.382 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.982 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.378 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.980 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.372 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[2]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 16.002 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.360 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.973 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.360 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg5 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.983 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.354 ns )                    ; FDreg_verilog:inst49|instruction_fd[21] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.980 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.352 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.974 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.332 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg5  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.954 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.328 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[4]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.975 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.326 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.977 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.312 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg3  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.944 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.312 ns )                    ; FDreg_verilog:inst49|instruction_fd[17] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.972 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.298 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg5  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.937 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.294 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[4]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.958 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.278 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg3  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.927 ns               ;
; N/A                                     ; 31.00 MHz ( period = 32.256 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg5 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.918 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.232 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg4  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.904 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.222 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg5 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.901 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.222 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg2 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.915 ns               ;
; N/A                                     ; 31.04 MHz ( period = 32.212 ns )                    ; FDreg_verilog:inst49|instruction_fd[21] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.909 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.206 ns )                    ; FDreg_verilog:inst49|instruction_fd[16] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.919 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.198 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg4  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.887 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.174 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.903 ns               ;
; N/A                                     ; 31.09 MHz ( period = 32.160 ns )                    ; FDreg_verilog:inst49|instruction_fd[18] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.894 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.156 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.873 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.136 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.879 ns               ;
; N/A                                     ; 31.13 MHz ( period = 32.122 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.859 ns               ;
; N/A                                     ; 31.14 MHz ( period = 32.118 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.849 ns               ;
; N/A                                     ; 31.14 MHz ( period = 32.108 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg0 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.853 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.092 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.841 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.090 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.836 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.088 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.837 ns               ;
; N/A                                     ; 31.17 MHz ( period = 32.084 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.835 ns               ;
; N/A                                     ; 31.18 MHz ( period = 32.074 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg0 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.836 ns               ;
; N/A                                     ; 31.19 MHz ( period = 32.066 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.828 ns               ;
; N/A                                     ; 31.19 MHz ( period = 32.064 ns )                    ; FDreg_verilog:inst49|instruction_fd[16] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.848 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.056 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.819 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.054 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.817 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.052 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.819 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.050 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.813 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.046 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.811 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.036 ns )                    ; regfile:inst50|register_array[2][6]     ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.831 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.032 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.832 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.028 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.804 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.026 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg0 ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.811 ns               ;
; N/A                                     ; 31.23 MHz ( period = 32.018 ns )                    ; FDreg_verilog:inst49|instruction_fd[18] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[6]      ; SW[6]    ; None                        ; None                      ; 15.823 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 26.50 MHz ( period = 37.734 ns )                    ; regfile:inst50|register_array[5][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.325 ns               ;
; N/A                                     ; 26.55 MHz ( period = 37.668 ns )                    ; regfile:inst50|register_array[10][31]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.308 ns               ;
; N/A                                     ; 26.79 MHz ( period = 37.322 ns )                    ; regfile:inst50|register_array[5][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.120 ns               ;
; N/A                                     ; 26.84 MHz ( period = 37.256 ns )                    ; regfile:inst50|register_array[10][31]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.103 ns               ;
; N/A                                     ; 26.90 MHz ( period = 37.174 ns )                    ; regfile:inst50|register_array[5][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 26.90 MHz ( period = 37.174 ns )                    ; regfile:inst50|register_array[5][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.044 ns               ;
; N/A                                     ; 26.95 MHz ( period = 37.108 ns )                    ; regfile:inst50|register_array[10][31]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.027 ns               ;
; N/A                                     ; 26.95 MHz ( period = 37.108 ns )                    ; regfile:inst50|register_array[10][31]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.027 ns               ;
; N/A                                     ; 26.95 MHz ( period = 37.102 ns )                    ; regfile:inst50|register_array[5][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.008 ns               ;
; N/A                                     ; 26.97 MHz ( period = 37.078 ns )                    ; regfile:inst50|register_array[21][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.974 ns               ;
; N/A                                     ; 26.98 MHz ( period = 37.064 ns )                    ; regfile:inst50|register_array[22][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 12.003 ns               ;
; N/A                                     ; 27.00 MHz ( period = 37.036 ns )                    ; regfile:inst50|register_array[10][31]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.991 ns               ;
; N/A                                     ; 27.01 MHz ( period = 37.026 ns )                    ; regfile:inst50|register_array[31][6]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.981 ns               ;
; N/A                                     ; 27.08 MHz ( period = 36.932 ns )                    ; regfile:inst50|register_array[5][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.925 ns               ;
; N/A                                     ; 27.13 MHz ( period = 36.866 ns )                    ; regfile:inst50|register_array[10][31]   ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.908 ns               ;
; N/A                                     ; 27.13 MHz ( period = 36.858 ns )                    ; regfile:inst50|register_array[5][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.888 ns               ;
; N/A                                     ; 27.18 MHz ( period = 36.792 ns )                    ; regfile:inst50|register_array[10][31]   ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.871 ns               ;
; N/A                                     ; 27.22 MHz ( period = 36.732 ns )                    ; regfile:inst50|register_array[29][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.809 ns               ;
; N/A                                     ; 27.27 MHz ( period = 36.666 ns )                    ; regfile:inst50|register_array[21][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.769 ns               ;
; N/A                                     ; 27.28 MHz ( period = 36.652 ns )                    ; regfile:inst50|register_array[22][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.798 ns               ;
; N/A                                     ; 27.31 MHz ( period = 36.614 ns )                    ; regfile:inst50|register_array[31][6]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.776 ns               ;
; N/A                                     ; 27.38 MHz ( period = 36.518 ns )                    ; regfile:inst50|register_array[21][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 27.38 MHz ( period = 36.518 ns )                    ; regfile:inst50|register_array[21][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.504 ns )                    ; regfile:inst50|register_array[22][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.722 ns               ;
; N/A                                     ; 27.39 MHz ( period = 36.504 ns )                    ; regfile:inst50|register_array[22][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.722 ns               ;
; N/A                                     ; 27.42 MHz ( period = 36.466 ns )                    ; regfile:inst50|register_array[31][6]    ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 27.42 MHz ( period = 36.466 ns )                    ; regfile:inst50|register_array[31][6]    ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.700 ns               ;
; N/A                                     ; 27.44 MHz ( period = 36.446 ns )                    ; regfile:inst50|register_array[21][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.657 ns               ;
; N/A                                     ; 27.45 MHz ( period = 36.432 ns )                    ; regfile:inst50|register_array[22][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.686 ns               ;
; N/A                                     ; 27.49 MHz ( period = 36.376 ns )                    ; regfile:inst50|register_array[31][6]    ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.655 ns               ;
; N/A                                     ; 27.53 MHz ( period = 36.320 ns )                    ; regfile:inst50|register_array[29][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.604 ns               ;
; N/A                                     ; 27.57 MHz ( period = 36.276 ns )                    ; regfile:inst50|register_array[21][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.574 ns               ;
; N/A                                     ; 27.58 MHz ( period = 36.262 ns )                    ; regfile:inst50|register_array[22][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.603 ns               ;
; N/A                                     ; 27.62 MHz ( period = 36.206 ns )                    ; regfile:inst50|register_array[31][6]    ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.572 ns               ;
; N/A                                     ; 27.62 MHz ( period = 36.202 ns )                    ; regfile:inst50|register_array[21][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.537 ns               ;
; N/A                                     ; 27.63 MHz ( period = 36.188 ns )                    ; regfile:inst50|register_array[22][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.566 ns               ;
; N/A                                     ; 27.65 MHz ( period = 36.172 ns )                    ; regfile:inst50|register_array[29][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.528 ns               ;
; N/A                                     ; 27.65 MHz ( period = 36.172 ns )                    ; regfile:inst50|register_array[29][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.528 ns               ;
; N/A                                     ; 27.66 MHz ( period = 36.150 ns )                    ; regfile:inst50|register_array[31][6]    ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.544 ns               ;
; N/A                                     ; 27.70 MHz ( period = 36.100 ns )                    ; regfile:inst50|register_array[29][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.492 ns               ;
; N/A                                     ; 27.75 MHz ( period = 36.032 ns )                    ; regfile:inst50|register_array[27][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.456 ns               ;
; N/A                                     ; 27.80 MHz ( period = 35.976 ns )                    ; regfile:inst50|register_array[30][4]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.449 ns               ;
; N/A                                     ; 27.83 MHz ( period = 35.930 ns )                    ; regfile:inst50|register_array[29][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.409 ns               ;
; N/A                                     ; 27.89 MHz ( period = 35.856 ns )                    ; regfile:inst50|register_array[29][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.372 ns               ;
; N/A                                     ; 27.97 MHz ( period = 35.752 ns )                    ; regfile:inst50|register_array[9][24]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.330 ns               ;
; N/A                                     ; 28.00 MHz ( period = 35.712 ns )                    ; regfile:inst50|register_array[1][7]     ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.311 ns               ;
; N/A                                     ; 28.03 MHz ( period = 35.678 ns )                    ; regfile:inst50|register_array[9][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.319 ns               ;
; N/A                                     ; 28.06 MHz ( period = 35.632 ns )                    ; regfile:inst50|register_array[30][4]    ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.278 ns               ;
; N/A                                     ; 28.07 MHz ( period = 35.628 ns )                    ; regfile:inst50|register_array[30][4]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.276 ns               ;
; N/A                                     ; 28.07 MHz ( period = 35.620 ns )                    ; regfile:inst50|register_array[27][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 28.10 MHz ( period = 35.592 ns )                    ; regfile:inst50|register_array[30][4]    ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.258 ns               ;
; N/A                                     ; 28.11 MHz ( period = 35.580 ns )                    ; regfile:inst50|register_array[13][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.227 ns               ;
; N/A                                     ; 28.14 MHz ( period = 35.534 ns )                    ; regfile:inst50|register_array[1][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.225 ns               ;
; N/A                                     ; 28.15 MHz ( period = 35.524 ns )                    ; regfile:inst50|register_array[29][1]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.217 ns               ;
; N/A                                     ; 28.15 MHz ( period = 35.518 ns )                    ; regfile:inst50|register_array[31][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.202 ns               ;
; N/A                                     ; 28.16 MHz ( period = 35.516 ns )                    ; regfile:inst50|register_array[24][4]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.204 ns               ;
; N/A                                     ; 28.16 MHz ( period = 35.514 ns )                    ; regfile:inst50|register_array[1][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.196 ns               ;
; N/A                                     ; 28.19 MHz ( period = 35.472 ns )                    ; regfile:inst50|register_array[27][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 28.19 MHz ( period = 35.472 ns )                    ; regfile:inst50|register_array[27][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.175 ns               ;
; N/A                                     ; 28.24 MHz ( period = 35.408 ns )                    ; regfile:inst50|register_array[9][24]    ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.159 ns               ;
; N/A                                     ; 28.24 MHz ( period = 35.406 ns )                    ; regfile:inst50|register_array[24][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.164 ns               ;
; N/A                                     ; 28.25 MHz ( period = 35.404 ns )                    ; regfile:inst50|register_array[9][24]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.157 ns               ;
; N/A                                     ; 28.25 MHz ( period = 35.400 ns )                    ; regfile:inst50|register_array[27][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.139 ns               ;
; N/A                                     ; 28.26 MHz ( period = 35.382 ns )                    ; regfile:inst50|register_array[24][26]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.127 ns               ;
; N/A                                     ; 28.27 MHz ( period = 35.376 ns )                    ; regfile:inst50|register_array[19][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.140 ns               ;
; N/A                                     ; 28.27 MHz ( period = 35.370 ns )                    ; regfile:inst50|register_array[26][7]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.146 ns               ;
; N/A                                     ; 28.27 MHz ( period = 35.368 ns )                    ; regfile:inst50|register_array[9][24]    ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.139 ns               ;
; N/A                                     ; 28.28 MHz ( period = 35.364 ns )                    ; regfile:inst50|register_array[15][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.119 ns               ;
; N/A                                     ; 28.29 MHz ( period = 35.354 ns )                    ; regfile:inst50|register_array[16][3]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.139 ns               ;
; N/A                                     ; 28.32 MHz ( period = 35.316 ns )                    ; regfile:inst50|register_array[5][0]     ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.116 ns               ;
; N/A                                     ; 28.33 MHz ( period = 35.300 ns )                    ; regfile:inst50|register_array[1][7]     ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.106 ns               ;
; N/A                                     ; 28.34 MHz ( period = 35.280 ns )                    ; regfile:inst50|register_array[18][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.102 ns               ;
; N/A                                     ; 28.35 MHz ( period = 35.276 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 17.454 ns               ;
; N/A                                     ; 28.36 MHz ( period = 35.266 ns )                    ; regfile:inst50|register_array[9][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.114 ns               ;
; N/A                                     ; 28.36 MHz ( period = 35.258 ns )                    ; regfile:inst50|register_array[22][2]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.090 ns               ;
; N/A                                     ; 28.37 MHz ( period = 35.250 ns )                    ; regfile:inst50|register_array[17][9]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.091 ns               ;
; N/A                                     ; 28.38 MHz ( period = 35.230 ns )                    ; regfile:inst50|register_array[27][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.056 ns               ;
; N/A                                     ; 28.40 MHz ( period = 35.212 ns )                    ; regfile:inst50|register_array[4][1]     ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.070 ns               ;
; N/A                                     ; 28.43 MHz ( period = 35.176 ns )                    ; regfile:inst50|register_array[27][1]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.044 ns               ;
; N/A                                     ; 28.43 MHz ( period = 35.172 ns )                    ; regfile:inst50|register_array[24][4]    ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.033 ns               ;
; N/A                                     ; 28.43 MHz ( period = 35.168 ns )                    ; regfile:inst50|register_array[24][4]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.031 ns               ;
; N/A                                     ; 28.43 MHz ( period = 35.168 ns )                    ; regfile:inst50|register_array[13][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.022 ns               ;
; N/A                                     ; 28.44 MHz ( period = 35.166 ns )                    ; regfile:inst50|register_array[13][7]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.043 ns               ;
; N/A                                     ; 28.44 MHz ( period = 35.156 ns )                    ; regfile:inst50|register_array[27][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.019 ns               ;
; N/A                                     ; 28.45 MHz ( period = 35.152 ns )                    ; regfile:inst50|register_array[1][7]     ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.030 ns               ;
; N/A                                     ; 28.45 MHz ( period = 35.152 ns )                    ; regfile:inst50|register_array[1][7]     ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.030 ns               ;
; N/A                                     ; 28.46 MHz ( period = 35.142 ns )                    ; regfile:inst50|register_array[26][24]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.039 ns               ;
; N/A                                     ; 28.46 MHz ( period = 35.140 ns )                    ; regfile:inst50|register_array[9][30]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.031 ns               ;
; N/A                                     ; 28.46 MHz ( period = 35.134 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 17.383 ns               ;
; N/A                                     ; 28.46 MHz ( period = 35.132 ns )                    ; regfile:inst50|register_array[24][4]    ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.013 ns               ;
; N/A                                     ; 28.47 MHz ( period = 35.122 ns )                    ; regfile:inst50|register_array[1][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.020 ns               ;
; N/A                                     ; 28.48 MHz ( period = 35.118 ns )                    ; regfile:inst50|register_array[9][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.038 ns               ;
; N/A                                     ; 28.48 MHz ( period = 35.118 ns )                    ; regfile:inst50|register_array[9][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.038 ns               ;
; N/A                                     ; 28.48 MHz ( period = 35.112 ns )                    ; regfile:inst50|register_array[29][1]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 28.49 MHz ( period = 35.106 ns )                    ; regfile:inst50|register_array[31][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.997 ns               ;
; N/A                                     ; 28.49 MHz ( period = 35.102 ns )                    ; regfile:inst50|register_array[1][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.991 ns               ;
; N/A                                     ; 28.49 MHz ( period = 35.100 ns )                    ; regfile:inst50|register_array[26][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.012 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.092 ns )                    ; regfile:inst50|register_array[14][19]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.024 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.084 ns )                    ; regfile:inst50|register_array[13][28]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.008 ns               ;
; N/A                                     ; 28.50 MHz ( period = 35.082 ns )                    ; regfile:inst50|register_array[20][7]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 11.005 ns               ;
; N/A                                     ; 28.51 MHz ( period = 35.080 ns )                    ; regfile:inst50|register_array[1][7]     ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.994 ns               ;
; N/A                                     ; 28.52 MHz ( period = 35.058 ns )                    ; regfile:inst50|register_array[10][26]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.992 ns               ;
; N/A                                     ; 28.53 MHz ( period = 35.046 ns )                    ; regfile:inst50|register_array[31][5]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.991 ns               ;
; N/A                                     ; 28.55 MHz ( period = 35.028 ns )                    ; regfile:inst50|register_array[9][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.993 ns               ;
; N/A                                     ; 28.56 MHz ( period = 35.020 ns )                    ; regfile:inst50|register_array[13][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.946 ns               ;
; N/A                                     ; 28.56 MHz ( period = 35.020 ns )                    ; regfile:inst50|register_array[13][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.946 ns               ;
; N/A                                     ; 28.57 MHz ( period = 35.006 ns )                    ; regfile:inst50|register_array[21][31]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.954 ns               ;
; N/A                                     ; 28.58 MHz ( period = 34.994 ns )                    ; regfile:inst50|register_array[24][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.959 ns               ;
; N/A                                     ; 28.59 MHz ( period = 34.974 ns )                    ; regfile:inst50|register_array[1][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.944 ns               ;
; N/A                                     ; 28.59 MHz ( period = 34.974 ns )                    ; regfile:inst50|register_array[1][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.944 ns               ;
; N/A                                     ; 28.59 MHz ( period = 34.972 ns )                    ; regfile:inst50|register_array[5][0]     ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.945 ns               ;
; N/A                                     ; 28.59 MHz ( period = 34.972 ns )                    ; regfile:inst50|register_array[29][5]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.954 ns               ;
; N/A                                     ; 28.60 MHz ( period = 34.970 ns )                    ; regfile:inst50|register_array[24][26]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.922 ns               ;
; N/A                                     ; 28.60 MHz ( period = 34.968 ns )                    ; regfile:inst50|register_array[5][0]     ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.943 ns               ;
; N/A                                     ; 28.60 MHz ( period = 34.964 ns )                    ; regfile:inst50|register_array[29][1]    ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.936 ns               ;
; N/A                                     ; 28.60 MHz ( period = 34.964 ns )                    ; regfile:inst50|register_array[29][1]    ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.936 ns               ;
; N/A                                     ; 28.60 MHz ( period = 34.964 ns )                    ; regfile:inst50|register_array[19][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.935 ns               ;
; N/A                                     ; 28.60 MHz ( period = 34.960 ns )                    ; regfile:inst50|register_array[25][6]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.960 ns               ;
; N/A                                     ; 28.61 MHz ( period = 34.958 ns )                    ; regfile:inst50|register_array[31][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.921 ns               ;
; N/A                                     ; 28.61 MHz ( period = 34.958 ns )                    ; regfile:inst50|register_array[31][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.921 ns               ;
; N/A                                     ; 28.61 MHz ( period = 34.958 ns )                    ; regfile:inst50|register_array[26][7]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.941 ns               ;
; N/A                                     ; 28.61 MHz ( period = 34.954 ns )                    ; regfile:inst50|register_array[1][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.915 ns               ;
; N/A                                     ; 28.61 MHz ( period = 34.954 ns )                    ; regfile:inst50|register_array[1][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.915 ns               ;
; N/A                                     ; 28.61 MHz ( period = 34.952 ns )                    ; regfile:inst50|register_array[15][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.914 ns               ;
; N/A                                     ; 28.61 MHz ( period = 34.948 ns )                    ; regfile:inst50|register_array[13][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.910 ns               ;
; N/A                                     ; 28.62 MHz ( period = 34.942 ns )                    ; regfile:inst50|register_array[16][3]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.934 ns               ;
; N/A                                     ; 28.63 MHz ( period = 34.932 ns )                    ; regfile:inst50|register_array[5][0]     ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.925 ns               ;
; N/A                                     ; 28.63 MHz ( period = 34.924 ns )                    ; regfile:inst50|register_array[12][13]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.937 ns               ;
; N/A                                     ; 28.64 MHz ( period = 34.920 ns )                    ; regfile:inst50|register_array[24][6]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.932 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.910 ns )                    ; regfile:inst50|register_array[1][7]     ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.911 ns               ;
; N/A                                     ; 28.65 MHz ( period = 34.902 ns )                    ; regfile:inst50|register_array[1][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.908 ns               ;
; N/A                                     ; 28.66 MHz ( period = 34.892 ns )                    ; regfile:inst50|register_array[29][1]    ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.900 ns               ;
; N/A                                     ; 28.66 MHz ( period = 34.886 ns )                    ; regfile:inst50|register_array[31][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.885 ns               ;
; N/A                                     ; 28.67 MHz ( period = 34.884 ns )                    ; regfile:inst50|register_array[7][5]     ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.896 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.872 ns )                    ; regfile:inst50|register_array[24][24]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.902 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.868 ns )                    ; regfile:inst50|register_array[18][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.897 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.864 ns )                    ; regfile:inst50|register_array[1][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.870 ns               ;
; N/A                                     ; 28.68 MHz ( period = 34.862 ns )                    ; regfile:inst50|register_array[13][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.869 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.858 ns )                    ; regfile:inst50|register_array[9][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.910 ns               ;
; N/A                                     ; 28.69 MHz ( period = 34.850 ns )                    ; regfile:inst50|register_array[12][6]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.891 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.846 ns )                    ; regfile:inst50|register_array[24][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.883 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.846 ns )                    ; regfile:inst50|register_array[24][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.883 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.846 ns )                    ; regfile:inst50|register_array[22][2]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.885 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.842 ns )                    ; regfile:inst50|register_array[2][21]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.884 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.840 ns )                    ; regfile:inst50|register_array[9][31]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.881 ns               ;
; N/A                                     ; 28.70 MHz ( period = 34.838 ns )                    ; regfile:inst50|register_array[17][9]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.886 ns               ;
; N/A                                     ; 28.71 MHz ( period = 34.836 ns )                    ; regfile:inst50|register_array[1][7]     ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.874 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.824 ns )                    ; regfile:inst50|register_array[16][7]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.847 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.824 ns )                    ; regfile:inst50|register_array[18][22]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.878 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.822 ns )                    ; regfile:inst50|register_array[24][26]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.846 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.822 ns )                    ; regfile:inst50|register_array[24][26]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.846 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.816 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 17.224 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.816 ns )                    ; regfile:inst50|register_array[19][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.859 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.816 ns )                    ; regfile:inst50|register_array[19][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.859 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.810 ns )                    ; regfile:inst50|register_array[26][7]    ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.810 ns )                    ; regfile:inst50|register_array[26][7]    ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.806 ns )                    ; regfile:inst50|register_array[29][1]    ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.859 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.804 ns )                    ; regfile:inst50|register_array[15][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.838 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.804 ns )                    ; regfile:inst50|register_array[15][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.838 ns               ;
; N/A                                     ; 28.73 MHz ( period = 34.802 ns )                    ; regfile:inst50|register_array[9][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.882 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.800 ns )                    ; regfile:inst50|register_array[4][1]     ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.865 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.798 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 17.194 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.798 ns )                    ; regfile:inst50|register_array[26][24]   ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.868 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.794 ns )                    ; regfile:inst50|register_array[16][3]    ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.858 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.794 ns )                    ; regfile:inst50|register_array[16][3]    ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.858 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.794 ns )                    ; regfile:inst50|register_array[26][24]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.866 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.780 ns )                    ; regfile:inst50|register_array[29][7]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.833 ns               ;
; N/A                                     ; 28.75 MHz ( period = 34.778 ns )                    ; regfile:inst50|register_array[7][25]    ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.827 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.774 ns )                    ; regfile:inst50|register_array[24][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.847 ns               ;
; N/A                                     ; 28.76 MHz ( period = 34.772 ns )                    ; regfile:inst50|register_array[12][31]   ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.852 ns               ;
; N/A                                     ; 28.77 MHz ( period = 34.764 ns )                    ; regfile:inst50|register_array[27][1]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.839 ns               ;
; N/A                                     ; 28.77 MHz ( period = 34.764 ns )                    ; regfile:inst50|register_array[9][5]     ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.839 ns               ;
; N/A                                     ; 28.77 MHz ( period = 34.758 ns )                    ; regfile:inst50|register_array[26][24]   ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.848 ns               ;
; N/A                                     ; 28.77 MHz ( period = 34.754 ns )                    ; regfile:inst50|register_array[13][7]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.838 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.746 ns )                    ; regfile:inst50|register_array[1][5]     ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.828 ns               ;
; N/A                                     ; 28.78 MHz ( period = 34.744 ns )                    ; regfile:inst50|register_array[19][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.823 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.740 ns )                    ; regfile:inst50|register_array[13][28]   ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.837 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.738 ns )                    ; regfile:inst50|register_array[26][7]    ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.829 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.736 ns )                    ; regfile:inst50|register_array[13][28]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.835 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.734 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 17.162 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.732 ns )                    ; regfile:inst50|register_array[15][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.802 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.732 ns )                    ; regfile:inst50|register_array[24][26]   ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.801 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.732 ns )                    ; regfile:inst50|register_array[1][11]    ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.825 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.730 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 17.158 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.728 ns )                    ; regfile:inst50|register_array[9][30]    ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.826 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.726 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 17.156 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.722 ns )                    ; regfile:inst50|register_array[16][3]    ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.822 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.720 ns )                    ; regfile:inst50|register_array[18][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.821 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.720 ns )                    ; regfile:inst50|register_array[18][23]   ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.821 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.716 ns )                    ; regfile:inst50|register_array[31][11]   ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.802 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.708 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 17.149 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.704 ns )                    ; regfile:inst50|register_array[13][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.790 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.700 ns )                    ; regfile:inst50|register_array[13][28]   ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.817 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.698 ns )                    ; regfile:inst50|register_array[22][2]    ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.809 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.698 ns )                    ; regfile:inst50|register_array[22][2]    ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.809 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.694 ns )                    ; regfile:inst50|register_array[1][10]    ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.787 ns               ;
; N/A                                     ; 28.83 MHz ( period = 34.690 ns )                    ; regfile:inst50|register_array[17][9]    ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.810 ns               ;
; N/A                                     ; 28.83 MHz ( period = 34.690 ns )                    ; regfile:inst50|register_array[17][9]    ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.810 ns               ;
; N/A                                     ; 28.83 MHz ( period = 34.688 ns )                    ; regfile:inst50|register_array[24][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.806 ns               ;
; N/A                                     ; 28.83 MHz ( period = 34.688 ns )                    ; regfile:inst50|register_array[26][25]   ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                             ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 10.807 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[17]'                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 28.35 MHz ( period = 35.276 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.454 ns               ;
; N/A                                     ; 28.46 MHz ( period = 35.134 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.383 ns               ;
; N/A                                     ; 28.72 MHz ( period = 34.816 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.224 ns               ;
; N/A                                     ; 28.74 MHz ( period = 34.798 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.194 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.734 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.162 ns               ;
; N/A                                     ; 28.79 MHz ( period = 34.730 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.158 ns               ;
; N/A                                     ; 28.80 MHz ( period = 34.726 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.156 ns               ;
; N/A                                     ; 28.81 MHz ( period = 34.708 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.149 ns               ;
; N/A                                     ; 28.84 MHz ( period = 34.674 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.153 ns               ;
; N/A                                     ; 29.01 MHz ( period = 34.470 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.035 ns               ;
; N/A                                     ; 29.04 MHz ( period = 34.438 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 17.012 ns               ;
; N/A                                     ; 29.07 MHz ( period = 34.404 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.995 ns               ;
; N/A                                     ; 29.07 MHz ( period = 34.400 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.995 ns               ;
; N/A                                     ; 29.10 MHz ( period = 34.360 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.973 ns               ;
; N/A                                     ; 29.12 MHz ( period = 34.338 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.969 ns               ;
; N/A                                     ; 29.20 MHz ( period = 34.252 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.921 ns               ;
; N/A                                     ; 29.25 MHz ( period = 34.190 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.911 ns               ;
; N/A                                     ; 29.28 MHz ( period = 34.158 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg8  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.872 ns               ;
; N/A                                     ; 29.28 MHz ( period = 34.158 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg9  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.872 ns               ;
; N/A                                     ; 29.33 MHz ( period = 34.094 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.840 ns               ;
; N/A                                     ; 29.34 MHz ( period = 34.088 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg8 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.839 ns               ;
; N/A                                     ; 29.34 MHz ( period = 34.088 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg9 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.839 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.040 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.824 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.038 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.823 ns               ;
; N/A                                     ; 29.38 MHz ( period = 34.036 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.815 ns               ;
; N/A                                     ; 29.42 MHz ( period = 33.986 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.797 ns               ;
; N/A                                     ; 29.44 MHz ( period = 33.972 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.783 ns               ;
; N/A                                     ; 29.44 MHz ( period = 33.970 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.785 ns               ;
; N/A                                     ; 29.44 MHz ( period = 33.964 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.785 ns               ;
; N/A                                     ; 29.52 MHz ( period = 33.878 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.742 ns               ;
; N/A                                     ; 29.56 MHz ( period = 33.824 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg5  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.705 ns               ;
; N/A                                     ; 29.57 MHz ( period = 33.820 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[4]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.726 ns               ;
; N/A                                     ; 29.58 MHz ( period = 33.804 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg3  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.695 ns               ;
; N/A                                     ; 29.60 MHz ( period = 33.784 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.703 ns               ;
; N/A                                     ; 29.63 MHz ( period = 33.750 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.686 ns               ;
; N/A                                     ; 29.63 MHz ( period = 33.748 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg5 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.669 ns               ;
; N/A                                     ; 29.65 MHz ( period = 33.724 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg4  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.655 ns               ;
; N/A                                     ; 29.72 MHz ( period = 33.642 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.632 ns               ;
; N/A                                     ; 29.75 MHz ( period = 33.608 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.615 ns               ;
; N/A                                     ; 29.76 MHz ( period = 33.600 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.604 ns               ;
; N/A                                     ; 29.83 MHz ( period = 33.518 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.562 ns               ;
; N/A                                     ; 29.85 MHz ( period = 33.496 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.541 ns               ;
; N/A                                     ; 29.88 MHz ( period = 33.462 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.535 ns               ;
; N/A                                     ; 29.88 MHz ( period = 33.462 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg4  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.524 ns               ;
; N/A                                     ; 29.89 MHz ( period = 33.452 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg0  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.519 ns               ;
; N/A                                     ; 29.90 MHz ( period = 33.444 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg5 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.526 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.432 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.513 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.430 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg4  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.515 ns               ;
; N/A                                     ; 29.93 MHz ( period = 33.416 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.510 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.404 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg8  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.495 ns               ;
; N/A                                     ; 29.94 MHz ( period = 33.404 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg9  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.495 ns               ;
; N/A                                     ; 29.95 MHz ( period = 33.384 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.495 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.374 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg8 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.491 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.374 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg9 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.491 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.368 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg8 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.481 ns               ;
; N/A                                     ; 29.97 MHz ( period = 33.368 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg9 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.481 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.356 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg8  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.478 ns               ;
; N/A                                     ; 29.98 MHz ( period = 33.356 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg9  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.478 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.346 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.475 ns               ;
; N/A                                     ; 30.01 MHz ( period = 33.324 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.473 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.314 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg3 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.452 ns               ;
; N/A                                     ; 30.02 MHz ( period = 33.306 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.443 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.300 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg8  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.452 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.300 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg9  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.452 ns               ;
; N/A                                     ; 30.04 MHz ( period = 33.290 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.456 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.272 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.426 ns               ;
; N/A                                     ; 30.08 MHz ( period = 33.242 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.411 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.238 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.407 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.234 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.405 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.216 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.398 ns               ;
; N/A                                     ; 30.11 MHz ( period = 33.208 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.394 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.204 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.390 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.200 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.388 ns               ;
; N/A                                     ; 30.12 MHz ( period = 33.196 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg0  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.398 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.182 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.381 ns               ;
; N/A                                     ; 30.14 MHz ( period = 33.182 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.402 ns               ;
; N/A                                     ; 30.17 MHz ( period = 33.148 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.385 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.138 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[3]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.385 ns               ;
; N/A                                     ; 30.20 MHz ( period = 33.114 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg3  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.350 ns               ;
; N/A                                     ; 30.22 MHz ( period = 33.094 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg3 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.344 ns               ;
; N/A                                     ; 30.23 MHz ( period = 33.078 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.332 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.072 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg5  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.329 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.068 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.331 ns               ;
; N/A                                     ; 30.24 MHz ( period = 33.064 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg3  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.332 ns               ;
; N/A                                     ; 30.25 MHz ( period = 33.054 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.324 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.052 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg5 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.323 ns               ;
; N/A                                     ; 30.26 MHz ( period = 33.042 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg0  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.314 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.024 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg5  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.312 ns               ;
; N/A                                     ; 30.28 MHz ( period = 33.024 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg3  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.314 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.004 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.305 ns               ;
; N/A                                     ; 30.30 MHz ( period = 33.004 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg5  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.304 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.986 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg3 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.297 ns               ;
; N/A                                     ; 30.32 MHz ( period = 32.978 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.284 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.964 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg0  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.284 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.946 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.261 ns               ;
; N/A                                     ; 30.35 MHz ( period = 32.944 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.267 ns               ;
; N/A                                     ; 30.36 MHz ( period = 32.942 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.268 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.928 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.278 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.922 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.261 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.912 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.244 ns               ;
; N/A                                     ; 30.38 MHz ( period = 32.912 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.244 ns               ;
; N/A                                     ; 30.39 MHz ( period = 32.908 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.244 ns               ;
; N/A                                     ; 30.40 MHz ( period = 32.896 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.250 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.878 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.234 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.878 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.227 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.874 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.227 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.868 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.222 ns               ;
; N/A                                     ; 30.43 MHz ( period = 32.864 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.235 ns               ;
; N/A                                     ; 30.45 MHz ( period = 32.846 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.218 ns               ;
; N/A                                     ; 30.46 MHz ( period = 32.834 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.205 ns               ;
; N/A                                     ; 30.48 MHz ( period = 32.812 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.201 ns               ;
; N/A                                     ; 30.49 MHz ( period = 32.800 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg4  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.202 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.786 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.207 ns               ;
; N/A                                     ; 30.53 MHz ( period = 32.760 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.170 ns               ;
; N/A                                     ; 30.54 MHz ( period = 32.746 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg8 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.176 ns               ;
; N/A                                     ; 30.54 MHz ( period = 32.746 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg9 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.176 ns               ;
; N/A                                     ; 30.56 MHz ( period = 32.726 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.153 ns               ;
; N/A                                     ; 30.58 MHz ( period = 32.698 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.160 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.666 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg8  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.121 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.666 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg9  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.121 ns               ;
; N/A                                     ; 30.61 MHz ( period = 32.664 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.143 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.634 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.133 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.632 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg8  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.104 ns               ;
; N/A                                     ; 30.64 MHz ( period = 32.632 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg9  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.104 ns               ;
; N/A                                     ; 30.67 MHz ( period = 32.602 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.089 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.596 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg8 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.088 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.596 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg9 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.088 ns               ;
; N/A                                     ; 30.68 MHz ( period = 32.596 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.109 ns               ;
; N/A                                     ; 30.70 MHz ( period = 32.568 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.072 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.562 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg8 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.071 ns               ;
; N/A                                     ; 30.71 MHz ( period = 32.562 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg9 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.071 ns               ;
; N/A                                     ; 30.72 MHz ( period = 32.548 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.073 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.546 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.072 ns               ;
; N/A                                     ; 30.73 MHz ( period = 32.544 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.064 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.514 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.056 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.512 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.055 ns               ;
; N/A                                     ; 30.76 MHz ( period = 32.510 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.047 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.494 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.046 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.492 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.062 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.480 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.032 ns               ;
; N/A                                     ; 30.79 MHz ( period = 32.478 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.034 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.472 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.034 ns               ;
; N/A                                     ; 30.80 MHz ( period = 32.468 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.048 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.460 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.029 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.454 ns )                    ; FDreg_verilog:inst49|instruction_fd[17] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.043 ns               ;
; N/A                                     ; 30.81 MHz ( period = 32.454 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.038 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.450 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.018 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.446 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a28~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.015 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.444 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.017 ns               ;
; N/A                                     ; 30.82 MHz ( period = 32.442 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg3 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.024 ns               ;
; N/A                                     ; 30.83 MHz ( period = 32.438 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.017 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.426 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a8~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.015 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.386 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.986 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.386 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.991 ns               ;
; N/A                                     ; 30.88 MHz ( period = 32.382 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.982 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.378 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.980 ns               ;
; N/A                                     ; 30.89 MHz ( period = 32.372 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[2]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 16.002 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.360 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.973 ns               ;
; N/A                                     ; 30.90 MHz ( period = 32.360 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg5 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.983 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.354 ns )                    ; FDreg_verilog:inst49|instruction_fd[21] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.980 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.352 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.974 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.332 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg5  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.954 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.328 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[4]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.975 ns               ;
; N/A                                     ; 30.93 MHz ( period = 32.326 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.977 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.312 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg3  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.944 ns               ;
; N/A                                     ; 30.95 MHz ( period = 32.312 ns )                    ; FDreg_verilog:inst49|instruction_fd[17] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.972 ns               ;
; N/A                                     ; 30.96 MHz ( period = 32.298 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg5  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.937 ns               ;
; N/A                                     ; 30.97 MHz ( period = 32.294 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[4]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.958 ns               ;
; N/A                                     ; 30.98 MHz ( period = 32.278 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg3  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.927 ns               ;
; N/A                                     ; 31.00 MHz ( period = 32.256 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg5 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.918 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.232 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg4  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.904 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.222 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg5 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.901 ns               ;
; N/A                                     ; 31.03 MHz ( period = 32.222 ns )                    ; FDreg_verilog:inst49|instruction_fd[25] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.915 ns               ;
; N/A                                     ; 31.04 MHz ( period = 32.212 ns )                    ; FDreg_verilog:inst49|instruction_fd[21] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.909 ns               ;
; N/A                                     ; 31.05 MHz ( period = 32.206 ns )                    ; FDreg_verilog:inst49|instruction_fd[16] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.919 ns               ;
; N/A                                     ; 31.06 MHz ( period = 32.198 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg4  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.887 ns               ;
; N/A                                     ; 31.08 MHz ( period = 32.174 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.903 ns               ;
; N/A                                     ; 31.09 MHz ( period = 32.160 ns )                    ; FDreg_verilog:inst49|instruction_fd[18] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.894 ns               ;
; N/A                                     ; 31.10 MHz ( period = 32.156 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.873 ns               ;
; N/A                                     ; 31.12 MHz ( period = 32.136 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.879 ns               ;
; N/A                                     ; 31.13 MHz ( period = 32.122 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a1~porta_address_reg7  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.859 ns               ;
; N/A                                     ; 31.14 MHz ( period = 32.118 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg6 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.849 ns               ;
; N/A                                     ; 31.14 MHz ( period = 32.108 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.853 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.092 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.841 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.090 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a6~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.836 ns               ;
; N/A                                     ; 31.16 MHz ( period = 32.088 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.837 ns               ;
; N/A                                     ; 31.17 MHz ( period = 32.084 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.835 ns               ;
; N/A                                     ; 31.18 MHz ( period = 32.074 ns )                    ; FDreg_verilog:inst49|instruction_fd[22] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a17~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.836 ns               ;
; N/A                                     ; 31.19 MHz ( period = 32.066 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.828 ns               ;
; N/A                                     ; 31.19 MHz ( period = 32.064 ns )                    ; FDreg_verilog:inst49|instruction_fd[16] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.848 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.056 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg1  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.819 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.054 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg1 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.817 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.052 ns )                    ; FDreg_verilog:inst49|instruction_fd[20] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg7 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.819 ns               ;
; N/A                                     ; 31.20 MHz ( period = 32.050 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg2  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.813 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.046 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a0~porta_address_reg6  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.811 ns               ;
; N/A                                     ; 31.21 MHz ( period = 32.036 ns )                    ; regfile:inst50|register_array[2][6]     ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.831 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.032 ns )                    ; FDreg_verilog:inst49|instruction_fd[19] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.832 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.028 ns )                    ; FDreg_verilog:inst49|instruction_fd[23] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a11~porta_address_reg2 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.804 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.026 ns )                    ; FDreg_verilog:inst49|instruction_fd[24] ; ifetchROM:inst13|ROMifetch:inst1|altsyncram:altsyncram_component|altsyncram_fh91:auto_generated|ram_block1a21~porta_address_reg0 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.811 ns               ;
; N/A                                     ; 31.23 MHz ( period = 32.018 ns )                    ; FDreg_verilog:inst49|instruction_fd[18] ; ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]                                                                                ; SW[17]     ; SW[17]   ; None                        ; None                      ; 15.823 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[7]'                                                                                                                                                                                                                  ;
+------------------------------------------+-----------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[18]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[2]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[6]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[19]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[22]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[4]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[3]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[16]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[30]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[4] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[3]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[24]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[11]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[17]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[1] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[15]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[1]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[29]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[15]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[6]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[8]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[25]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[0] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[2] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[0]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[4] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[25]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[9]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[9]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[5]              ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[28]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[1] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[4] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[11]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[21]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[0] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[2] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[7]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[7]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[16]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[12]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[1] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[14]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[0]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[0] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[2] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[12]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[31]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[0]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[31]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[27]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[2]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[24]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[4]              ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[13]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[1]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[8]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[5]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[31]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[27]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[20]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[23]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|ALUop[1] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[16]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[29]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[5]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[0]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[10]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[13]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[4]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[29]             ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[28]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[25]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[0]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[30]             ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[8]              ; control:inst5|shamt[2] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[14]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[10]             ; control:inst5|shamt[4] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[31]             ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[26]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[18]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[21]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[20]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[6]              ; control:inst5|shamt[0] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|RegDst   ; SW[7]      ; SW[7]    ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[16]             ; shift:inst20|SO[31]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[31]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[25]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; control:inst5|ALUop[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[4]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[1]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[1]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[21]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[23]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[19]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[30]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[26]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[20]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[16]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[17]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[30]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[15]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[7]              ; control:inst5|shamt[1] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[28]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[19]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[17]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[23]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[14]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[4]              ; shift:inst20|SO[17]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[7]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[18]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[30]             ; control:inst5|RegDst   ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[9]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[19]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[19]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[19]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[10]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[8]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[21]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[17]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[17]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[17]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[22]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[1]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[24]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|RegDst   ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[16]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[8]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[31]             ; control:inst5|RegDst   ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[17]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|ALUop[1] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[9]              ; control:inst5|shamt[3] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[22]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[2]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[27][31]               ; shift:inst20|SO[31]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[30]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[16]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[3]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[2]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[4]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[2]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[15]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[16]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[17]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[18]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[0]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[22]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[18]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[1]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[20]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[19]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; control:inst5|rl[0]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[28]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; control:inst5|rl[1]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[16]             ; shift:inst20|SO[24]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[6]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[3]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[3]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[14]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[9]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|ALUop[0] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[2]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[3]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[24]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[2]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[20]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|ALUop[2] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[16]             ; shift:inst20|SO[16]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[29]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[21]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[20]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|ALUop[0] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[22]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[4]              ; control:inst5|ALUop[0] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[12]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[0]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[30]             ; control:inst5|ALUop[1] ; SW[7]      ; SW[7]    ; None                       ; None                       ; 4.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[21]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[18]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[2]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[6]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[30]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[19]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[13]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[3]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[23]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 2.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[24]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[6]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 6.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[15]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[13]    ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[1]     ; SW[7]      ; SW[7]    ; None                       ; None                       ; 5.614 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                        ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[6]'                                                                                                                                                                                                                  ;
+------------------------------------------+-----------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[18]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[2]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[6]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[19]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[22]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[4]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[3]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[16]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[30]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[4] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[3]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[24]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[11]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[17]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[1] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[15]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[1]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[29]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[15]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[6]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[8]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[25]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[0] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[2] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[0]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[4] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[25]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[9]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[9]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[5]              ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[28]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[1] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[4] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[11]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[21]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[0] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[2] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[7]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[7]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[16]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[12]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[1] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[14]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[0]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[0] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[2] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[12]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[31]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[0]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[31]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[27]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[2]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[24]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[4]              ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[13]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[1]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[8]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[5]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[31]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[27]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[20]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[23]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|ALUop[1] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[16]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[29]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[5]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[0]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[10]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[13]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[4]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[29]             ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[28]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[25]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[0]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[30]             ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[8]              ; control:inst5|shamt[2] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[14]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[10]             ; control:inst5|shamt[4] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[31]             ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[26]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[18]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[21]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[20]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[6]              ; control:inst5|shamt[0] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|RegDst   ; SW[6]      ; SW[6]    ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[16]             ; shift:inst20|SO[31]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[31]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[25]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; control:inst5|ALUop[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[4]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[1]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[1]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[21]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[23]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[19]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[30]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[26]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[20]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[16]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[17]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[30]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[15]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[7]              ; control:inst5|shamt[1] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[28]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[19]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[17]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[23]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[14]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[4]              ; shift:inst20|SO[17]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[7]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[18]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[30]             ; control:inst5|RegDst   ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[9]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[19]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[19]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[19]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[10]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[8]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[21]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[17]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[17]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[17]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[22]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[1]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[24]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|RegDst   ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[16]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[8]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[31]             ; control:inst5|RegDst   ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[17]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|ALUop[1] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[9]              ; control:inst5|shamt[3] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[22]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[2]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[27][31]               ; shift:inst20|SO[31]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[30]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[16]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[3]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[2]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[4]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[2]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[15]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[16]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[17]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[18]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[0]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[22]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[18]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[1]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[20]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[19]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; control:inst5|rl[0]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[28]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; control:inst5|rl[1]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[16]             ; shift:inst20|SO[24]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[6]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[3]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[3]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[14]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[9]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|ALUop[0] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[2]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[3]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[24]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[2]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[20]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|ALUop[2] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[16]             ; shift:inst20|SO[16]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[29]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[21]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[20]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|ALUop[0] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[22]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[4]              ; control:inst5|ALUop[0] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[12]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[0]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[30]             ; control:inst5|ALUop[1] ; SW[6]      ; SW[6]    ; None                       ; None                       ; 4.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[21]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[18]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[2]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[6]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[30]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[19]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[13]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[3]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[23]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 2.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[24]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[6]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 6.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[15]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[13]    ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[1]     ; SW[6]      ; SW[6]    ; None                       ; None                       ; 5.614 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                        ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                  ; To                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[18]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]                                                                               ; control:inst5|shamt[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[2]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[6]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]                                                                               ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[19]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[22]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[4]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[3]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]                                                                               ; shift:inst20|SO[16]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[30]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]                                                                               ; control:inst5|shamt[4]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[3]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[24]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[11]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]                                                                               ; control:inst5|shamt[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[17]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]                                                                               ; control:inst5|shamt[1]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[15]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[1]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[29]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[15]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[6]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[8]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[25]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]                                                                               ; control:inst5|shamt[0]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]                                                                               ; control:inst5|shamt[2]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[0]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]                                                                               ; control:inst5|shamt[4]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[25]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[9]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[9]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[5]                                                                                ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[28]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]                                                                               ; control:inst5|shamt[1]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]                                                                               ; control:inst5|shamt[4]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[11]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[21]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]                                                                               ; control:inst5|shamt[0]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]                                                                               ; control:inst5|shamt[2]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[7]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[7]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                                                                                              ; shift:inst20|SO[16]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[12]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]                                                                               ; control:inst5|shamt[1]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[14]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]                                                                               ; shift:inst20|SO[0]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]                                                                               ; control:inst5|shamt[0]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]                                                                               ; control:inst5|shamt[2]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[12]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[31]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]                                                                                ; shift:inst20|SO[0]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                                                                                              ; shift:inst20|SO[31]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[27]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]                                                                               ; control:inst5|shamt[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[2]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[24]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[4]                                                                                ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[13]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[1]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[8]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[5]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]                                                                               ; shift:inst20|SO[31]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[27]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[20]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[23]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]                                                                               ; control:inst5|ALUop[1]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[16]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[29]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[5]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]                                                                                ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]                                                                               ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[0]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[10]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[13]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[4]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]                                                                                ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[29]                                                                               ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[28]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]                                                                               ; shift:inst20|SO[25]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[26] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[26] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[26] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[26] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[26] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[26] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[26] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[26] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[26] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                                                                                              ; shift:inst20|SO[0]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[30]                                                                               ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[8]                                                                                ; control:inst5|shamt[2]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[14]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]                                                                               ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]                                                                                ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[10]                                                                               ; control:inst5|shamt[4]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[31]                                                                               ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                                                                                   ; shift:inst20|SO[26]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[18]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[20] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[20] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[20] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[20] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[20] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[20] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[20] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[20] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[20] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[31] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[31] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[31] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[31] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[31] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[31] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[31] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[31] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[31] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                                                                                              ; shift:inst20|SO[21]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                                                                                              ; shift:inst20|SO[20]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[16] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[16] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[16] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[16] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[16] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[16] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[16] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[16] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[16] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[6]                                                                                ; control:inst5|shamt[0]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]                                                                               ; control:inst5|RegDst                   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[19] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[19] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[19] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[19] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[19] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[19] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[19] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[19] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[19] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.351 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[16]                                                                               ; shift:inst20|SO[31]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                                                                                   ; shift:inst20|SO[31]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                                                                                              ; shift:inst20|SO[25]                    ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[17] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[17] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[17] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[17] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[17] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[17] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[17] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[17] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[17] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]                                                                                ; control:inst5|ALUop[3]                 ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]                                                                                ; shift:inst20|SO[4]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[29] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[29] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[29] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[29] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[29] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[29] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[29] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[29] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[29] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]                                                                                ; shift:inst20|SO[1]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]                                                                                ; shift:inst20|SO[1]                     ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 5.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_we_reg       ; MWreg:inst43|reg_write_data_mw_int[24] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg0 ; MWreg:inst43|reg_write_data_mw_int[24] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg1 ; MWreg:inst43|reg_write_data_mw_int[24] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg2 ; MWreg:inst43|reg_write_data_mw_int[24] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg3 ; MWreg:inst43|reg_write_data_mw_int[24] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg4 ; MWreg:inst43|reg_write_data_mw_int[24] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg5 ; MWreg:inst43|reg_write_data_mw_int[24] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg6 ; MWreg:inst43|reg_write_data_mw_int[24] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg7 ; MWreg:inst43|reg_write_data_mw_int[24] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.471 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                                   ;                                        ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[17]'                                                                                                                                                                                                                 ;
+------------------------------------------+-----------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[18]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 1.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[2]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[6]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.937 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 1.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[19]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[22]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.087 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[4]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[3]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.213 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[16]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.953 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[30]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.267 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[4] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.431 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[3]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[24]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.364 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[11]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[17]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[15]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[1]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[29]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[15]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.494 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[6]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.520 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[8]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[25]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.614 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|shamt[2] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[0]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[4] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[25]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[9]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[9]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[5]              ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[28]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.789 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[4] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[11]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[21]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|shamt[2] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[7]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[7]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.847 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[16]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[12]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[14]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[0]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[2] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[12]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[31]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[0]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[31]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[27]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[27]             ; control:inst5|shamt[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[2]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.981 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[24]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[4]              ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[13]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[1]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[8]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.132 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[5]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[31]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[27]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[20]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.177 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[23]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|ALUop[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[16]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[29]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.292 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[5]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.314 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[0]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[10]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[13]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[4]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[29]             ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[28]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[25]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.244 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[0]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.228 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[30]             ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[8]              ; control:inst5|shamt[2] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[14]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[10]             ; control:inst5|shamt[4] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[31]             ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[0]                                 ; shift:inst20|SO[26]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[18]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.692 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[21]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[20]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.451 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[6]              ; control:inst5|shamt[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|RegDst   ; SW[17]     ; SW[17]   ; None                       ; None                       ; 1.721 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[16]             ; shift:inst20|SO[31]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[31]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[25]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.553 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; control:inst5|ALUop[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[4]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[1]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[1]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[21]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[23]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[19]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[30]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[26]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[20]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[16]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[17]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[30]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.807 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[15]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[7]              ; control:inst5|shamt[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[28]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[19]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[17]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[23]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[14]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[4]              ; shift:inst20|SO[17]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[7]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[18]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.327 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[30]             ; control:inst5|RegDst   ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[9]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[19]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[19]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[19]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.392 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[10]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[8]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[21]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[17]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[17]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[17]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[22]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[1]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[24]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|RegDst   ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[16]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[8]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[31]             ; control:inst5|RegDst   ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.331 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[17]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[26]             ; control:inst5|ALUop[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[9]              ; control:inst5|shamt[3] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[22]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[2]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[27][31]               ; shift:inst20|SO[31]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.131 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[30]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[16]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[3]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[2]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.159 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[4]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[2]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[15]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[16]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[17]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[18]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[0]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.584 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|rl[1]                                 ; shift:inst20|SO[22]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[18]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[1]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[20]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[19]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; control:inst5|rl[0]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 1.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[28]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.258 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; control:inst5|rl[1]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[16]             ; shift:inst20|SO[24]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[6]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[3]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[3]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[14]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[9]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.362 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|ALUop[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[2]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[3]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.356 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[24]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[2]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[20]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; control:inst5|ALUop[2] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[16]             ; shift:inst20|SO[16]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[29]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[21]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.444 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[20]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[28]             ; control:inst5|ALUop[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.529 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[1]              ; shift:inst20|SO[22]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[4]              ; control:inst5|ALUop[0] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[12]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[0]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[30]             ; control:inst5|ALUop[1] ; SW[17]     ; SW[17]   ; None                       ; None                       ; 4.565 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[21]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[18]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[2]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.513 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[6]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:inst50|register_array[12][30]               ; shift:inst20|SO[30]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[19]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|sh_reg_ctl                            ; shift:inst20|SO[13]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[2]              ; shift:inst20|SO[3]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[23]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 2.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[0]              ; shift:inst20|SO[24]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[3]              ; shift:inst20|SO[6]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 6.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:inst5|shamt[4]                              ; shift:inst20|SO[15]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 3.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[13]    ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; FDreg_verilog:inst49|instruction_fd[15]             ; shift:inst20|SO[1]     ; SW[17]     ; SW[17]   ; None                       ; None                       ; 5.614 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                        ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+--------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From   ; To                                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+--------------------------------------+----------+
; N/A                                     ; None                                                ; 16.431 ns  ; SW[16] ; LCD_Display:inst46|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 16.225 ns  ; SW[16] ; LCD_Display:inst46|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 16.151 ns  ; SW[16] ; LCD_Display:inst46|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 16.151 ns  ; SW[16] ; LCD_Display:inst46|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 16.115 ns  ; SW[16] ; LCD_Display:inst46|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 16.072 ns  ; SW[16] ; LCD_Display:inst46|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 15.993 ns  ; SW[16] ; LCD_Display:inst46|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 14.201 ns  ; SW[14] ; inst_select:inst54|out_inst[16]      ; SW[15]   ;
; N/A                                     ; None                                                ; 13.938 ns  ; SW[14] ; inst_select:inst54|out_inst[16]      ; SW[14]   ;
; N/A                                     ; None                                                ; 13.753 ns  ; SW[14] ; inst_select:inst54|out_inst[16]      ; SW[13]   ;
; N/A                                     ; None                                                ; 13.678 ns  ; SW[15] ; inst_select:inst54|out_inst[16]      ; SW[15]   ;
; N/A                                     ; None                                                ; 13.662 ns  ; SW[1]  ; LCD_Display:inst46|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 13.490 ns  ; SW[1]  ; LCD_Display:inst46|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 13.488 ns  ; SW[1]  ; LCD_Display:inst46|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 13.470 ns  ; SW[1]  ; LCD_Display:inst46|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 13.415 ns  ; SW[15] ; inst_select:inst54|out_inst[16]      ; SW[14]   ;
; N/A                                     ; None                                                ; 13.230 ns  ; SW[15] ; inst_select:inst54|out_inst[16]      ; SW[13]   ;
; N/A                                     ; None                                                ; 12.925 ns  ; SW[13] ; inst_select:inst54|out_inst[16]      ; SW[15]   ;
; N/A                                     ; None                                                ; 12.796 ns  ; SW[3]  ; LCD_Display:inst46|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.767 ns  ; SW[1]  ; LCD_Display:inst46|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.767 ns  ; SW[1]  ; LCD_Display:inst46|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.731 ns  ; SW[1]  ; LCD_Display:inst46|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.702 ns  ; SW[2]  ; LCD_Display:inst46|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.662 ns  ; SW[13] ; inst_select:inst54|out_inst[16]      ; SW[14]   ;
; N/A                                     ; None                                                ; 12.590 ns  ; SW[3]  ; LCD_Display:inst46|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.516 ns  ; SW[3]  ; LCD_Display:inst46|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.516 ns  ; SW[3]  ; LCD_Display:inst46|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.496 ns  ; SW[2]  ; LCD_Display:inst46|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.480 ns  ; SW[3]  ; LCD_Display:inst46|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.477 ns  ; SW[13] ; inst_select:inst54|out_inst[16]      ; SW[13]   ;
; N/A                                     ; None                                                ; 12.472 ns  ; SW[4]  ; LCD_Display:inst46|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.437 ns  ; SW[3]  ; LCD_Display:inst46|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.422 ns  ; SW[2]  ; LCD_Display:inst46|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.422 ns  ; SW[2]  ; LCD_Display:inst46|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.377 ns  ; SW[2]  ; LCD_Display:inst46|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.358 ns  ; SW[3]  ; LCD_Display:inst46|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.300 ns  ; SW[4]  ; LCD_Display:inst46|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.298 ns  ; SW[4]  ; LCD_Display:inst46|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.292 ns  ; SW[2]  ; LCD_Display:inst46|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.286 ns  ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.280 ns  ; SW[4]  ; LCD_Display:inst46|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.264 ns  ; SW[2]  ; LCD_Display:inst46|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.080 ns  ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.006 ns  ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 12.006 ns  ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.970 ns  ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.955 ns  ; SW[0]  ; LCD_Display:inst46|DATA_BUS_VALUE[1] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.932 ns  ; SW[4]  ; LCD_Display:inst46|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.932 ns  ; SW[4]  ; LCD_Display:inst46|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.927 ns  ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.896 ns  ; SW[4]  ; LCD_Display:inst46|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.848 ns  ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.749 ns  ; SW[0]  ; LCD_Display:inst46|DATA_BUS_VALUE[2] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.675 ns  ; SW[0]  ; LCD_Display:inst46|DATA_BUS_VALUE[5] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.675 ns  ; SW[0]  ; LCD_Display:inst46|DATA_BUS_VALUE[4] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.639 ns  ; SW[0]  ; LCD_Display:inst46|DATA_BUS_VALUE[6] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.595 ns  ; SW[0]  ; LCD_Display:inst46|DATA_BUS_VALUE[3] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 11.517 ns  ; SW[0]  ; LCD_Display:inst46|DATA_BUS_VALUE[0] ; CLOCK_50 ;
; N/A                                     ; None                                                ; 10.725 ns  ; SW[14] ; inst_select:inst54|out_inst[23]      ; SW[15]   ;
; N/A                                     ; None                                                ; 10.664 ns  ; SW[14] ; inst_select:inst54|out_inst[22]      ; SW[15]   ;
; N/A                                     ; None                                                ; 10.462 ns  ; SW[14] ; inst_select:inst54|out_inst[23]      ; SW[14]   ;
; N/A                                     ; None                                                ; 10.401 ns  ; SW[14] ; inst_select:inst54|out_inst[22]      ; SW[14]   ;
; N/A                                     ; None                                                ; 10.277 ns  ; SW[14] ; inst_select:inst54|out_inst[23]      ; SW[13]   ;
; N/A                                     ; None                                                ; 10.248 ns  ; SW[14] ; inst_select:inst54|out_inst[18]      ; SW[15]   ;
; N/A                                     ; None                                                ; 10.216 ns  ; SW[14] ; inst_select:inst54|out_inst[22]      ; SW[13]   ;
; N/A                                     ; None                                                ; 10.202 ns  ; SW[15] ; inst_select:inst54|out_inst[23]      ; SW[15]   ;
; N/A                                     ; None                                                ; 10.141 ns  ; SW[15] ; inst_select:inst54|out_inst[22]      ; SW[15]   ;
; N/A                                     ; None                                                ; 9.985 ns   ; SW[14] ; inst_select:inst54|out_inst[18]      ; SW[14]   ;
; N/A                                     ; None                                                ; 9.939 ns   ; SW[15] ; inst_select:inst54|out_inst[23]      ; SW[14]   ;
; N/A                                     ; None                                                ; 9.878 ns   ; SW[15] ; inst_select:inst54|out_inst[22]      ; SW[14]   ;
; N/A                                     ; None                                                ; 9.877 ns   ; SW[13] ; inst_select:inst54|out_inst[23]      ; SW[15]   ;
; N/A                                     ; None                                                ; 9.800 ns   ; SW[14] ; inst_select:inst54|out_inst[18]      ; SW[13]   ;
; N/A                                     ; None                                                ; 9.754 ns   ; SW[15] ; inst_select:inst54|out_inst[23]      ; SW[13]   ;
; N/A                                     ; None                                                ; 9.725 ns   ; SW[15] ; inst_select:inst54|out_inst[18]      ; SW[15]   ;
; N/A                                     ; None                                                ; 9.693 ns   ; SW[15] ; inst_select:inst54|out_inst[22]      ; SW[13]   ;
; N/A                                     ; None                                                ; 9.669 ns   ; SW[14] ; inst_select:inst54|out_inst[19]      ; SW[15]   ;
; N/A                                     ; None                                                ; 9.614 ns   ; SW[13] ; inst_select:inst54|out_inst[23]      ; SW[14]   ;
; N/A                                     ; None                                                ; 9.552 ns   ; SW[14] ; inst_select:inst54|out_inst[24]      ; SW[15]   ;
; N/A                                     ; None                                                ; 9.462 ns   ; SW[15] ; inst_select:inst54|out_inst[18]      ; SW[14]   ;
; N/A                                     ; None                                                ; 9.429 ns   ; SW[13] ; inst_select:inst54|out_inst[23]      ; SW[13]   ;
; N/A                                     ; None                                                ; 9.406 ns   ; SW[14] ; inst_select:inst54|out_inst[19]      ; SW[14]   ;
; N/A                                     ; None                                                ; 9.289 ns   ; SW[14] ; inst_select:inst54|out_inst[24]      ; SW[14]   ;
; N/A                                     ; None                                                ; 9.277 ns   ; SW[15] ; inst_select:inst54|out_inst[18]      ; SW[13]   ;
; N/A                                     ; None                                                ; 9.226 ns   ; SW[13] ; inst_select:inst54|out_inst[22]      ; SW[15]   ;
; N/A                                     ; None                                                ; 9.221 ns   ; SW[14] ; inst_select:inst54|out_inst[19]      ; SW[13]   ;
; N/A                                     ; None                                                ; 9.154 ns   ; SW[13] ; inst_select:inst54|out_inst[18]      ; SW[15]   ;
; N/A                                     ; None                                                ; 9.146 ns   ; SW[15] ; inst_select:inst54|out_inst[19]      ; SW[15]   ;
; N/A                                     ; None                                                ; 9.104 ns   ; SW[14] ; inst_select:inst54|out_inst[24]      ; SW[13]   ;
; N/A                                     ; None                                                ; 9.029 ns   ; SW[15] ; inst_select:inst54|out_inst[24]      ; SW[15]   ;
; N/A                                     ; None                                                ; 8.963 ns   ; SW[13] ; inst_select:inst54|out_inst[22]      ; SW[14]   ;
; N/A                                     ; None                                                ; 8.891 ns   ; SW[13] ; inst_select:inst54|out_inst[18]      ; SW[14]   ;
; N/A                                     ; None                                                ; 8.883 ns   ; SW[15] ; inst_select:inst54|out_inst[19]      ; SW[14]   ;
; N/A                                     ; None                                                ; 8.778 ns   ; SW[13] ; inst_select:inst54|out_inst[22]      ; SW[13]   ;
; N/A                                     ; None                                                ; 8.766 ns   ; SW[15] ; inst_select:inst54|out_inst[24]      ; SW[14]   ;
; N/A                                     ; None                                                ; 8.706 ns   ; SW[13] ; inst_select:inst54|out_inst[18]      ; SW[13]   ;
; N/A                                     ; None                                                ; 8.698 ns   ; SW[15] ; inst_select:inst54|out_inst[19]      ; SW[13]   ;
; N/A                                     ; None                                                ; 8.682 ns   ; SW[14] ; inst_select:inst54|out_inst[0]       ; SW[15]   ;
; N/A                                     ; None                                                ; 8.581 ns   ; SW[15] ; inst_select:inst54|out_inst[24]      ; SW[13]   ;
; N/A                                     ; None                                                ; 8.571 ns   ; SW[13] ; inst_select:inst54|out_inst[19]      ; SW[15]   ;
; N/A                                     ; None                                                ; 8.435 ns   ; SW[15] ; inst_select:inst54|out_inst[0]       ; SW[15]   ;
; N/A                                     ; None                                                ; 8.419 ns   ; SW[14] ; inst_select:inst54|out_inst[0]       ; SW[14]   ;
; N/A                                     ; None                                                ; 8.308 ns   ; SW[13] ; inst_select:inst54|out_inst[19]      ; SW[14]   ;
; N/A                                     ; None                                                ; 8.282 ns   ; SW[13] ; inst_select:inst54|out_inst[24]      ; SW[15]   ;
; N/A                                     ; None                                                ; 8.257 ns   ; SW[13] ; inst_select:inst54|out_inst[0]       ; SW[15]   ;
; N/A                                     ; None                                                ; 8.234 ns   ; SW[14] ; inst_select:inst54|out_inst[0]       ; SW[13]   ;
; N/A                                     ; None                                                ; 8.172 ns   ; SW[15] ; inst_select:inst54|out_inst[0]       ; SW[14]   ;
; N/A                                     ; None                                                ; 8.123 ns   ; SW[13] ; inst_select:inst54|out_inst[19]      ; SW[13]   ;
; N/A                                     ; None                                                ; 8.019 ns   ; SW[13] ; inst_select:inst54|out_inst[24]      ; SW[14]   ;
; N/A                                     ; None                                                ; 7.994 ns   ; SW[13] ; inst_select:inst54|out_inst[0]       ; SW[14]   ;
; N/A                                     ; None                                                ; 7.987 ns   ; SW[15] ; inst_select:inst54|out_inst[0]       ; SW[13]   ;
; N/A                                     ; None                                                ; 7.834 ns   ; SW[13] ; inst_select:inst54|out_inst[24]      ; SW[13]   ;
; N/A                                     ; None                                                ; 7.809 ns   ; SW[13] ; inst_select:inst54|out_inst[0]       ; SW[13]   ;
; N/A                                     ; None                                                ; 7.261 ns   ; SW[14] ; inst_select:inst54|out_inst[13]      ; SW[15]   ;
; N/A                                     ; None                                                ; 7.149 ns   ; SW[14] ; inst_select:inst54|out_inst[14]      ; SW[15]   ;
; N/A                                     ; None                                                ; 7.042 ns   ; SW[15] ; inst_select:inst54|out_inst[13]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.998 ns   ; SW[14] ; inst_select:inst54|out_inst[13]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.985 ns   ; SW[14] ; inst_select:inst54|out_inst[12]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.930 ns   ; SW[15] ; inst_select:inst54|out_inst[14]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.886 ns   ; SW[14] ; inst_select:inst54|out_inst[14]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.864 ns   ; SW[13] ; inst_select:inst54|out_inst[13]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.813 ns   ; SW[14] ; inst_select:inst54|out_inst[13]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.779 ns   ; SW[15] ; inst_select:inst54|out_inst[13]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.766 ns   ; SW[15] ; inst_select:inst54|out_inst[12]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.760 ns   ; SW[14] ; inst_select:inst54|out_inst[11]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.752 ns   ; SW[13] ; inst_select:inst54|out_inst[14]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.722 ns   ; SW[14] ; inst_select:inst54|out_inst[12]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.701 ns   ; SW[14] ; inst_select:inst54|out_inst[14]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.700 ns   ; SW[14] ; inst_select:inst54|out_inst[27]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.667 ns   ; SW[15] ; inst_select:inst54|out_inst[14]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.601 ns   ; SW[13] ; inst_select:inst54|out_inst[13]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.594 ns   ; SW[15] ; inst_select:inst54|out_inst[13]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.590 ns   ; SW[14] ; inst_select:inst54|out_inst[26]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.588 ns   ; SW[13] ; inst_select:inst54|out_inst[12]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.542 ns   ; SW[14] ; inst_select:inst54|out_inst[2]       ; SW[15]   ;
; N/A                                     ; None                                                ; 6.541 ns   ; SW[15] ; inst_select:inst54|out_inst[11]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.537 ns   ; SW[14] ; inst_select:inst54|out_inst[12]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.503 ns   ; SW[15] ; inst_select:inst54|out_inst[12]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.497 ns   ; SW[14] ; inst_select:inst54|out_inst[11]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.489 ns   ; SW[13] ; inst_select:inst54|out_inst[14]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.489 ns   ; SW[14] ; inst_select:inst54|out_inst[28]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.482 ns   ; SW[15] ; inst_select:inst54|out_inst[14]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.481 ns   ; SW[15] ; inst_select:inst54|out_inst[27]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.437 ns   ; SW[14] ; inst_select:inst54|out_inst[27]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.416 ns   ; SW[13] ; inst_select:inst54|out_inst[13]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.416 ns   ; SW[14] ; inst_select:inst54|out_inst[9]       ; SW[15]   ;
; N/A                                     ; None                                                ; 6.371 ns   ; SW[15] ; inst_select:inst54|out_inst[26]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.363 ns   ; SW[13] ; inst_select:inst54|out_inst[11]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.362 ns   ; SW[14] ; inst_select:inst54|out_inst[25]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.350 ns   ; SW[14] ; inst_select:inst54|out_inst[5]       ; SW[15]   ;
; N/A                                     ; None                                                ; 6.327 ns   ; SW[14] ; inst_select:inst54|out_inst[26]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.325 ns   ; SW[13] ; inst_select:inst54|out_inst[12]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.323 ns   ; SW[15] ; inst_select:inst54|out_inst[2]       ; SW[15]   ;
; N/A                                     ; None                                                ; 6.318 ns   ; SW[15] ; inst_select:inst54|out_inst[12]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.312 ns   ; SW[14] ; inst_select:inst54|out_inst[11]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.304 ns   ; SW[13] ; inst_select:inst54|out_inst[14]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.303 ns   ; SW[13] ; inst_select:inst54|out_inst[27]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.279 ns   ; SW[14] ; inst_select:inst54|out_inst[2]       ; SW[14]   ;
; N/A                                     ; None                                                ; 6.278 ns   ; SW[15] ; inst_select:inst54|out_inst[11]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.272 ns   ; SW[14] ; inst_select:inst54|out_inst[15]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.270 ns   ; SW[15] ; inst_select:inst54|out_inst[28]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.252 ns   ; SW[14] ; inst_select:inst54|out_inst[27]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.226 ns   ; SW[14] ; inst_select:inst54|out_inst[28]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.218 ns   ; SW[15] ; inst_select:inst54|out_inst[27]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.197 ns   ; SW[15] ; inst_select:inst54|out_inst[9]       ; SW[15]   ;
; N/A                                     ; None                                                ; 6.193 ns   ; SW[13] ; inst_select:inst54|out_inst[26]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.153 ns   ; SW[14] ; inst_select:inst54|out_inst[9]       ; SW[14]   ;
; N/A                                     ; None                                                ; 6.145 ns   ; SW[13] ; inst_select:inst54|out_inst[2]       ; SW[15]   ;
; N/A                                     ; None                                                ; 6.143 ns   ; SW[15] ; inst_select:inst54|out_inst[25]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.142 ns   ; SW[14] ; inst_select:inst54|out_inst[26]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.140 ns   ; SW[13] ; inst_select:inst54|out_inst[12]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.131 ns   ; SW[15] ; inst_select:inst54|out_inst[5]       ; SW[15]   ;
; N/A                                     ; None                                                ; 6.108 ns   ; SW[15] ; inst_select:inst54|out_inst[26]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.100 ns   ; SW[13] ; inst_select:inst54|out_inst[11]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.099 ns   ; SW[14] ; inst_select:inst54|out_inst[25]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.094 ns   ; SW[14] ; inst_select:inst54|out_inst[2]       ; SW[13]   ;
; N/A                                     ; None                                                ; 6.093 ns   ; SW[15] ; inst_select:inst54|out_inst[11]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.092 ns   ; SW[13] ; inst_select:inst54|out_inst[28]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.087 ns   ; SW[14] ; inst_select:inst54|out_inst[5]       ; SW[14]   ;
; N/A                                     ; None                                                ; 6.060 ns   ; SW[15] ; inst_select:inst54|out_inst[2]       ; SW[14]   ;
; N/A                                     ; None                                                ; 6.053 ns   ; SW[15] ; inst_select:inst54|out_inst[15]      ; SW[15]   ;
; N/A                                     ; None                                                ; 6.041 ns   ; SW[14] ; inst_select:inst54|out_inst[28]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.040 ns   ; SW[13] ; inst_select:inst54|out_inst[27]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.033 ns   ; SW[15] ; inst_select:inst54|out_inst[27]      ; SW[13]   ;
; N/A                                     ; None                                                ; 6.025 ns   ; SW[14] ; inst_select:inst54|out_inst[4]       ; SW[15]   ;
; N/A                                     ; None                                                ; 6.019 ns   ; SW[13] ; inst_select:inst54|out_inst[9]       ; SW[15]   ;
; N/A                                     ; None                                                ; 6.009 ns   ; SW[14] ; inst_select:inst54|out_inst[15]      ; SW[14]   ;
; N/A                                     ; None                                                ; 6.007 ns   ; SW[15] ; inst_select:inst54|out_inst[28]      ; SW[14]   ;
; N/A                                     ; None                                                ; 5.968 ns   ; SW[14] ; inst_select:inst54|out_inst[9]       ; SW[13]   ;
; N/A                                     ; None                                                ; 5.965 ns   ; SW[13] ; inst_select:inst54|out_inst[25]      ; SW[15]   ;
; N/A                                     ; None                                                ; 5.953 ns   ; SW[13] ; inst_select:inst54|out_inst[5]       ; SW[15]   ;
; N/A                                     ; None                                                ; 5.950 ns   ; SW[14] ; inst_select:inst54|out_inst[10]      ; SW[15]   ;
; N/A                                     ; None                                                ; 5.947 ns   ; SW[14] ; inst_select:inst54|out_inst[29]      ; SW[15]   ;
; N/A                                     ; None                                                ; 5.934 ns   ; SW[15] ; inst_select:inst54|out_inst[9]       ; SW[14]   ;
; N/A                                     ; None                                                ; 5.930 ns   ; SW[13] ; inst_select:inst54|out_inst[26]      ; SW[14]   ;
; N/A                                     ; None                                                ; 5.923 ns   ; SW[15] ; inst_select:inst54|out_inst[26]      ; SW[13]   ;
; N/A                                     ; None                                                ; 5.915 ns   ; SW[13] ; inst_select:inst54|out_inst[11]      ; SW[13]   ;
; N/A                                     ; None                                                ; 5.914 ns   ; SW[14] ; inst_select:inst54|out_inst[25]      ; SW[13]   ;
; N/A                                     ; None                                                ; 5.902 ns   ; SW[14] ; inst_select:inst54|out_inst[5]       ; SW[13]   ;
; N/A                                     ; None                                                ; 5.882 ns   ; SW[13] ; inst_select:inst54|out_inst[2]       ; SW[14]   ;
; N/A                                     ; None                                                ; 5.880 ns   ; SW[15] ; inst_select:inst54|out_inst[25]      ; SW[14]   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;        ;                                      ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+--------+--------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+------------+------------+
; N/A                                     ; None                                                ; 29.601 ns  ; DEreg_verilog:inst59|ALU_op_de[1]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 29.371 ns  ; DEreg_verilog:inst59|aluin2_de[15]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 29.326 ns  ; DEreg_verilog:inst59|aluin2_de[4]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 29.059 ns  ; DEreg_verilog:inst59|rd1_de[1]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.874 ns  ; EMreg:inst60|RegDst_int                 ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.858 ns  ; DEreg_verilog:inst59|instruction_de[19] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.836 ns  ; DEreg_verilog:inst59|aluin2_de[9]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.777 ns  ; DEreg_verilog:inst59|aluin2_de[1]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.708 ns  ; DEreg_verilog:inst59|instruction_de[17] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.615 ns  ; DEreg_verilog:inst59|aluin2_de[8]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.604 ns  ; DEreg_verilog:inst59|aluin2_de[10]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.535 ns  ; EMreg:inst60|instruction_int[17]        ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.517 ns  ; DEreg_verilog:inst59|instruction_de[13] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.489 ns  ; DEreg_verilog:inst59|ALU_op_de[2]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.385 ns  ; DEreg_verilog:inst59|aluin2_de[0]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.365 ns  ; DEreg_verilog:inst59|aluin2_de[7]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.362 ns  ; DEreg_verilog:inst59|aluin2_de[6]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.291 ns  ; DEreg_verilog:inst59|RegDst_de          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.228 ns  ; DEreg_verilog:inst59|aluin2_de[5]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.217 ns  ; DEreg_verilog:inst59|rd1_de[15]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.203 ns  ; FDreg_verilog:inst49|instruction_fd[25] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.179 ns  ; EMreg:inst60|instruction_int[15]        ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.116 ns  ; DEreg_verilog:inst59|rd1_de[6]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.110 ns  ; DEreg_verilog:inst59|rd1_de[5]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 28.027 ns  ; DEreg_verilog:inst59|aluin2_de[2]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.992 ns  ; EMreg:inst60|alu_mem_ctl_int            ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.969 ns  ; DEreg_verilog:inst59|rd1_de[8]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.958 ns  ; DEreg_verilog:inst59|ALU_op_de[0]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.868 ns  ; EMreg:inst60|instruction_int[20]        ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.782 ns  ; DEreg_verilog:inst59|aluin2_de[3]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.759 ns  ; DEreg_verilog:inst59|instruction_de[14] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.637 ns  ; EMreg:inst60|instruction_int[18]        ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.615 ns  ; DEreg_verilog:inst59|ALU_op_de[1]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 27.592 ns  ; DEreg_verilog:inst59|aluin2_de[11]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.578 ns  ; DEreg_verilog:inst59|aluin2_de[19]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.569 ns  ; DEreg_verilog:inst59|aluin2_de[12]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.511 ns  ; DEreg_verilog:inst59|rd1_de[7]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.465 ns  ; DEreg_verilog:inst59|rd1_de[2]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.457 ns  ; FDreg_verilog:inst49|instruction_fd[24] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.440 ns  ; FDreg_verilog:inst49|instruction_fd[22] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.431 ns  ; DEreg_verilog:inst59|aluin2_de[17]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.385 ns  ; DEreg_verilog:inst59|aluin2_de[15]      ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 27.375 ns  ; DEreg_verilog:inst59|aluin2_de[22]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.341 ns  ; DEreg_verilog:inst59|rd1_de[0]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.340 ns  ; DEreg_verilog:inst59|aluin2_de[4]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 27.325 ns  ; DEreg_verilog:inst59|rd1_de[3]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.296 ns  ; DEreg_verilog:inst59|aluin2_de[14]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.287 ns  ; DEreg_verilog:inst59|rd1_de[10]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.283 ns  ; DEreg_verilog:inst59|rd1_de[4]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.263 ns  ; DEreg_verilog:inst59|aluin2_de[16]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.232 ns  ; DEreg_verilog:inst59|aluin2_de[21]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.223 ns  ; DEreg_verilog:inst59|ALU_op_de[1]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 27.186 ns  ; EMreg:inst60|instruction_int[13]        ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.160 ns  ; DEreg_verilog:inst59|aluin2_de[13]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.158 ns  ; EMreg:inst60|instruction_int[19]        ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.116 ns  ; DEreg_verilog:inst59|rd1_de[9]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.111 ns  ; DEreg_verilog:inst59|aluin2_de[18]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.090 ns  ; DEreg_verilog:inst59|rd1_de[19]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.078 ns  ; DEreg_verilog:inst59|rd1_de[12]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.073 ns  ; DEreg_verilog:inst59|rd1_de[1]          ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 27.053 ns  ; EMreg:inst60|instruction_int[12]        ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.031 ns  ; DEreg_verilog:inst59|instruction_de[15] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.029 ns  ; FDreg_verilog:inst49|instruction_fd[20] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.011 ns  ; EMreg:inst60|instruction_int[11]        ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.008 ns  ; DEreg_verilog:inst59|aluin2_de[20]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.003 ns  ; DEreg_verilog:inst59|rd1_de[14]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.993 ns  ; DEreg_verilog:inst59|aluin2_de[15]      ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.986 ns  ; DEreg_verilog:inst59|instruction_de[12] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.977 ns  ; DEreg_verilog:inst59|rd1_de[16]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.966 ns  ; DEreg_verilog:inst59|ALU_op_de[3]       ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.964 ns  ; DEreg_verilog:inst59|rd1_de[11]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.960 ns  ; EMreg:inst60|instruction_int[16]        ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.948 ns  ; DEreg_verilog:inst59|aluin2_de[4]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.947 ns  ; DEreg_verilog:inst59|rd1_de[17]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.943 ns  ; EMreg:inst60|alu_result_int[4]          ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.935 ns  ; DEreg_verilog:inst59|aluin2_de[23]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.915 ns  ; DEreg_verilog:inst59|ALU_op_de[1]       ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 26.888 ns  ; EMreg:inst60|RegDst_int                 ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.882 ns  ; FDreg_verilog:inst49|instruction_fd[19] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.872 ns  ; DEreg_verilog:inst59|instruction_de[19] ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.863 ns  ; FDreg_verilog:inst49|instruction_fd[23] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.850 ns  ; DEreg_verilog:inst59|aluin2_de[9]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.797 ns  ; DEreg_verilog:inst59|rd1_de[20]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.792 ns  ; FDreg_verilog:inst49|instruction_fd[17] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.791 ns  ; DEreg_verilog:inst59|aluin2_de[1]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.789 ns  ; DEreg_verilog:inst59|rd1_de[13]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.758 ns  ; DEreg_verilog:inst59|instruction_de[20] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.744 ns  ; EMreg:inst60|instruction_int[14]        ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.742 ns  ; FDreg_verilog:inst49|instruction_fd[21] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.722 ns  ; DEreg_verilog:inst59|instruction_de[17] ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.685 ns  ; DEreg_verilog:inst59|aluin2_de[15]      ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 26.681 ns  ; DEreg_verilog:inst59|rd1_de[1]          ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.668 ns  ; FDreg_verilog:inst49|instruction_fd[16] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.645 ns  ; FDreg_verilog:inst49|instruction_fd[18] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.641 ns  ; DEreg_verilog:inst59|rd1_de[18]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.640 ns  ; DEreg_verilog:inst59|aluin2_de[4]       ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 26.629 ns  ; DEreg_verilog:inst59|aluin2_de[8]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.618 ns  ; DEreg_verilog:inst59|aluin2_de[10]      ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.583 ns  ; regfile:inst50|register_array[2][6]     ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.549 ns  ; EMreg:inst60|instruction_int[17]        ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.531 ns  ; DEreg_verilog:inst59|instruction_de[13] ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.503 ns  ; DEreg_verilog:inst59|ALU_op_de[2]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.496 ns  ; EMreg:inst60|RegDst_int                 ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.480 ns  ; DEreg_verilog:inst59|instruction_de[19] ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.458 ns  ; DEreg_verilog:inst59|aluin2_de[9]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.399 ns  ; DEreg_verilog:inst59|aluin2_de[1]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.399 ns  ; DEreg_verilog:inst59|aluin2_de[0]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.394 ns  ; DEreg_verilog:inst59|instruction_de[16] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.379 ns  ; DEreg_verilog:inst59|aluin2_de[7]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.376 ns  ; DEreg_verilog:inst59|aluin2_de[6]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.373 ns  ; DEreg_verilog:inst59|rd1_de[1]          ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 26.350 ns  ; DEreg_verilog:inst59|aluin2_de[25]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.330 ns  ; DEreg_verilog:inst59|instruction_de[17] ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.325 ns  ; EMreg:inst60|alu_result_int[20]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.305 ns  ; DEreg_verilog:inst59|RegDst_de          ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.242 ns  ; DEreg_verilog:inst59|aluin2_de[5]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.238 ns  ; DEreg_verilog:inst59|instruction_de[11] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.237 ns  ; DEreg_verilog:inst59|aluin2_de[8]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.233 ns  ; regfile:inst50|register_array[9][3]     ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.231 ns  ; DEreg_verilog:inst59|rd1_de[15]         ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.226 ns  ; DEreg_verilog:inst59|aluin2_de[10]      ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.221 ns  ; regfile:inst50|register_array[3][3]     ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.217 ns  ; FDreg_verilog:inst49|instruction_fd[25] ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.210 ns  ; regfile:inst50|register_array[4][3]     ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.195 ns  ; regfile:inst50|register_array[17][2]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.193 ns  ; EMreg:inst60|instruction_int[15]        ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.188 ns  ; EMreg:inst60|RegDst_int                 ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 26.188 ns  ; regfile:inst50|register_array[26][14]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.172 ns  ; DEreg_verilog:inst59|instruction_de[19] ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 26.157 ns  ; EMreg:inst60|instruction_int[17]        ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.150 ns  ; DEreg_verilog:inst59|aluin2_de[9]       ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 26.139 ns  ; DEreg_verilog:inst59|instruction_de[13] ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.130 ns  ; DEreg_verilog:inst59|rd1_de[6]          ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.124 ns  ; DEreg_verilog:inst59|rd1_de[5]          ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.121 ns  ; regfile:inst50|register_array[29][27]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.111 ns  ; DEreg_verilog:inst59|ALU_op_de[2]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.105 ns  ; regfile:inst50|register_array[31][6]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.092 ns  ; DEreg_verilog:inst59|rd1_de[21]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.091 ns  ; DEreg_verilog:inst59|aluin2_de[1]       ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 26.070 ns  ; DEreg_verilog:inst59|instruction_de[18] ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.057 ns  ; DEreg_verilog:inst59|rd1_de[22]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.046 ns  ; regfile:inst50|register_array[12][24]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.041 ns  ; DEreg_verilog:inst59|aluin2_de[2]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.031 ns  ; regfile:inst50|register_array[20][28]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 26.022 ns  ; DEreg_verilog:inst59|instruction_de[17] ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 26.007 ns  ; DEreg_verilog:inst59|aluin2_de[0]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 26.006 ns  ; EMreg:inst60|alu_mem_ctl_int            ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 26.000 ns  ; regfile:inst50|register_array[3][17]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.987 ns  ; DEreg_verilog:inst59|aluin2_de[7]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 25.984 ns  ; DEreg_verilog:inst59|aluin2_de[6]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 25.983 ns  ; DEreg_verilog:inst59|rd1_de[8]          ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 25.972 ns  ; DEreg_verilog:inst59|ALU_op_de[0]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 25.967 ns  ; regfile:inst50|register_array[9][19]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.954 ns  ; regfile:inst50|register_array[1][1]     ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.939 ns  ; regfile:inst50|register_array[22][2]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.929 ns  ; DEreg_verilog:inst59|aluin2_de[8]       ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 25.926 ns  ; regfile:inst50|register_array[1][23]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.918 ns  ; DEreg_verilog:inst59|aluin2_de[10]      ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 25.913 ns  ; DEreg_verilog:inst59|RegDst_de          ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 25.898 ns  ; regfile:inst50|register_array[11][3]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.882 ns  ; EMreg:inst60|instruction_int[20]        ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 25.879 ns  ; regfile:inst50|register_array[4][6]     ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.850 ns  ; DEreg_verilog:inst59|aluin2_de[5]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 25.849 ns  ; EMreg:inst60|instruction_int[17]        ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 25.849 ns  ; DEreg_verilog:inst59|rd1_de[23]         ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.846 ns  ; regfile:inst50|register_array[4][27]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.839 ns  ; DEreg_verilog:inst59|rd1_de[15]         ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 25.831 ns  ; DEreg_verilog:inst59|instruction_de[13] ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 25.825 ns  ; FDreg_verilog:inst49|instruction_fd[25] ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 25.815 ns  ; regfile:inst50|register_array[5][6]     ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.803 ns  ; DEreg_verilog:inst59|ALU_op_de[2]       ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 25.802 ns  ; DEreg_verilog:inst59|aluin2_de[24]      ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.801 ns  ; EMreg:inst60|instruction_int[15]        ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 25.798 ns  ; regfile:inst50|register_array[17][13]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.796 ns  ; DEreg_verilog:inst59|aluin2_de[3]       ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 25.773 ns  ; DEreg_verilog:inst59|instruction_de[14] ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 25.769 ns  ; regfile:inst50|register_array[3][29]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.766 ns  ; regfile:inst50|register_array[3][23]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.749 ns  ; regfile:inst50|register_array[19][2]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.748 ns  ; regfile:inst50|register_array[6][3]     ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.738 ns  ; DEreg_verilog:inst59|rd1_de[6]          ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 25.738 ns  ; regfile:inst50|register_array[6][13]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.732 ns  ; DEreg_verilog:inst59|rd1_de[5]          ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 25.731 ns  ; regfile:inst50|register_array[17][31]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.727 ns  ; regfile:inst50|register_array[1][15]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.699 ns  ; DEreg_verilog:inst59|aluin2_de[0]       ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 25.691 ns  ; regfile:inst50|register_array[19][18]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.690 ns  ; regfile:inst50|register_array[20][27]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.679 ns  ; DEreg_verilog:inst59|aluin2_de[7]       ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 25.679 ns  ; regfile:inst50|register_array[24][4]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.676 ns  ; DEreg_verilog:inst59|aluin2_de[6]       ; branch_ctl ; SW[17]     ;
; N/A                                     ; None                                                ; 25.651 ns  ; EMreg:inst60|instruction_int[18]        ; branch_ctl ; SW[7]      ;
; N/A                                     ; None                                                ; 25.649 ns  ; DEreg_verilog:inst59|aluin2_de[2]       ; branch_ctl ; SW[6]      ;
; N/A                                     ; None                                                ; 25.647 ns  ; regfile:inst50|register_array[20][22]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.638 ns  ; regfile:inst50|register_array[1][29]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.635 ns  ; regfile:inst50|register_array[25][9]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.635 ns  ; regfile:inst50|register_array[28][23]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.630 ns  ; regfile:inst50|register_array[9][27]    ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.628 ns  ; regfile:inst50|register_array[20][24]   ; branch_ctl ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.626 ns  ; regfile:inst50|register_array[20][20]   ; branch_ctl ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+------------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 6.097 ns        ; SW[4] ; HEX7[0] ;
; N/A   ; None              ; 6.067 ns        ; SW[4] ; HEX7[3] ;
; N/A   ; None              ; 6.067 ns        ; SW[4] ; HEX7[4] ;
; N/A   ; None              ; 6.000 ns        ; SW[4] ; HEX7[5] ;
+-------+-------------------+-----------------+-------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-----------------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                                                                                                    ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-----------------------------------------------------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 0.761 ns  ; KEY[0] ; debounce:inst21|SHIFT_PB[3]                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.235 ns ; KEY[1] ; debounce:inst23|SHIFT_PB[3]                                                                                           ; CLOCK_50 ;
; N/A                                     ; None                                                ; -0.589 ns ; SW[6]  ; turbo_select:inst58|out_clock                                                                                         ; SW[7]    ;
; N/A                                     ; None                                                ; -0.721 ns ; SW[7]  ; turbo_select:inst58|out_clock                                                                                         ; SW[7]    ;
; N/A                                     ; None                                                ; -0.981 ns ; SW[6]  ; turbo_select:inst58|out_clock                                                                                         ; SW[6]    ;
; N/A                                     ; None                                                ; -1.113 ns ; SW[7]  ; turbo_select:inst58|out_clock                                                                                         ; SW[6]    ;
; N/A                                     ; None                                                ; -1.970 ns ; SW[13] ; inst_select:inst54|out_inst[6]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -1.980 ns ; SW[13] ; inst_select:inst54|out_inst[23]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -1.983 ns ; SW[13] ; inst_select:inst54|out_inst[7]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.052 ns ; SW[2]  ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg4 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.109 ns ; SW[15] ; inst_select:inst54|out_inst[6]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.119 ns ; SW[15] ; inst_select:inst54|out_inst[23]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.122 ns ; SW[15] ; inst_select:inst54|out_inst[7]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.155 ns ; SW[13] ; inst_select:inst54|out_inst[6]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.165 ns ; SW[13] ; inst_select:inst54|out_inst[23]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.166 ns ; SW[13] ; inst_select:inst54|out_inst[22]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.168 ns ; SW[13] ; inst_select:inst54|out_inst[7]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.188 ns ; SW[4]  ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg6 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.212 ns ; SW[13] ; inst_select:inst54|out_inst[21]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.225 ns ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.227 ns ; SW[4]  ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg6 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.275 ns ; SW[13] ; inst_select:inst54|out_inst[28]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.276 ns ; SW[13] ; inst_select:inst54|out_inst[30]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.279 ns ; SW[13] ; inst_select:inst54|out_inst[8]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.294 ns ; SW[15] ; inst_select:inst54|out_inst[6]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.298 ns ; SW[13] ; inst_select:inst54|out_inst[5]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.301 ns ; SW[13] ; inst_select:inst54|out_inst[13]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.304 ns ; SW[15] ; inst_select:inst54|out_inst[23]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.305 ns ; SW[15] ; inst_select:inst54|out_inst[22]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.307 ns ; SW[15] ; inst_select:inst54|out_inst[7]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.313 ns ; SW[14] ; inst_select:inst54|out_inst[6]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.320 ns ; SW[13] ; inst_select:inst54|out_inst[29]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.323 ns ; SW[14] ; inst_select:inst54|out_inst[23]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.326 ns ; SW[14] ; inst_select:inst54|out_inst[7]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.334 ns ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[2]                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.336 ns ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[3]                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.338 ns ; SW[2]  ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg4 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.351 ns ; SW[13] ; inst_select:inst54|out_inst[22]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.351 ns ; SW[15] ; inst_select:inst54|out_inst[21]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.397 ns ; SW[13] ; inst_select:inst54|out_inst[21]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.414 ns ; SW[15] ; inst_select:inst54|out_inst[28]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.415 ns ; SW[15] ; inst_select:inst54|out_inst[30]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.418 ns ; SW[13] ; inst_select:inst54|out_inst[6]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.418 ns ; SW[15] ; inst_select:inst54|out_inst[8]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.428 ns ; SW[13] ; inst_select:inst54|out_inst[23]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.431 ns ; SW[13] ; inst_select:inst54|out_inst[7]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.437 ns ; SW[15] ; inst_select:inst54|out_inst[5]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.440 ns ; SW[15] ; inst_select:inst54|out_inst[13]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.459 ns ; SW[15] ; inst_select:inst54|out_inst[29]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.460 ns ; SW[13] ; inst_select:inst54|out_inst[28]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.461 ns ; SW[13] ; inst_select:inst54|out_inst[30]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.464 ns ; SW[13] ; inst_select:inst54|out_inst[8]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.483 ns ; SW[13] ; inst_select:inst54|out_inst[5]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.486 ns ; SW[13] ; inst_select:inst54|out_inst[13]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.490 ns ; SW[15] ; inst_select:inst54|out_inst[22]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.498 ns ; SW[14] ; inst_select:inst54|out_inst[6]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.505 ns ; SW[13] ; inst_select:inst54|out_inst[29]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.508 ns ; SW[14] ; inst_select:inst54|out_inst[23]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.508 ns ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[1]                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.509 ns ; SW[14] ; inst_select:inst54|out_inst[22]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.511 ns ; SW[14] ; inst_select:inst54|out_inst[7]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.519 ns ; SW[13] ; inst_select:inst54|out_inst[0]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.536 ns ; SW[15] ; inst_select:inst54|out_inst[21]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.555 ns ; SW[14] ; inst_select:inst54|out_inst[21]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.557 ns ; SW[15] ; inst_select:inst54|out_inst[6]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.567 ns ; SW[15] ; inst_select:inst54|out_inst[23]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.570 ns ; SW[15] ; inst_select:inst54|out_inst[7]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.596 ns ; SW[13] ; inst_select:inst54|out_inst[9]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.599 ns ; SW[15] ; inst_select:inst54|out_inst[28]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.600 ns ; SW[15] ; inst_select:inst54|out_inst[30]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.603 ns ; SW[15] ; inst_select:inst54|out_inst[8]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.610 ns ; SW[13] ; inst_select:inst54|out_inst[25]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.614 ns ; SW[13] ; inst_select:inst54|out_inst[22]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.618 ns ; SW[14] ; inst_select:inst54|out_inst[28]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.619 ns ; SW[14] ; inst_select:inst54|out_inst[30]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.622 ns ; SW[15] ; inst_select:inst54|out_inst[5]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.622 ns ; SW[14] ; inst_select:inst54|out_inst[8]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.625 ns ; SW[15] ; inst_select:inst54|out_inst[13]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.641 ns ; SW[14] ; inst_select:inst54|out_inst[5]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.644 ns ; SW[15] ; inst_select:inst54|out_inst[29]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.644 ns ; SW[14] ; inst_select:inst54|out_inst[13]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.658 ns ; SW[15] ; inst_select:inst54|out_inst[0]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.660 ns ; SW[13] ; inst_select:inst54|out_inst[21]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.663 ns ; SW[14] ; inst_select:inst54|out_inst[29]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.694 ns ; SW[14] ; inst_select:inst54|out_inst[22]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.704 ns ; SW[13] ; inst_select:inst54|out_inst[0]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.723 ns ; SW[13] ; inst_select:inst54|out_inst[28]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.724 ns ; SW[13] ; inst_select:inst54|out_inst[30]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.727 ns ; SW[13] ; inst_select:inst54|out_inst[8]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.735 ns ; SW[15] ; inst_select:inst54|out_inst[9]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.740 ns ; SW[14] ; inst_select:inst54|out_inst[21]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.742 ns ; SW[13] ; inst_select:inst54|out_inst[1]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.744 ns ; SW[13] ; inst_select:inst54|out_inst[17]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.746 ns ; SW[13] ; inst_select:inst54|out_inst[5]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.749 ns ; SW[13] ; inst_select:inst54|out_inst[13]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.749 ns ; SW[15] ; inst_select:inst54|out_inst[25]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.753 ns ; SW[15] ; inst_select:inst54|out_inst[22]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.761 ns ; SW[14] ; inst_select:inst54|out_inst[6]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.768 ns ; SW[13] ; inst_select:inst54|out_inst[29]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.771 ns ; SW[14] ; inst_select:inst54|out_inst[23]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.774 ns ; SW[14] ; inst_select:inst54|out_inst[7]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.781 ns ; SW[13] ; inst_select:inst54|out_inst[9]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.792 ns ; SW[13] ; inst_select:inst54|out_inst[19]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.795 ns ; SW[13] ; inst_select:inst54|out_inst[25]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.795 ns ; SW[13] ; inst_select:inst54|out_inst[24]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.799 ns ; SW[15] ; inst_select:inst54|out_inst[21]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.803 ns ; SW[14] ; inst_select:inst54|out_inst[28]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.804 ns ; SW[14] ; inst_select:inst54|out_inst[30]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.807 ns ; SW[14] ; inst_select:inst54|out_inst[8]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.826 ns ; SW[14] ; inst_select:inst54|out_inst[5]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.829 ns ; SW[14] ; inst_select:inst54|out_inst[13]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.843 ns ; SW[15] ; inst_select:inst54|out_inst[0]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.845 ns ; SW[15] ; inst_select:inst54|out_inst[31]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.848 ns ; SW[14] ; inst_select:inst54|out_inst[29]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.862 ns ; SW[15] ; inst_select:inst54|out_inst[28]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.862 ns ; SW[14] ; inst_select:inst54|out_inst[0]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.863 ns ; SW[15] ; inst_select:inst54|out_inst[30]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.866 ns ; SW[15] ; inst_select:inst54|out_inst[8]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.881 ns ; SW[15] ; inst_select:inst54|out_inst[1]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.883 ns ; SW[13] ; inst_select:inst54|out_inst[31]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.883 ns ; SW[15] ; inst_select:inst54|out_inst[17]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.885 ns ; SW[15] ; inst_select:inst54|out_inst[5]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.888 ns ; SW[15] ; inst_select:inst54|out_inst[13]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.907 ns ; SW[15] ; inst_select:inst54|out_inst[29]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.920 ns ; SW[15] ; inst_select:inst54|out_inst[9]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.927 ns ; SW[13] ; inst_select:inst54|out_inst[1]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -2.929 ns ; SW[13] ; inst_select:inst54|out_inst[17]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.931 ns ; SW[15] ; inst_select:inst54|out_inst[19]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.934 ns ; SW[15] ; inst_select:inst54|out_inst[25]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.934 ns ; SW[15] ; inst_select:inst54|out_inst[24]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.939 ns ; SW[14] ; inst_select:inst54|out_inst[9]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -2.943 ns ; SW[0]  ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg2 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -2.953 ns ; SW[14] ; inst_select:inst54|out_inst[25]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -2.957 ns ; SW[14] ; inst_select:inst54|out_inst[22]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -2.967 ns ; SW[13] ; inst_select:inst54|out_inst[0]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -2.977 ns ; SW[13] ; inst_select:inst54|out_inst[19]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -2.980 ns ; SW[13] ; inst_select:inst54|out_inst[24]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.003 ns ; SW[14] ; inst_select:inst54|out_inst[21]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.030 ns ; SW[15] ; inst_select:inst54|out_inst[31]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.044 ns ; SW[13] ; inst_select:inst54|out_inst[9]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -3.047 ns ; SW[14] ; inst_select:inst54|out_inst[0]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -3.058 ns ; SW[13] ; inst_select:inst54|out_inst[25]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.066 ns ; SW[15] ; inst_select:inst54|out_inst[1]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -3.066 ns ; SW[14] ; inst_select:inst54|out_inst[28]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.067 ns ; SW[14] ; inst_select:inst54|out_inst[30]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.068 ns ; SW[13] ; inst_select:inst54|out_inst[31]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.068 ns ; SW[15] ; inst_select:inst54|out_inst[17]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.070 ns ; SW[14] ; inst_select:inst54|out_inst[8]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -3.073 ns ; SW[13] ; inst_select:inst54|out_inst[15]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.085 ns ; SW[14] ; inst_select:inst54|out_inst[1]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -3.087 ns ; SW[14] ; inst_select:inst54|out_inst[17]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.089 ns ; SW[14] ; inst_select:inst54|out_inst[5]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -3.091 ns ; SW[3]  ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a0~porta_address_reg5 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.092 ns ; SW[13] ; inst_select:inst54|out_inst[3]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -3.092 ns ; SW[14] ; inst_select:inst54|out_inst[13]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.106 ns ; SW[15] ; inst_select:inst54|out_inst[0]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -3.111 ns ; SW[14] ; inst_select:inst54|out_inst[29]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.116 ns ; SW[15] ; inst_select:inst54|out_inst[19]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.119 ns ; SW[15] ; inst_select:inst54|out_inst[24]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.124 ns ; SW[14] ; inst_select:inst54|out_inst[9]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -3.132 ns ; SW[13] ; inst_select:inst54|out_inst[20]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.135 ns ; SW[14] ; inst_select:inst54|out_inst[19]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.138 ns ; SW[14] ; inst_select:inst54|out_inst[25]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.138 ns ; SW[14] ; inst_select:inst54|out_inst[24]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.153 ns ; SW[13] ; inst_select:inst54|out_inst[27]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.161 ns ; SW[13] ; inst_select:inst54|out_inst[26]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.183 ns ; SW[15] ; inst_select:inst54|out_inst[9]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -3.184 ns ; SW[15] ; inst_select:inst54|out_inst[10]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.190 ns ; SW[13] ; inst_select:inst54|out_inst[1]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -3.192 ns ; SW[13] ; inst_select:inst54|out_inst[17]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.197 ns ; SW[15] ; inst_select:inst54|out_inst[25]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.212 ns ; SW[15] ; inst_select:inst54|out_inst[15]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.231 ns ; SW[15] ; inst_select:inst54|out_inst[3]                                                                                        ; SW[13]   ;
; N/A                                     ; None                                                ; -3.240 ns ; SW[13] ; inst_select:inst54|out_inst[19]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.243 ns ; SW[13] ; inst_select:inst54|out_inst[24]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.248 ns ; SW[0]  ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg2 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.258 ns ; SW[13] ; inst_select:inst54|out_inst[15]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.269 ns ; SW[1]  ; dmem:inst|RAMdmem:inst|altsyncram:altsyncram_component|altsyncram_nnd1:auto_generated|ram_block1a1~porta_address_reg3 ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.270 ns ; SW[14] ; inst_select:inst54|out_inst[1]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -3.270 ns ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[6]                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.271 ns ; SW[15] ; inst_select:inst54|out_inst[20]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.272 ns ; SW[14] ; inst_select:inst54|out_inst[17]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.277 ns ; SW[13] ; inst_select:inst54|out_inst[3]                                                                                        ; SW[14]   ;
; N/A                                     ; None                                                ; -3.280 ns ; SW[14] ; inst_select:inst54|out_inst[31]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.292 ns ; SW[15] ; inst_select:inst54|out_inst[27]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.293 ns ; SW[15] ; inst_select:inst54|out_inst[31]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.297 ns ; SW[0]  ; LCD_Display:inst46|DATA_BUS_VALUE[0]                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.300 ns ; SW[15] ; inst_select:inst54|out_inst[26]                                                                                       ; SW[13]   ;
; N/A                                     ; None                                                ; -3.310 ns ; SW[14] ; inst_select:inst54|out_inst[0]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -3.314 ns ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[5]                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.314 ns ; SW[12] ; LCD_Display:inst46|DATA_BUS_VALUE[4]                                                                                  ; CLOCK_50 ;
; N/A                                     ; None                                                ; -3.317 ns ; SW[13] ; inst_select:inst54|out_inst[20]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.320 ns ; SW[14] ; inst_select:inst54|out_inst[19]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.323 ns ; SW[14] ; inst_select:inst54|out_inst[24]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.329 ns ; SW[15] ; inst_select:inst54|out_inst[1]                                                                                        ; SW[15]   ;
; N/A                                     ; None                                                ; -3.331 ns ; SW[13] ; inst_select:inst54|out_inst[31]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.331 ns ; SW[15] ; inst_select:inst54|out_inst[17]                                                                                       ; SW[15]   ;
; N/A                                     ; None                                                ; -3.338 ns ; SW[13] ; inst_select:inst54|out_inst[27]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.346 ns ; SW[13] ; inst_select:inst54|out_inst[26]                                                                                       ; SW[14]   ;
; N/A                                     ; None                                                ; -3.369 ns ; SW[15] ; inst_select:inst54|out_inst[10]                                                                                       ; SW[14]   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                                                                                                       ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+-----------------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Dec 08 22:52:21 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 473project -c 473project --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:inst5|reg_imm_ctl" is a latch
    Warning: Node "turbo_select:inst58|out_clock" is a latch
    Warning: Node "control:inst5|ALUop[3]" is a latch
    Warning: Node "shift:inst20|SO[30]" is a latch
    Warning: Node "control:inst5|ALUop[0]" is a latch
    Warning: Node "control:inst5|ALUop[2]" is a latch
    Warning: Node "control:inst5|ALUop[1]" is a latch
    Warning: Node "control:inst5|RegDst" is a latch
    Warning: Node "control:inst5|rl[0]" is a latch
    Warning: Node "control:inst5|alu_mem_ctl" is a latch
    Warning: Node "control:inst5|sh_reg_ctl" is a latch
    Warning: Node "control:inst5|rl[1]" is a latch
    Warning: Node "control:inst5|shamt[0]" is a latch
    Warning: Node "control:inst5|shamt[4]" is a latch
    Warning: Node "control:inst5|shamt[2]" is a latch
    Warning: Node "control:inst5|shamt[3]" is a latch
    Warning: Node "control:inst5|shamt[1]" is a latch
    Warning: Node "shift:inst20|SO[1]" is a latch
    Warning: Node "shift:inst20|SO[2]" is a latch
    Warning: Node "shift:inst20|SO[3]" is a latch
    Warning: Node "shift:inst20|SO[4]" is a latch
    Warning: Node "shift:inst20|SO[5]" is a latch
    Warning: Node "shift:inst20|SO[6]" is a latch
    Warning: Node "shift:inst20|SO[7]" is a latch
    Warning: Node "shift:inst20|SO[12]" is a latch
    Warning: Node "shift:inst20|SO[15]" is a latch
    Warning: Node "shift:inst20|SO[31]" is a latch
    Warning: Node "shift:inst20|SO[29]" is a latch
    Warning: Node "shift:inst20|SO[0]" is a latch
    Warning: Node "shift:inst20|SO[11]" is a latch
    Warning: Node "shift:inst20|SO[14]" is a latch
    Warning: Node "shift:inst20|SO[16]" is a latch
    Warning: Node "shift:inst20|SO[28]" is a latch
    Warning: Node "shift:inst20|SO[10]" is a latch
    Warning: Node "shift:inst20|SO[27]" is a latch
    Warning: Node "shift:inst20|SO[8]" is a latch
    Warning: Node "shift:inst20|SO[9]" is a latch
    Warning: Node "shift:inst20|SO[26]" is a latch
    Warning: Node "shift:inst20|SO[25]" is a latch
    Warning: Node "shift:inst20|SO[23]" is a latch
    Warning: Node "shift:inst20|SO[24]" is a latch
    Warning: Node "shift:inst20|SO[21]" is a latch
    Warning: Node "shift:inst20|SO[22]" is a latch
    Warning: Node "shift:inst20|SO[20]" is a latch
    Warning: Node "shift:inst20|SO[19]" is a latch
    Warning: Node "shift:inst20|SO[18]" is a latch
    Warning: Node "shift:inst20|SO[13]" is a latch
    Warning: Node "shift:inst20|SO[17]" is a latch
    Warning: Node "inst_select:inst54|out_inst[3]" is a latch
    Warning: Node "inst_select:inst54|out_inst[27]" is a latch
    Warning: Node "inst_select:inst54|out_inst[31]" is a latch
    Warning: Node "inst_select:inst54|out_inst[2]" is a latch
    Warning: Node "inst_select:inst54|out_inst[26]" is a latch
    Warning: Node "inst_select:inst54|out_inst[30]" is a latch
    Warning: Node "inst_select:inst54|out_inst[29]" is a latch
    Warning: Node "inst_select:inst54|out_inst[19]" is a latch
    Warning: Node "inst_select:inst54|out_inst[11]" is a latch
    Warning: Node "inst_select:inst54|out_inst[15]" is a latch
    Warning: Node "inst_select:inst54|out_inst[7]" is a latch
    Warning: Node "inst_select:inst54|out_inst[18]" is a latch
    Warning: Node "inst_select:inst54|out_inst[10]" is a latch
    Warning: Node "inst_select:inst54|out_inst[6]" is a latch
    Warning: Node "inst_select:inst54|out_inst[14]" is a latch
    Warning: Node "inst_select:inst54|out_inst[1]" is a latch
    Warning: Node "inst_select:inst54|out_inst[25]" is a latch
    Warning: Node "inst_select:inst54|out_inst[5]" is a latch
    Warning: Node "inst_select:inst54|out_inst[13]" is a latch
    Warning: Node "inst_select:inst54|out_inst[23]" is a latch
    Warning: Node "inst_select:inst54|out_inst[22]" is a latch
    Warning: Node "inst_select:inst54|out_inst[17]" is a latch
    Warning: Node "inst_select:inst54|out_inst[9]" is a latch
    Warning: Node "inst_select:inst54|out_inst[21]" is a latch
    Warning: Node "inst_select:inst54|out_inst[28]" is a latch
    Warning: Node "inst_select:inst54|out_inst[12]" is a latch
    Warning: Node "inst_select:inst54|out_inst[4]" is a latch
    Warning: Node "inst_select:inst54|out_inst[24]" is a latch
    Warning: Node "inst_select:inst54|out_inst[0]" is a latch
    Warning: Node "inst_select:inst54|out_inst[20]" is a latch
    Warning: Node "inst_select:inst54|out_inst[8]" is a latch
    Warning: Node "inst_select:inst54|out_inst[16]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[7]" is an undefined clock
    Info: Assuming node "SW[6]" is an undefined clock
    Info: Assuming node "CLOCK_50" is an undefined clock
    Info: Assuming node "SW[17]" is an undefined clock
    Info: Assuming node "SW[14]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "SW[15]" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "SW[13]" is a latch enable. Will not compute fmax for this pin.
Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "control:inst5|rl[1]" as buffer
    Info: Detected ripple clock "control:inst5|rl[0]" as buffer
    Info: Detected ripple clock "turbo_select:inst58|out_clock" as buffer
    Info: Detected gated clock "inst_select:inst54|out_inst[15]~6" as buffer
    Info: Detected ripple clock "clk_div:inst42|clock_1Mhz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst42|clock_100Khz_reg" as buffer
    Info: Detected ripple clock "clk_div:inst42|clock_10Khz_reg" as buffer
    Info: Detected gated clock "control:inst5|Mux38~0" as buffer
    Info: Detected gated clock "control:inst5|Mux38~1" as buffer
    Info: Detected gated clock "control:inst5|Mux3~2" as buffer
    Info: Detected gated clock "control:inst5|Mux1~0" as buffer
    Info: Detected gated clock "control:inst5|Mux14~0" as buffer
    Info: Detected gated clock "control:inst5|Mux3~3" as buffer
    Info: Detected ripple clock "clk_div:inst42|clock_1Khz_reg" as buffer
    Info: Detected gated clock "control:inst5|Mux11~0" as buffer
    Info: Detected gated clock "control:inst5|Mux1~1" as buffer
    Info: Detected gated clock "control:inst5|Mux8~0" as buffer
    Info: Detected gated clock "control:inst5|Mux21~0" as buffer
    Info: Detected gated clock "control:inst5|Mux30~0" as buffer
    Info: Detected gated clock "control:inst5|Mux5~0" as buffer
    Info: Detected gated clock "shift:inst20|Mux32~0" as buffer
    Info: Detected gated clock "control:inst5|Mux8~1" as buffer
    Info: Detected gated clock "control:inst5|Mux9~2" as buffer
    Info: Detected gated clock "control:inst5|Mux9~0" as buffer
    Info: Detected gated clock "control:inst5|Mux9~1" as buffer
    Info: Detected gated clock "control:inst5|Mux9~3" as buffer
    Info: Detected ripple clock "clk_div:inst42|clock_10Hz_reg" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[2]" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[5]" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[0]" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[1]" as buffer
    Info: Detected ripple clock "clk_div:inst42|clock_100hz_reg" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[27]" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[4]" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[3]" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[29]" as buffer
    Info: Detected gated clock "control:inst5|Mux26~0" as buffer
    Info: Detected gated clock "control:inst5|Mux32~2" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[31]" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[30]" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[28]" as buffer
    Info: Detected gated clock "control:inst5|Mux0~0" as buffer
    Info: Detected ripple clock "FDreg_verilog:inst49|instruction_fd[26]" as buffer
    Info: Detected gated clock "turbo_select:inst58|out_clock~2" as buffer
    Info: Detected ripple clock "clk_div:inst42|clock_100Hz" as buffer
    Info: Detected gated clock "control:inst5|Mux32~3" as buffer
    Info: Detected ripple clock "onepulse:inst36|PB_single_pulse" as buffer
    Info: Detected gated clock "21mux:inst16|5" as buffer
Info: Clock "SW[7]" has Internal fmax of 28.35 MHz between source register "FDreg_verilog:inst49|instruction_fd[25]" and destination register "ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]" (period= 35.276 ns)
    Info: + Longest register to register delay is 17.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 263; REG Node = 'FDreg_verilog:inst49|instruction_fd[25]'
        Info: 2: + IC(3.041 ns) + CELL(0.150 ns) = 3.191 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 1; COMB Node = 'regfile:inst50|Mux60~17'
        Info: 3: + IC(1.038 ns) + CELL(0.416 ns) = 4.645 ns; Loc. = LCCOMB_X37_Y23_N0; Fanout = 1; COMB Node = 'regfile:inst50|Mux60~18'
        Info: 4: + IC(1.526 ns) + CELL(0.150 ns) = 6.321 ns; Loc. = LCCOMB_X35_Y18_N22; Fanout = 1; COMB Node = 'regfile:inst50|Mux60~19'
        Info: 5: + IC(1.086 ns) + CELL(0.420 ns) = 7.827 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 2; COMB Node = 'regfile:inst50|Mux60~20'
        Info: 6: + IC(1.078 ns) + CELL(0.150 ns) = 9.055 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'FU:inst8|forward_rd1[3]~72'
        Info: 7: + IC(0.250 ns) + CELL(0.149 ns) = 9.454 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 1; COMB Node = 'FU:inst8|forward_rd1[3]~73'
        Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 9.850 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~2'
        Info: 9: + IC(0.757 ns) + CELL(0.393 ns) = 11.000 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~5'
        Info: 10: + IC(0.973 ns) + CELL(0.150 ns) = 12.123 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~19'
        Info: 11: + IC(0.245 ns) + CELL(0.150 ns) = 12.518 ns; Loc. = LCCOMB_X25_Y18_N28; Fanout = 1; COMB Node = 'control:inst5|Mux29~2'
        Info: 12: + IC(0.246 ns) + CELL(0.150 ns) = 12.914 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 2; COMB Node = 'control:inst5|Mux29~3'
        Info: 13: + IC(0.731 ns) + CELL(0.150 ns) = 13.795 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 13; COMB Node = 'control:inst5|Mux29~1'
        Info: 14: + IC(0.313 ns) + CELL(0.150 ns) = 14.258 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 1; COMB Node = '2x10Mux:inst14|2x8mux:inst16|18~0'
        Info: 15: + IC(0.246 ns) + CELL(0.150 ns) = 14.654 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 2; COMB Node = '2x10Mux:inst14|2x8mux:inst16|18~1'
        Info: 16: + IC(0.729 ns) + CELL(0.150 ns) = 15.533 ns; Loc. = LCCOMB_X25_Y20_N12; Fanout = 2; COMB Node = '2x10Mux:inst14|2x8mux:inst16|18~2'
        Info: 17: + IC(0.733 ns) + CELL(0.393 ns) = 16.659 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 2; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]~15'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 16.730 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 2; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]~17'
        Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 16.889 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 2; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]~19'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 16.960 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 1; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]~21'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 17.370 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 1; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]~22'
        Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 17.454 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]'
        Info: Total cell delay = 4.216 ns ( 24.15 % )
        Info: Total interconnect delay = 13.238 ns ( 75.85 % )
    Info: - Smallest clock skew is 0.030 ns
        Info: + Shortest clock path from clock "SW[7]" to destination register is 7.044 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'SW[7]'
            Info: 2: + IC(1.688 ns) + CELL(0.150 ns) = 2.817 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 1; COMB Node = 'turbo_select:inst58|out_clock~2'
            Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 3.222 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; REG Node = 'turbo_select:inst58|out_clock'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.618 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.859 ns) + CELL(0.000 ns) = 5.477 ns; Loc. = CLKCTRL_G10; Fanout = 1469; COMB Node = '21mux:inst16|5~clkctrl'
            Info: 6: + IC(1.030 ns) + CELL(0.537 ns) = 7.044 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]'
            Info: Total cell delay = 1.966 ns ( 27.91 % )
            Info: Total interconnect delay = 5.078 ns ( 72.09 % )
        Info: - Longest clock path from clock "SW[7]" to source register is 7.014 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'SW[7]'
            Info: 2: + IC(1.688 ns) + CELL(0.150 ns) = 2.817 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 1; COMB Node = 'turbo_select:inst58|out_clock~2'
            Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 3.222 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; REG Node = 'turbo_select:inst58|out_clock'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.618 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.859 ns) + CELL(0.000 ns) = 5.477 ns; Loc. = CLKCTRL_G10; Fanout = 1469; COMB Node = '21mux:inst16|5~clkctrl'
            Info: 6: + IC(1.000 ns) + CELL(0.537 ns) = 7.014 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 263; REG Node = 'FDreg_verilog:inst49|instruction_fd[25]'
            Info: Total cell delay = 1.966 ns ( 28.03 % )
            Info: Total interconnect delay = 5.048 ns ( 71.97 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "SW[6]" has Internal fmax of 28.35 MHz between source register "FDreg_verilog:inst49|instruction_fd[25]" and destination register "ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]" (period= 35.276 ns)
    Info: + Longest register to register delay is 17.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 263; REG Node = 'FDreg_verilog:inst49|instruction_fd[25]'
        Info: 2: + IC(3.041 ns) + CELL(0.150 ns) = 3.191 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 1; COMB Node = 'regfile:inst50|Mux60~17'
        Info: 3: + IC(1.038 ns) + CELL(0.416 ns) = 4.645 ns; Loc. = LCCOMB_X37_Y23_N0; Fanout = 1; COMB Node = 'regfile:inst50|Mux60~18'
        Info: 4: + IC(1.526 ns) + CELL(0.150 ns) = 6.321 ns; Loc. = LCCOMB_X35_Y18_N22; Fanout = 1; COMB Node = 'regfile:inst50|Mux60~19'
        Info: 5: + IC(1.086 ns) + CELL(0.420 ns) = 7.827 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 2; COMB Node = 'regfile:inst50|Mux60~20'
        Info: 6: + IC(1.078 ns) + CELL(0.150 ns) = 9.055 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'FU:inst8|forward_rd1[3]~72'
        Info: 7: + IC(0.250 ns) + CELL(0.149 ns) = 9.454 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 1; COMB Node = 'FU:inst8|forward_rd1[3]~73'
        Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 9.850 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~2'
        Info: 9: + IC(0.757 ns) + CELL(0.393 ns) = 11.000 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~5'
        Info: 10: + IC(0.973 ns) + CELL(0.150 ns) = 12.123 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~19'
        Info: 11: + IC(0.245 ns) + CELL(0.150 ns) = 12.518 ns; Loc. = LCCOMB_X25_Y18_N28; Fanout = 1; COMB Node = 'control:inst5|Mux29~2'
        Info: 12: + IC(0.246 ns) + CELL(0.150 ns) = 12.914 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 2; COMB Node = 'control:inst5|Mux29~3'
        Info: 13: + IC(0.731 ns) + CELL(0.150 ns) = 13.795 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 13; COMB Node = 'control:inst5|Mux29~1'
        Info: 14: + IC(0.313 ns) + CELL(0.150 ns) = 14.258 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 1; COMB Node = '2x10Mux:inst14|2x8mux:inst16|18~0'
        Info: 15: + IC(0.246 ns) + CELL(0.150 ns) = 14.654 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 2; COMB Node = '2x10Mux:inst14|2x8mux:inst16|18~1'
        Info: 16: + IC(0.729 ns) + CELL(0.150 ns) = 15.533 ns; Loc. = LCCOMB_X25_Y20_N12; Fanout = 2; COMB Node = '2x10Mux:inst14|2x8mux:inst16|18~2'
        Info: 17: + IC(0.733 ns) + CELL(0.393 ns) = 16.659 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 2; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]~15'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 16.730 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 2; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]~17'
        Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 16.889 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 2; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]~19'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 16.960 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 1; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]~21'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 17.370 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 1; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]~22'
        Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 17.454 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]'
        Info: Total cell delay = 4.216 ns ( 24.15 % )
        Info: Total interconnect delay = 13.238 ns ( 75.85 % )
    Info: - Smallest clock skew is 0.030 ns
        Info: + Shortest clock path from clock "SW[6]" to destination register is 6.652 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'SW[6]'
            Info: 2: + IC(1.016 ns) + CELL(0.420 ns) = 2.425 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 1; COMB Node = 'turbo_select:inst58|out_clock~2'
            Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 2.830 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; REG Node = 'turbo_select:inst58|out_clock'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.226 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.859 ns) + CELL(0.000 ns) = 5.085 ns; Loc. = CLKCTRL_G10; Fanout = 1469; COMB Node = '21mux:inst16|5~clkctrl'
            Info: 6: + IC(1.030 ns) + CELL(0.537 ns) = 6.652 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]'
            Info: Total cell delay = 2.246 ns ( 33.76 % )
            Info: Total interconnect delay = 4.406 ns ( 66.24 % )
        Info: - Longest clock path from clock "SW[6]" to source register is 6.622 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'SW[6]'
            Info: 2: + IC(1.016 ns) + CELL(0.420 ns) = 2.425 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 1; COMB Node = 'turbo_select:inst58|out_clock~2'
            Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 2.830 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; REG Node = 'turbo_select:inst58|out_clock'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.226 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.859 ns) + CELL(0.000 ns) = 5.085 ns; Loc. = CLKCTRL_G10; Fanout = 1469; COMB Node = '21mux:inst16|5~clkctrl'
            Info: 6: + IC(1.000 ns) + CELL(0.537 ns) = 6.622 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 263; REG Node = 'FDreg_verilog:inst49|instruction_fd[25]'
            Info: Total cell delay = 2.246 ns ( 33.92 % )
            Info: Total interconnect delay = 4.376 ns ( 66.08 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "CLOCK_50" has Internal fmax of 26.5 MHz between source register "regfile:inst50|register_array[5][11]" and destination register "LCD_Display:inst46|DATA_BUS_VALUE[1]" (period= 37.734 ns)
    Info: + Longest register to register delay is 12.325 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y25_N29; Fanout = 3; REG Node = 'regfile:inst50|register_array[5][11]'
        Info: 2: + IC(2.108 ns) + CELL(0.275 ns) = 2.383 ns; Loc. = LCCOMB_X41_Y25_N6; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux3~15'
        Info: 3: + IC(0.254 ns) + CELL(0.150 ns) = 2.787 ns; Loc. = LCCOMB_X41_Y25_N24; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux3~16'
        Info: 4: + IC(1.860 ns) + CELL(0.275 ns) = 4.922 ns; Loc. = LCCOMB_X37_Y23_N14; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux3~19'
        Info: 5: + IC(1.729 ns) + CELL(0.150 ns) = 6.801 ns; Loc. = LCCOMB_X28_Y20_N10; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux3~22'
        Info: 6: + IC(0.246 ns) + CELL(0.150 ns) = 7.197 ns; Loc. = LCCOMB_X28_Y20_N4; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux3~23'
        Info: 7: + IC(1.028 ns) + CELL(0.437 ns) = 8.662 ns; Loc. = LCCOMB_X25_Y24_N18; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux3~83'
        Info: 8: + IC(0.251 ns) + CELL(0.420 ns) = 9.333 ns; Loc. = LCCOMB_X25_Y24_N4; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux3~185'
        Info: 9: + IC(0.758 ns) + CELL(0.271 ns) = 10.362 ns; Loc. = LCCOMB_X24_Y22_N6; Fanout = 6; COMB Node = 'LCD_Display:inst46|Mux3~209'
        Info: 10: + IC(0.315 ns) + CELL(0.438 ns) = 11.115 ns; Loc. = LCCOMB_X24_Y22_N14; Fanout = 5; COMB Node = 'LCD_Display:inst46|LessThan1~0'
        Info: 11: + IC(0.274 ns) + CELL(0.275 ns) = 11.664 ns; Loc. = LCCOMB_X24_Y22_N2; Fanout = 1; COMB Node = 'LCD_Display:inst46|Selector8~1'
        Info: 12: + IC(0.428 ns) + CELL(0.149 ns) = 12.241 ns; Loc. = LCCOMB_X23_Y22_N20; Fanout = 1; COMB Node = 'LCD_Display:inst46|Selector8~3'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 12.325 ns; Loc. = LCFF_X23_Y22_N21; Fanout = 2; REG Node = 'LCD_Display:inst46|DATA_BUS_VALUE[1]'
        Info: Total cell delay = 3.074 ns ( 24.94 % )
        Info: Total interconnect delay = 9.251 ns ( 75.06 % )
    Info: - Smallest clock skew is -6.328 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.684 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 184; COMB Node = 'CLOCK_50~clkctrl'
            Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X23_Y22_N21; Fanout = 2; REG Node = 'LCD_Display:inst46|DATA_BUS_VALUE[1]'
            Info: Total cell delay = 1.536 ns ( 57.23 % )
            Info: Total interconnect delay = 1.148 ns ( 42.77 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 9.012 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.437 ns) + CELL(0.787 ns) = 3.223 ns; Loc. = LCFF_X29_Y15_N9; Fanout = 3; REG Node = 'clk_div:inst42|clock_100Hz'
            Info: 3: + IC(1.011 ns) + CELL(0.787 ns) = 5.021 ns; Loc. = LCFF_X31_Y12_N15; Fanout = 1; REG Node = 'onepulse:inst36|PB_single_pulse'
            Info: 4: + IC(0.312 ns) + CELL(0.271 ns) = 5.604 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.859 ns) + CELL(0.000 ns) = 7.463 ns; Loc. = CLKCTRL_G10; Fanout = 1469; COMB Node = '21mux:inst16|5~clkctrl'
            Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 9.012 ns; Loc. = LCFF_X31_Y25_N29; Fanout = 3; REG Node = 'regfile:inst50|register_array[5][11]'
            Info: Total cell delay = 3.381 ns ( 37.52 % )
            Info: Total interconnect delay = 5.631 ns ( 62.48 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Clock "SW[17]" has Internal fmax of 28.35 MHz between source register "FDreg_verilog:inst49|instruction_fd[25]" and destination register "ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]" (period= 35.276 ns)
    Info: + Longest register to register delay is 17.454 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 263; REG Node = 'FDreg_verilog:inst49|instruction_fd[25]'
        Info: 2: + IC(3.041 ns) + CELL(0.150 ns) = 3.191 ns; Loc. = LCCOMB_X35_Y20_N30; Fanout = 1; COMB Node = 'regfile:inst50|Mux60~17'
        Info: 3: + IC(1.038 ns) + CELL(0.416 ns) = 4.645 ns; Loc. = LCCOMB_X37_Y23_N0; Fanout = 1; COMB Node = 'regfile:inst50|Mux60~18'
        Info: 4: + IC(1.526 ns) + CELL(0.150 ns) = 6.321 ns; Loc. = LCCOMB_X35_Y18_N22; Fanout = 1; COMB Node = 'regfile:inst50|Mux60~19'
        Info: 5: + IC(1.086 ns) + CELL(0.420 ns) = 7.827 ns; Loc. = LCCOMB_X35_Y25_N16; Fanout = 2; COMB Node = 'regfile:inst50|Mux60~20'
        Info: 6: + IC(1.078 ns) + CELL(0.150 ns) = 9.055 ns; Loc. = LCCOMB_X34_Y21_N18; Fanout = 2; COMB Node = 'FU:inst8|forward_rd1[3]~72'
        Info: 7: + IC(0.250 ns) + CELL(0.149 ns) = 9.454 ns; Loc. = LCCOMB_X34_Y21_N28; Fanout = 1; COMB Node = 'FU:inst8|forward_rd1[3]~73'
        Info: 8: + IC(0.246 ns) + CELL(0.150 ns) = 9.850 ns; Loc. = LCCOMB_X34_Y21_N22; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~2'
        Info: 9: + IC(0.757 ns) + CELL(0.393 ns) = 11.000 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~5'
        Info: 10: + IC(0.973 ns) + CELL(0.150 ns) = 12.123 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~19'
        Info: 11: + IC(0.245 ns) + CELL(0.150 ns) = 12.518 ns; Loc. = LCCOMB_X25_Y18_N28; Fanout = 1; COMB Node = 'control:inst5|Mux29~2'
        Info: 12: + IC(0.246 ns) + CELL(0.150 ns) = 12.914 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 2; COMB Node = 'control:inst5|Mux29~3'
        Info: 13: + IC(0.731 ns) + CELL(0.150 ns) = 13.795 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 13; COMB Node = 'control:inst5|Mux29~1'
        Info: 14: + IC(0.313 ns) + CELL(0.150 ns) = 14.258 ns; Loc. = LCCOMB_X25_Y19_N10; Fanout = 1; COMB Node = '2x10Mux:inst14|2x8mux:inst16|18~0'
        Info: 15: + IC(0.246 ns) + CELL(0.150 ns) = 14.654 ns; Loc. = LCCOMB_X25_Y19_N12; Fanout = 2; COMB Node = '2x10Mux:inst14|2x8mux:inst16|18~1'
        Info: 16: + IC(0.729 ns) + CELL(0.150 ns) = 15.533 ns; Loc. = LCCOMB_X25_Y20_N12; Fanout = 2; COMB Node = '2x10Mux:inst14|2x8mux:inst16|18~2'
        Info: 17: + IC(0.733 ns) + CELL(0.393 ns) = 16.659 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 2; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[5]~15'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 16.730 ns; Loc. = LCCOMB_X25_Y18_N12; Fanout = 2; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[6]~17'
        Info: 19: + IC(0.000 ns) + CELL(0.159 ns) = 16.889 ns; Loc. = LCCOMB_X25_Y18_N14; Fanout = 2; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[7]~19'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 16.960 ns; Loc. = LCCOMB_X25_Y18_N16; Fanout = 1; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[8]~21'
        Info: 21: + IC(0.000 ns) + CELL(0.410 ns) = 17.370 ns; Loc. = LCCOMB_X25_Y18_N18; Fanout = 1; COMB Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]~22'
        Info: 22: + IC(0.000 ns) + CELL(0.084 ns) = 17.454 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]'
        Info: Total cell delay = 4.216 ns ( 24.15 % )
        Info: Total interconnect delay = 13.238 ns ( 75.85 % )
    Info: - Smallest clock skew is 0.030 ns
        Info: + Shortest clock path from clock "SW[17]" to destination register is 6.344 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW[17]'
            Info: 2: + IC(1.647 ns) + CELL(0.419 ns) = 2.918 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 3: + IC(1.859 ns) + CELL(0.000 ns) = 4.777 ns; Loc. = CLKCTRL_G10; Fanout = 1469; COMB Node = '21mux:inst16|5~clkctrl'
            Info: 4: + IC(1.030 ns) + CELL(0.537 ns) = 6.344 ns; Loc. = LCFF_X25_Y18_N19; Fanout = 2; REG Node = 'ifetchROM:inst13|ifetch_pc_calc:inst|PC_plus_4[9]'
            Info: Total cell delay = 1.808 ns ( 28.50 % )
            Info: Total interconnect delay = 4.536 ns ( 71.50 % )
        Info: - Longest clock path from clock "SW[17]" to source register is 6.314 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW[17]'
            Info: 2: + IC(1.647 ns) + CELL(0.419 ns) = 2.918 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 3: + IC(1.859 ns) + CELL(0.000 ns) = 4.777 ns; Loc. = CLKCTRL_G10; Fanout = 1469; COMB Node = '21mux:inst16|5~clkctrl'
            Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 6.314 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 263; REG Node = 'FDreg_verilog:inst49|instruction_fd[25]'
            Info: Total cell delay = 1.808 ns ( 28.63 % )
            Info: Total interconnect delay = 4.506 ns ( 71.37 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "SW[7]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:inst5|rl[0]" and destination pin or register "shift:inst20|SO[18]" for clock "SW[7]" (Hold time is 4.208 ns)
    Info: + Largest clock skew is 6.769 ns
        Info: + Longest clock path from clock "SW[7]" to destination register is 13.742 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'SW[7]'
            Info: 2: + IC(1.688 ns) + CELL(0.150 ns) = 2.817 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 1; COMB Node = 'turbo_select:inst58|out_clock~2'
            Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 3.222 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; REG Node = 'turbo_select:inst58|out_clock'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.618 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.519 ns) + CELL(0.787 ns) = 5.924 ns; Loc. = LCFF_X23_Y18_N23; Fanout = 18; REG Node = 'FDreg_verilog:inst49|instruction_fd[1]'
            Info: 6: + IC(0.741 ns) + CELL(0.438 ns) = 7.103 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 1; COMB Node = 'control:inst5|Mux21~0'
            Info: 7: + IC(0.244 ns) + CELL(0.420 ns) = 7.767 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 1; COMB Node = 'control:inst5|Mux9~1'
            Info: 8: + IC(0.265 ns) + CELL(0.410 ns) = 8.442 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 3; COMB Node = 'control:inst5|Mux9~3'
            Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 8.849 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
            Info: 10: + IC(1.546 ns) + CELL(0.275 ns) = 10.670 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 1; COMB Node = 'shift:inst20|Mux32~0'
            Info: 11: + IC(1.571 ns) + CELL(0.000 ns) = 12.241 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'shift:inst20|Mux32~0clkctrl'
            Info: 12: + IC(1.351 ns) + CELL(0.150 ns) = 13.742 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 1; REG Node = 'shift:inst20|SO[18]'
            Info: Total cell delay = 4.059 ns ( 29.54 % )
            Info: Total interconnect delay = 9.683 ns ( 70.46 % )
        Info: - Shortest clock path from clock "SW[7]" to source register is 6.973 ns
            Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; CLK Node = 'SW[7]'
            Info: 2: + IC(1.688 ns) + CELL(0.150 ns) = 2.817 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 1; COMB Node = 'turbo_select:inst58|out_clock~2'
            Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 3.222 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; REG Node = 'turbo_select:inst58|out_clock'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.618 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.519 ns) + CELL(0.787 ns) = 5.924 ns; Loc. = LCFF_X23_Y18_N29; Fanout = 29; REG Node = 'FDreg_verilog:inst49|instruction_fd[27]'
            Info: 6: + IC(0.492 ns) + CELL(0.150 ns) = 6.566 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 3; COMB Node = 'control:inst5|Mux9~3'
            Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 6.973 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
            Info: Total cell delay = 2.516 ns ( 36.08 % )
            Info: Total interconnect delay = 4.457 ns ( 63.92 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.561 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
        Info: 2: + IC(1.757 ns) + CELL(0.275 ns) = 2.032 ns; Loc. = LCCOMB_X37_Y14_N4; Fanout = 1; COMB Node = 'shift:inst20|Mux18~2'
        Info: 3: + IC(0.258 ns) + CELL(0.271 ns) = 2.561 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 1; REG Node = 'shift:inst20|SO[18]'
        Info: Total cell delay = 0.546 ns ( 21.32 % )
        Info: Total interconnect delay = 2.015 ns ( 78.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "SW[6]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:inst5|rl[0]" and destination pin or register "shift:inst20|SO[18]" for clock "SW[6]" (Hold time is 4.208 ns)
    Info: + Largest clock skew is 6.769 ns
        Info: + Longest clock path from clock "SW[6]" to destination register is 13.350 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'SW[6]'
            Info: 2: + IC(1.016 ns) + CELL(0.420 ns) = 2.425 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 1; COMB Node = 'turbo_select:inst58|out_clock~2'
            Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 2.830 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; REG Node = 'turbo_select:inst58|out_clock'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.226 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.519 ns) + CELL(0.787 ns) = 5.532 ns; Loc. = LCFF_X23_Y18_N23; Fanout = 18; REG Node = 'FDreg_verilog:inst49|instruction_fd[1]'
            Info: 6: + IC(0.741 ns) + CELL(0.438 ns) = 6.711 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 1; COMB Node = 'control:inst5|Mux21~0'
            Info: 7: + IC(0.244 ns) + CELL(0.420 ns) = 7.375 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 1; COMB Node = 'control:inst5|Mux9~1'
            Info: 8: + IC(0.265 ns) + CELL(0.410 ns) = 8.050 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 3; COMB Node = 'control:inst5|Mux9~3'
            Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 8.457 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
            Info: 10: + IC(1.546 ns) + CELL(0.275 ns) = 10.278 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 1; COMB Node = 'shift:inst20|Mux32~0'
            Info: 11: + IC(1.571 ns) + CELL(0.000 ns) = 11.849 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'shift:inst20|Mux32~0clkctrl'
            Info: 12: + IC(1.351 ns) + CELL(0.150 ns) = 13.350 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 1; REG Node = 'shift:inst20|SO[18]'
            Info: Total cell delay = 4.339 ns ( 32.50 % )
            Info: Total interconnect delay = 9.011 ns ( 67.50 % )
        Info: - Shortest clock path from clock "SW[6]" to source register is 6.581 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 3; CLK Node = 'SW[6]'
            Info: 2: + IC(1.016 ns) + CELL(0.420 ns) = 2.425 ns; Loc. = LCCOMB_X31_Y12_N30; Fanout = 1; COMB Node = 'turbo_select:inst58|out_clock~2'
            Info: 3: + IC(0.255 ns) + CELL(0.150 ns) = 2.830 ns; Loc. = LCCOMB_X31_Y12_N22; Fanout = 1; REG Node = 'turbo_select:inst58|out_clock'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.226 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.519 ns) + CELL(0.787 ns) = 5.532 ns; Loc. = LCFF_X23_Y18_N29; Fanout = 29; REG Node = 'FDreg_verilog:inst49|instruction_fd[27]'
            Info: 6: + IC(0.492 ns) + CELL(0.150 ns) = 6.174 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 3; COMB Node = 'control:inst5|Mux9~3'
            Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 6.581 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
            Info: Total cell delay = 2.796 ns ( 42.49 % )
            Info: Total interconnect delay = 3.785 ns ( 57.51 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.561 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
        Info: 2: + IC(1.757 ns) + CELL(0.275 ns) = 2.032 ns; Loc. = LCCOMB_X37_Y14_N4; Fanout = 1; COMB Node = 'shift:inst20|Mux18~2'
        Info: 3: + IC(0.258 ns) + CELL(0.271 ns) = 2.561 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 1; REG Node = 'shift:inst20|SO[18]'
        Info: Total cell delay = 0.546 ns ( 21.32 % )
        Info: Total interconnect delay = 2.015 ns ( 78.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:inst5|rl[0]" and destination pin or register "shift:inst20|SO[18]" for clock "CLOCK_50" (Hold time is 4.208 ns)
    Info: + Largest clock skew is 6.769 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 15.728 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.437 ns) + CELL(0.787 ns) = 3.223 ns; Loc. = LCFF_X29_Y15_N9; Fanout = 3; REG Node = 'clk_div:inst42|clock_100Hz'
            Info: 3: + IC(1.011 ns) + CELL(0.787 ns) = 5.021 ns; Loc. = LCFF_X31_Y12_N15; Fanout = 1; REG Node = 'onepulse:inst36|PB_single_pulse'
            Info: 4: + IC(0.312 ns) + CELL(0.271 ns) = 5.604 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.519 ns) + CELL(0.787 ns) = 7.910 ns; Loc. = LCFF_X23_Y18_N23; Fanout = 18; REG Node = 'FDreg_verilog:inst49|instruction_fd[1]'
            Info: 6: + IC(0.741 ns) + CELL(0.438 ns) = 9.089 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 1; COMB Node = 'control:inst5|Mux21~0'
            Info: 7: + IC(0.244 ns) + CELL(0.420 ns) = 9.753 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 1; COMB Node = 'control:inst5|Mux9~1'
            Info: 8: + IC(0.265 ns) + CELL(0.410 ns) = 10.428 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 3; COMB Node = 'control:inst5|Mux9~3'
            Info: 9: + IC(0.257 ns) + CELL(0.150 ns) = 10.835 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
            Info: 10: + IC(1.546 ns) + CELL(0.275 ns) = 12.656 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 1; COMB Node = 'shift:inst20|Mux32~0'
            Info: 11: + IC(1.571 ns) + CELL(0.000 ns) = 14.227 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'shift:inst20|Mux32~0clkctrl'
            Info: 12: + IC(1.351 ns) + CELL(0.150 ns) = 15.728 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 1; REG Node = 'shift:inst20|SO[18]'
            Info: Total cell delay = 5.474 ns ( 34.80 % )
            Info: Total interconnect delay = 10.254 ns ( 65.20 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 8.959 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.437 ns) + CELL(0.787 ns) = 3.223 ns; Loc. = LCFF_X29_Y15_N9; Fanout = 3; REG Node = 'clk_div:inst42|clock_100Hz'
            Info: 3: + IC(1.011 ns) + CELL(0.787 ns) = 5.021 ns; Loc. = LCFF_X31_Y12_N15; Fanout = 1; REG Node = 'onepulse:inst36|PB_single_pulse'
            Info: 4: + IC(0.312 ns) + CELL(0.271 ns) = 5.604 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 5: + IC(1.519 ns) + CELL(0.787 ns) = 7.910 ns; Loc. = LCFF_X23_Y18_N29; Fanout = 29; REG Node = 'FDreg_verilog:inst49|instruction_fd[27]'
            Info: 6: + IC(0.492 ns) + CELL(0.150 ns) = 8.552 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 3; COMB Node = 'control:inst5|Mux9~3'
            Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 8.959 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
            Info: Total cell delay = 3.931 ns ( 43.88 % )
            Info: Total interconnect delay = 5.028 ns ( 56.12 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.561 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
        Info: 2: + IC(1.757 ns) + CELL(0.275 ns) = 2.032 ns; Loc. = LCCOMB_X37_Y14_N4; Fanout = 1; COMB Node = 'shift:inst20|Mux18~2'
        Info: 3: + IC(0.258 ns) + CELL(0.271 ns) = 2.561 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 1; REG Node = 'shift:inst20|SO[18]'
        Info: Total cell delay = 0.546 ns ( 21.32 % )
        Info: Total interconnect delay = 2.015 ns ( 78.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "SW[17]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:inst5|rl[0]" and destination pin or register "shift:inst20|SO[18]" for clock "SW[17]" (Hold time is 4.208 ns)
    Info: + Largest clock skew is 6.769 ns
        Info: + Longest clock path from clock "SW[17]" to destination register is 13.042 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW[17]'
            Info: 2: + IC(1.647 ns) + CELL(0.419 ns) = 2.918 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 3: + IC(1.519 ns) + CELL(0.787 ns) = 5.224 ns; Loc. = LCFF_X23_Y18_N23; Fanout = 18; REG Node = 'FDreg_verilog:inst49|instruction_fd[1]'
            Info: 4: + IC(0.741 ns) + CELL(0.438 ns) = 6.403 ns; Loc. = LCCOMB_X22_Y18_N30; Fanout = 1; COMB Node = 'control:inst5|Mux21~0'
            Info: 5: + IC(0.244 ns) + CELL(0.420 ns) = 7.067 ns; Loc. = LCCOMB_X22_Y18_N6; Fanout = 1; COMB Node = 'control:inst5|Mux9~1'
            Info: 6: + IC(0.265 ns) + CELL(0.410 ns) = 7.742 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 3; COMB Node = 'control:inst5|Mux9~3'
            Info: 7: + IC(0.257 ns) + CELL(0.150 ns) = 8.149 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
            Info: 8: + IC(1.546 ns) + CELL(0.275 ns) = 9.970 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 1; COMB Node = 'shift:inst20|Mux32~0'
            Info: 9: + IC(1.571 ns) + CELL(0.000 ns) = 11.541 ns; Loc. = CLKCTRL_G6; Fanout = 32; COMB Node = 'shift:inst20|Mux32~0clkctrl'
            Info: 10: + IC(1.351 ns) + CELL(0.150 ns) = 13.042 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 1; REG Node = 'shift:inst20|SO[18]'
            Info: Total cell delay = 3.901 ns ( 29.91 % )
            Info: Total interconnect delay = 9.141 ns ( 70.09 % )
        Info: - Shortest clock path from clock "SW[17]" to source register is 6.273 ns
            Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 1; CLK Node = 'SW[17]'
            Info: 2: + IC(1.647 ns) + CELL(0.419 ns) = 2.918 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
            Info: 3: + IC(1.519 ns) + CELL(0.787 ns) = 5.224 ns; Loc. = LCFF_X23_Y18_N29; Fanout = 29; REG Node = 'FDreg_verilog:inst49|instruction_fd[27]'
            Info: 4: + IC(0.492 ns) + CELL(0.150 ns) = 5.866 ns; Loc. = LCCOMB_X22_Y18_N18; Fanout = 3; COMB Node = 'control:inst5|Mux9~3'
            Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 6.273 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
            Info: Total cell delay = 2.358 ns ( 37.59 % )
            Info: Total interconnect delay = 3.915 ns ( 62.41 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.561 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 38; REG Node = 'control:inst5|rl[0]'
        Info: 2: + IC(1.757 ns) + CELL(0.275 ns) = 2.032 ns; Loc. = LCCOMB_X37_Y14_N4; Fanout = 1; COMB Node = 'shift:inst20|Mux18~2'
        Info: 3: + IC(0.258 ns) + CELL(0.271 ns) = 2.561 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 1; REG Node = 'shift:inst20|SO[18]'
        Info: Total cell delay = 0.546 ns ( 21.32 % )
        Info: Total interconnect delay = 2.015 ns ( 78.68 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "LCD_Display:inst46|DATA_BUS_VALUE[1]" (data pin = "SW[16]", clock pin = "CLOCK_50") is 16.431 ns
    Info: + Longest pin to register delay is 19.151 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 10; PIN Node = 'SW[16]'
        Info: 2: + IC(6.075 ns) + CELL(0.398 ns) = 7.325 ns; Loc. = LCCOMB_X24_Y23_N6; Fanout = 48; COMB Node = 'LCD_Display:inst46|Mux3~10'
        Info: 3: + IC(4.384 ns) + CELL(0.420 ns) = 12.129 ns; Loc. = LCCOMB_X41_Y20_N8; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux5~153'
        Info: 4: + IC(0.247 ns) + CELL(0.271 ns) = 12.647 ns; Loc. = LCCOMB_X41_Y20_N12; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux5~164'
        Info: 5: + IC(1.431 ns) + CELL(0.150 ns) = 14.228 ns; Loc. = LCCOMB_X24_Y21_N22; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux5~167'
        Info: 6: + IC(0.248 ns) + CELL(0.150 ns) = 14.626 ns; Loc. = LCCOMB_X24_Y21_N8; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux5~168'
        Info: 7: + IC(0.248 ns) + CELL(0.419 ns) = 15.293 ns; Loc. = LCCOMB_X24_Y21_N2; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux5~169'
        Info: 8: + IC(0.249 ns) + CELL(0.150 ns) = 15.692 ns; Loc. = LCCOMB_X24_Y21_N28; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux5~170'
        Info: 9: + IC(0.715 ns) + CELL(0.150 ns) = 16.557 ns; Loc. = LCCOMB_X25_Y23_N16; Fanout = 1; COMB Node = 'LCD_Display:inst46|Mux5~171'
        Info: 10: + IC(0.662 ns) + CELL(0.271 ns) = 17.490 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 7; COMB Node = 'LCD_Display:inst46|Mux5~195'
        Info: 11: + IC(0.301 ns) + CELL(0.150 ns) = 17.941 ns; Loc. = LCCOMB_X24_Y22_N14; Fanout = 5; COMB Node = 'LCD_Display:inst46|LessThan1~0'
        Info: 12: + IC(0.274 ns) + CELL(0.275 ns) = 18.490 ns; Loc. = LCCOMB_X24_Y22_N2; Fanout = 1; COMB Node = 'LCD_Display:inst46|Selector8~1'
        Info: 13: + IC(0.428 ns) + CELL(0.149 ns) = 19.067 ns; Loc. = LCCOMB_X23_Y22_N20; Fanout = 1; COMB Node = 'LCD_Display:inst46|Selector8~3'
        Info: 14: + IC(0.000 ns) + CELL(0.084 ns) = 19.151 ns; Loc. = LCFF_X23_Y22_N21; Fanout = 2; REG Node = 'LCD_Display:inst46|DATA_BUS_VALUE[1]'
        Info: Total cell delay = 3.889 ns ( 20.31 % )
        Info: Total interconnect delay = 15.262 ns ( 79.69 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 2.684 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 184; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X23_Y22_N21; Fanout = 2; REG Node = 'LCD_Display:inst46|DATA_BUS_VALUE[1]'
        Info: Total cell delay = 1.536 ns ( 57.23 % )
        Info: Total interconnect delay = 1.148 ns ( 42.77 % )
Info: tco from clock "CLOCK_50" to destination pin "branch_ctl" through register "DEreg_verilog:inst59|ALU_op_de[1]" is 29.601 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 9.013 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.437 ns) + CELL(0.787 ns) = 3.223 ns; Loc. = LCFF_X29_Y15_N9; Fanout = 3; REG Node = 'clk_div:inst42|clock_100Hz'
        Info: 3: + IC(1.011 ns) + CELL(0.787 ns) = 5.021 ns; Loc. = LCFF_X31_Y12_N15; Fanout = 1; REG Node = 'onepulse:inst36|PB_single_pulse'
        Info: 4: + IC(0.312 ns) + CELL(0.271 ns) = 5.604 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 13; COMB Node = '21mux:inst16|5'
        Info: 5: + IC(1.859 ns) + CELL(0.000 ns) = 7.463 ns; Loc. = CLKCTRL_G10; Fanout = 1469; COMB Node = '21mux:inst16|5~clkctrl'
        Info: 6: + IC(1.013 ns) + CELL(0.537 ns) = 9.013 ns; Loc. = LCFF_X31_Y29_N29; Fanout = 40; REG Node = 'DEreg_verilog:inst59|ALU_op_de[1]'
        Info: Total cell delay = 3.381 ns ( 37.51 % )
        Info: Total interconnect delay = 5.632 ns ( 62.49 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 20.338 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y29_N29; Fanout = 40; REG Node = 'DEreg_verilog:inst59|ALU_op_de[1]'
        Info: 2: + IC(1.682 ns) + CELL(0.150 ns) = 1.832 ns; Loc. = LCCOMB_X35_Y22_N0; Fanout = 2; COMB Node = 'ALU:inst11|Add0~16'
        Info: 3: + IC(1.947 ns) + CELL(0.414 ns) = 4.193 ns; Loc. = LCCOMB_X34_Y28_N16; Fanout = 2; COMB Node = 'ALU:inst11|Add0~65'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.264 ns; Loc. = LCCOMB_X34_Y28_N18; Fanout = 2; COMB Node = 'ALU:inst11|Add0~67'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.335 ns; Loc. = LCCOMB_X34_Y28_N20; Fanout = 2; COMB Node = 'ALU:inst11|Add0~69'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.406 ns; Loc. = LCCOMB_X34_Y28_N22; Fanout = 2; COMB Node = 'ALU:inst11|Add0~71'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.477 ns; Loc. = LCCOMB_X34_Y28_N24; Fanout = 2; COMB Node = 'ALU:inst11|Add0~73'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.548 ns; Loc. = LCCOMB_X34_Y28_N26; Fanout = 2; COMB Node = 'ALU:inst11|Add0~75'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.619 ns; Loc. = LCCOMB_X34_Y28_N28; Fanout = 2; COMB Node = 'ALU:inst11|Add0~77'
        Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 4.765 ns; Loc. = LCCOMB_X34_Y28_N30; Fanout = 2; COMB Node = 'ALU:inst11|Add0~79'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 5.175 ns; Loc. = LCCOMB_X34_Y27_N0; Fanout = 1; COMB Node = 'ALU:inst11|Add0~80'
        Info: 12: + IC(0.940 ns) + CELL(0.150 ns) = 6.265 ns; Loc. = LCCOMB_X38_Y28_N28; Fanout = 1; COMB Node = 'ALU:inst11|Mux8~10'
        Info: 13: + IC(1.500 ns) + CELL(0.150 ns) = 7.915 ns; Loc. = LCCOMB_X45_Y20_N10; Fanout = 5; COMB Node = 'ALU:inst11|Mux8~11'
        Info: 14: + IC(1.517 ns) + CELL(0.271 ns) = 9.703 ns; Loc. = LCCOMB_X35_Y16_N20; Fanout = 2; COMB Node = 'FU:inst8|forward_rd2[23]~71'
        Info: 15: + IC(0.271 ns) + CELL(0.438 ns) = 10.412 ns; Loc. = LCCOMB_X35_Y16_N30; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~15'
        Info: 16: + IC(1.271 ns) + CELL(0.410 ns) = 12.093 ns; Loc. = LCCOMB_X28_Y19_N12; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~18'
        Info: 17: + IC(1.005 ns) + CELL(0.410 ns) = 13.508 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 1; COMB Node = 'ZEROfinder:inst6|Equal0~19'
        Info: 18: + IC(0.245 ns) + CELL(0.150 ns) = 13.903 ns; Loc. = LCCOMB_X25_Y18_N28; Fanout = 1; COMB Node = 'control:inst5|Mux29~2'
        Info: 19: + IC(0.246 ns) + CELL(0.150 ns) = 14.299 ns; Loc. = LCCOMB_X25_Y18_N22; Fanout = 2; COMB Node = 'control:inst5|Mux29~3'
        Info: 20: + IC(0.731 ns) + CELL(0.150 ns) = 15.180 ns; Loc. = LCCOMB_X25_Y19_N22; Fanout = 13; COMB Node = 'control:inst5|Mux29~1'
        Info: 21: + IC(2.380 ns) + CELL(2.778 ns) = 20.338 ns; Loc. = PIN_D11; Fanout = 0; PIN Node = 'branch_ctl'
        Info: Total cell delay = 6.603 ns ( 32.47 % )
        Info: Total interconnect delay = 13.735 ns ( 67.53 % )
Info: Longest tpd from source pin "SW[4]" to destination pin "HEX7[0]" is 6.097 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 244; PIN Node = 'SW[4]'
    Info: 2: + IC(2.446 ns) + CELL(2.652 ns) = 6.097 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'HEX7[0]'
    Info: Total cell delay = 3.651 ns ( 59.88 % )
    Info: Total interconnect delay = 2.446 ns ( 40.12 % )
Info: th for register "debounce:inst21|SHIFT_PB[3]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 0.761 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.563 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 8; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.437 ns) + CELL(0.787 ns) = 3.223 ns; Loc. = LCFF_X29_Y15_N9; Fanout = 3; REG Node = 'clk_div:inst42|clock_100Hz'
        Info: 3: + IC(1.812 ns) + CELL(0.000 ns) = 5.035 ns; Loc. = CLKCTRL_G12; Fanout = 11; COMB Node = 'clk_div:inst42|clock_100Hz~clkctrl'
        Info: 4: + IC(0.991 ns) + CELL(0.537 ns) = 6.563 ns; Loc. = LCFF_X62_Y26_N1; Fanout = 2; REG Node = 'debounce:inst21|SHIFT_PB[3]'
        Info: Total cell delay = 2.323 ns ( 35.40 % )
        Info: Total interconnect delay = 4.240 ns ( 64.60 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 6.068 ns
        Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; PIN Node = 'KEY[0]'
        Info: 2: + IC(4.972 ns) + CELL(0.150 ns) = 5.984 ns; Loc. = LCCOMB_X62_Y26_N0; Fanout = 1; COMB Node = 'debounce:inst21|SHIFT_PB[3]~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.068 ns; Loc. = LCFF_X62_Y26_N1; Fanout = 2; REG Node = 'debounce:inst21|SHIFT_PB[3]'
        Info: Total cell delay = 1.096 ns ( 18.06 % )
        Info: Total interconnect delay = 4.972 ns ( 81.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 87 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Wed Dec 08 22:52:26 2010
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


