
---------- Begin Simulation Statistics ----------
final_tick                                92274451500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198276                       # Simulator instruction rate (inst/s)
host_mem_usage                                 735836                       # Number of bytes of host memory used
host_op_rate                                   206660                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   504.35                       # Real time elapsed on the host
host_tick_rate                              182957790                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     104228484                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.092274                       # Number of seconds simulated
sim_ticks                                 92274451500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.514702                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                18376974                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             18466592                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            848715                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          25159114                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             130495                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          135106                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4611                       # Number of indirect misses.
system.cpu.branchPred.lookups                27968694                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  689959                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        17705                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  63461164                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 61210967                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            828887                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   21062394                       # Number of branches committed
system.cpu.commit.bw_lim_events               3467872                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             443                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        19180048                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100087011                       # Number of instructions committed
system.cpu.commit.committedOps              104315494                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    179657644                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.580635                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.537645                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    145050383     80.74%     80.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     12681816      7.06%     87.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3764313      2.10%     89.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7924192      4.41%     94.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3845362      2.14%     96.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       953880      0.53%     96.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      1350130      0.75%     97.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       619696      0.34%     98.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3467872      1.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    179657644                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               506940                       # Number of function calls committed.
system.cpu.commit.int_insts                  86591605                       # Number of committed integer instructions.
system.cpu.commit.loads                      12430359                       # Number of loads committed
system.cpu.commit.membars                         298                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          934      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         77883163     74.66%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          316948      0.30%     74.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            31105      0.03%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              5      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             15      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             5      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              5      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            41      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1896      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            3756      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            3728      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2850      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        12430359     11.92%     86.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13640684     13.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         104315494                       # Class of committed instruction
system.cpu.commit.refs                       26071043                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     20899                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     104228484                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.845490                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.845490                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles             132585915                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                 20122                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             17728824                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              130898233                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 26115747                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  18231991                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 874738                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 32980                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               4679909                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    27968694                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  11985585                       # Number of cache lines fetched
system.cpu.fetch.Cycles                     156265834                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                384410                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      130293862                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 1789132                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.151552                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           25327752                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           19197428                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.706012                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          182488300                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.740761                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.924226                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                153865836     84.32%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2162038      1.18%     85.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  2478791      1.36%     86.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1424243      0.78%     87.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 12094448      6.63%     94.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  1499273      0.82%     95.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  1599142      0.88%     95.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   597460      0.33%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  6767069      3.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            182488300                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         2060749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               936835                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23820273                       # Number of branches executed
system.cpu.iew.exec_nop                        130769                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.637888                       # Inst execution rate
system.cpu.iew.exec_refs                     29238581                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15335968                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1962097                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              14729858                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                519                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            316137                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             15671644                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           123670424                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              13902613                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1360914                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             117721579                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    143                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2561403                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 874738                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2561441                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked       7104306                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           307583                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         4584                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         2422                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        25633                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      2299495                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      2030959                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           2422                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       494705                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         442130                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 123885830                       # num instructions consuming a value
system.cpu.iew.wb_count                     115631996                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.488553                       # average fanout of values written-back
system.cpu.iew.wb_producers                  60524742                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.626565                       # insts written-back per cycle
system.cpu.iew.wb_sent                      117177424                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                119121301                       # number of integer regfile reads
system.cpu.int_regfile_writes                79566962                       # number of integer regfile writes
system.cpu.ipc                               0.541861                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.541861                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               957      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              89026858     74.76%     74.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               341464      0.29%     75.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 32007      0.03%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   5      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  16      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  5      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   5      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 43      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1957      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 3862      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 3820      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2957      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             14266064     11.98%     87.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            15402476     12.93%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              119082496                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      761462                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.006394                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  487835     64.07%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     15      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      3      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     15      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     64.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 201895     26.51%     90.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 71699      9.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              119820891                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          421402210                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    115610369                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         142827949                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  123539136                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 119082496                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 519                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        19311153                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             32644                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             76                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     17489517                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     182488300                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.652549                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.426614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           140420082     76.95%     76.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            12394284      6.79%     83.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             5438368      2.98%     86.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11999159      6.58%     93.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             6296090      3.45%     96.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2375212      1.30%     98.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             2598310      1.42%     99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              570641      0.31%     99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              396154      0.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       182488300                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.645262                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  22110                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              45185                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        21627                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             25137                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            259508                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           264933                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             14729858                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            15671644                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               143295822                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1223                       # number of misc regfile writes
system.cpu.numCycles                        184549049                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                 4724085                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             124923584                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  12874                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 28031923                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  52244                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 17988                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             239135229                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              127981537                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           153990603                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  20889176                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              127583163                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 874738                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             127918429                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 29066996                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        130530234                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          49949                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1591                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  28650864                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            539                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            29504                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    299111754                       # The number of ROB reads
system.cpu.rob.rob_writes                   249841427                       # The number of ROB writes
system.cpu.timesIdled                          479807                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    27379                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   15531                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   144                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8284575                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16594038                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      9030453                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          625                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     18062184                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            625                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              19073                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8275623                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1072                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38669                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38669                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19073                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       8251721                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     16643900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               16643900                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    533335360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               533335360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8309463                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8309463    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8309463                       # Request fanout histogram
system.membus.reqLayer0.occupancy         50730527250                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              55.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          304708500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            715019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16619389                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       669816                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           18561                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            64583                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           64583                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        670073                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        44946                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      8252128                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      8252128                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2009962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25083949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27093911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     85752896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    541010880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              626763776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8277317                       # Total snoops (count)
system.tol2bus.snoopTraffic                 529639872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17309048                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006062                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17308412    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    636      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17309048                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18044675746                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4290418379                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1005200318                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               668439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                53420                       # number of demand (read+write) hits
system.l2.demand_hits::total                   721859                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              668439                       # number of overall hits
system.l2.overall_hits::.cpu.data               53420                       # number of overall hits
system.l2.overall_hits::total                  721859                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1634                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              56109                       # number of demand (read+write) misses
system.l2.demand_misses::total                  57743                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1634                       # number of overall misses
system.l2.overall_misses::.cpu.data             56109                       # number of overall misses
system.l2.overall_misses::total                 57743                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    147491000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5776445000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5923936000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    147491000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5776445000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5923936000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           670073                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           109529                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               779602                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          670073                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          109529                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              779602                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002439                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.512275                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074067                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002439                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.512275                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074067                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 90263.769890                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102950.417937                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102591.413678                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 90263.769890                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102950.417937                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102591.413678                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             8275623                       # number of writebacks
system.l2.writebacks::total                   8275623                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1633                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         56109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57742                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1633                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        56109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            57742                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131036000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5215354501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5346390501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    131036000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5215354501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5346390501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.512275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074066                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.512275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074066                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80242.498469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 92950.409043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92591.016955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80242.498469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 92950.409043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92591.016955                       # average overall mshr miss latency
system.l2.replacements                        8277317                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8343766                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8343766                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8343766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8343766                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       669816                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           669816                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       669816                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       669816                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             2                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             25914                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 25914                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38669                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4148949000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4148949000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         64583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             64583                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.598749                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.598749                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107293.930539                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107293.930539                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3762258501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3762258501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.598749                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.598749                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97293.917634                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97293.917634                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         668439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             668439                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    147491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    147491000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       670073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         670073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002439                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 90263.769890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90263.769890                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1633                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002437                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80242.498469                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80242.498469                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         27506                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             27506                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        17440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1627496000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1627496000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        44946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         44946                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.388021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.388021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93319.724771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93319.724771                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        17440                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17440                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1453096000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1453096000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.388021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.388021                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83319.724771                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83319.724771                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data           407                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               407                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data      8251721                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         8251721                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data      8252128                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       8252128                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.999951                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.999951                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data      8251721                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total      8251721                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data 161129228250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total 161129228250                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.999951                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.999951                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19526.742149                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19526.742149                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32665.158345                       # Cycle average of tags in use
system.l2.tags.total_refs                     9810455                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8310489                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.180491                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   24446.549035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       178.049477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8040.559832                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.746049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005434                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.245378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996862                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32765                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          653                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6787                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25275                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999908                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 152807921                       # Number of tag accesses
system.l2.tags.data_accesses                152807921                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         104512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        3590976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3695488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       104512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        104512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    529639872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       529639872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           56109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               57742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8275623                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8275623                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1132621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          38916254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              40048875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1132621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1132621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     5739832244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           5739832244                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     5739832244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1132621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         38916254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5779881119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8275623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     56109.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000808058500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64203                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64203                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1190932                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8493344                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       57742                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8275623                       # Number of write requests accepted
system.mem_ctrls.readBursts                     57742                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8275623                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3549                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             3620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             3556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             3697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             3659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            517185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            517153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            516849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            517105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            517380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            517421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            517346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            517279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            517553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            517367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           517207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           517109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           517108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           517182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           517156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           517206                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.16                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1863821500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  288710000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2946484000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32278.44                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51028.44                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      7880                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    36893                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7732996                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 57742                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8275623                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   23913                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  61706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 114174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 210652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 202080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 296822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 363216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 434442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 420243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 518186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 503760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 590471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 541578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 499065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 473908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 499536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 417535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 307398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 345543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 206350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 174259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  88338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  67257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  49699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  27574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  31239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  26593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  33940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  34271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  33675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  38977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  36700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  41877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  35055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  35475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  35188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  32385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  38692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  33907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  39007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  40661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  32343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  38207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  38344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  34560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  43422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  49335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  19448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  16281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  22234                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       563457                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    946.539211                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   835.581843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.763324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34182      6.07%      6.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5884      1.04%      7.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2795      0.50%      7.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1634      0.29%      7.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2249      0.40%      8.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1827      0.32%      8.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2256      0.40%      9.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4722      0.84%      9.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       507908     90.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       563457                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64203                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       0.899335                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.366340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         64202    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64203                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64203                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     128.897497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    113.086279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     59.483018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          3508      5.46%      5.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            83      0.13%      5.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63          3217      5.01%     10.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79           867      1.35%     11.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95          5341      8.32%     20.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111          695      1.08%     21.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127         6545     10.19%     31.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143        33682     52.46%     84.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159         1632      2.54%     86.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175          960      1.50%     88.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191          890      1.39%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207          704      1.10%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223           41      0.06%     90.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239         1359      2.12%     92.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255         1021      1.59%     94.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271          539      0.84%     95.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287         1318      2.05%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303          829      1.29%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319          365      0.57%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.00%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.00%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367          202      0.31%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383          355      0.55%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           20      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            9      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-751            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64203                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3695488                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               529638784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3695488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            529639872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        40.05                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      5739.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     40.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   5739.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        45.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   44.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   92269175500                       # Total gap between requests
system.mem_ctrls.avgGap                      11072.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       104512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      3590976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    529638784                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1132621.200137938606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 38916254.083612732589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 5739820452.901852607727                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1633                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        56109                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8275623                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     63532500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2882951500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2907844155500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38905.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     51381.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    351374.65                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2009781480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1068224190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           207488400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        21599775360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7283484000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      29489473830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      10600148640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        72258375900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        783.081067                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  26035497750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3081000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  63157953750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2013315780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1070095125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           204789480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21598887960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7283484000.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      29418632520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10659804480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        72249009345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        782.979559                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  26180278250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3081000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  63013173250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     11289501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11289501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11289501                       # number of overall hits
system.cpu.icache.overall_hits::total        11289501                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       696083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         696083                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       696083                       # number of overall misses
system.cpu.icache.overall_misses::total        696083                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   9269345995                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9269345995                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   9269345995                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9269345995                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11985584                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11985584                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11985584                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11985584                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13316.437831                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13316.437831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13316.437831                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13316.437831                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1750                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       669816                       # number of writebacks
system.cpu.icache.writebacks::total            669816                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        26010                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        26010                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        26010                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        26010                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       670073                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       670073                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       670073                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       670073                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8407203495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8407203495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8407203495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8407203495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.055907                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.055907                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.055907                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.055907                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12546.697890                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12546.697890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12546.697890                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12546.697890                       # average overall mshr miss latency
system.cpu.icache.replacements                 669816                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11289501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11289501                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       696083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        696083                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   9269345995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9269345995                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11985584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11985584                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13316.437831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13316.437831                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        26010                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        26010                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       670073                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       670073                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8407203495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8407203495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.055907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.055907                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12546.697890                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12546.697890                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.939707                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11959574                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            670073                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.848166                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.939707                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991952                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991952                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24641241                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24641241                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     18461656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18461656                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18461675                       # number of overall hits
system.cpu.dcache.overall_hits::total        18461675                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      8739472                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8739472                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      8739476                       # number of overall misses
system.cpu.dcache.overall_misses::total       8739476                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 304249030209                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 304249030209                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 304249030209                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 304249030209                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     27201128                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     27201128                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     27201151                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     27201151                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.321291                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.321291                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.321291                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.321291                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34813.204986                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34813.204986                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34813.189053                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34813.189053                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    127007919                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          342                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           8135196                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.612152                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    85.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      8343766                       # number of writebacks
system.cpu.dcache.writebacks::total           8343766                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       377818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       377818                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       377818                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       377818                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      8361654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8361654                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      8361657                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8361657                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 271628559273                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 271628559273                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 271628820773                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 271628820773                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.307401                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.307401                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.307401                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.307401                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 32485.027397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32485.027397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32485.047016                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32485.047016                       # average overall mshr miss latency
system.cpu.dcache.replacements                8360633                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     13479446                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        13479446                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        70107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         70107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3049374000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3049374000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     13549553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13549553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005174                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43495.998973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43495.998973                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25165                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        44942                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        44942                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1987360000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1987360000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003317                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003317                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44220.550932                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44220.550932                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4982203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4982203                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       417659                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       417659                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  27843161809                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27843161809                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      5399862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5399862                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077346                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077346                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66664.819408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66664.819408                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       352653                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       352653                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        65006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        65006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4536410873                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4536410873                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69784.494862                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69784.494862                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            19                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           23                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.173913                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.173913                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       261500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.130435                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.130435                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total      8251706                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data 273356494400                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 273356494400                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total      8251713                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999999                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 33127.270215                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 33127.270215                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total      8251706                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data 265104788400                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 265104788400                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 32127.270215                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 32127.270215                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          317                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       803000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       803000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          327                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.030581                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.030581                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        80300                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        80300                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.003058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003058                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          298                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.603647                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26823948                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8361657                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.207970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.603647                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          554                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          343                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          62765209                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         62765209                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  92274451500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  92274451500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
