
*** Running vivado
    with args -log sorter_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sorter_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source sorter_wrapper.tcl -notrace
Command: synth_design -top sorter_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sorter_wrapper' [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/sorter_wrapper.vhd:18]
	Parameter DIM_SYMBOL bound to: 8 - type: integer 
	Parameter DIM_SYMBOL bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'sorter' declared at 'D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/sorter.vhd:4' bound to instance 'sorter_i' of component 'sorter' [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/sorter_wrapper.vhd:48]
INFO: [Synth 8-638] synthesizing module 'sorter' [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/sorter.vhd:19]
	Parameter DIM_SYMBOL bound to: 8 - type: integer 
	Parameter LEN_SORTER bound to: 4 - type: integer 
	Parameter N_cell bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'cell' declared at 'D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/cell.vhd:5' bound to instance 'CELL_HEAD' of component 'cell' [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/sorter.vhd:54]
INFO: [Synth 8-638] synthesizing module '\cell ' [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/cell.vhd:23]
	Parameter N_cell bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\cell ' (1#1) [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/cell.vhd:23]
	Parameter N_cell bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'cell' declared at 'D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/cell.vhd:5' bound to instance 'CELL_MID' of component 'cell' [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/sorter.vhd:71]
	Parameter N_cell bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'cell' declared at 'D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/cell.vhd:5' bound to instance 'CELL_MID' of component 'cell' [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/sorter.vhd:71]
	Parameter N_cell bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'cell' declared at 'D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/cell.vhd:5' bound to instance 'CELL_TAIL' of component 'cell' [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/sorter.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'sorter' (2#1) [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/sorter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'sorter_wrapper' (3#1) [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/src/sorter_wrapper.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 998.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/vivado/sorter/sorter.srcs/constrs_1/new/sorter_constraints.xdc]
Finished Parsing XDC File [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/vivado/sorter/sorter.srcs/constrs_1/new/sorter_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/vivado/sorter/sorter.srcs/constrs_1/new/sorter_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sorter_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sorter_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 12    
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 16    
	   3 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     1|
|4     |LUT2   |    19|
|5     |LUT3   |    53|
|6     |LUT4   |    38|
|7     |LUT5   |    27|
|8     |LUT6   |     6|
|9     |FDCE   |    95|
|10    |IBUF   |    12|
|11    |OBUF   |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 998.719 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 998.719 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 998.719 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 998.719 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 998.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Rick/Computer Engineering/Eletronics and Communication Systems/sorter/vivado/sorter/sorter.runs/synth_1/sorter_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sorter_wrapper_utilization_synth.rpt -pb sorter_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb  8 16:06:08 2023...
