;redcode
;assert 1
	SPL 0, -332
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SUB -0, 8
	SLT -702, -14
	ADD #270, <0
	MOV -1, <-20
	ADD 210, 60
	JMN 0, -0
	SUB @442, @504
	SUB @0, @2
	JMZ -6, @-20
	MOV -6, <-20
	SUB #32, @4
	MOV -6, <-20
	MOV -1, <-30
	SUB @121, 106
	SUB 0, 900
	ADD 210, 60
	JMN 0, 900
	SUB 0, 900
	JMZ 12, <10
	JMZ 12, <10
	ADD 210, 60
	JMN 442, #524
	SUB @126, 106
	SUB 210, 60
	ADD 210, 60
	SPL 3, 20
	SUB 910, 60
	SUB 3, 20
	SUB #0, -0
	SUB @121, 103
	SUB @126, 106
	JMZ <121, 103
	MOV -7, <-20
	DJN -1, @-24
	MOV -6, <-20
	MOV -6, <-20
	SUB 300, 90
	SLT -1, <-20
	SPL 442, #504
	SUB @0, @2
	SPL <3
	SPL @50, -332
	JMZ -1, @-20
	SUB @121, 103
	SLT <400, 90
