// Seed: 2285615074
module module_0 (
    input  tri  id_0,
    output wand id_1,
    input  tri0 id_2,
    output tri1 id_3
);
  assign id_1 = -1 ? id_2 : 1;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_0,
      id_1,
      id_2,
      id_3,
      id_0
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    output supply1 id_4,
    input supply1 id_5
);
  wire id_7;
  assign id_4 = -1;
  assign id_4 = -1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_5,
      id_4
  );
endmodule
module module_2 (
    input wor id_0,
    input tri id_1,
    output wor id_2,
    input wire id_3,
    input supply1 id_4
    , id_16,
    output wor id_5,
    output wire id_6,
    output uwire id_7,
    input wor id_8,
    output wire id_9,
    input tri0 id_10,
    output wand id_11,
    input uwire id_12,
    output uwire id_13,
    input wor id_14
);
  assign id_11 = (1);
  assign module_0.id_2 = 0;
  logic id_17;
  assign id_17 = id_3;
endmodule
