
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _125058_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  115.46    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ _125058_/RN (DFFR_X1)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _125058_/CK (DFFR_X1)
                          0.18    0.18   library removal time
                                  0.18   data required time
-----------------------------------------------------------------------------
                                  0.18   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.06   slack (MET)


Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
     2    2.56    0.01    0.08    0.08 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
                                         dc_diff_doe (net)
                  0.01    0.00    0.08 v rle.ddstrb$_DFF_P_/D (DFF_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rle.ddstrb$_DFF_P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  115.46    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SN (DFFS_X1)
                                  0.24   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CK (DFFS_X1)
                          0.04    1.24   library recovery time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  1.00   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/CK (DFFR_X1)
     6   16.90    0.04    0.13    0.13 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/Q (DFFR_X1)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[7] (net)
                  0.04    0.00    0.13 ^ _068789_/A (BUF_X1)
    10   15.37    0.04    0.06    0.20 ^ _068789_/Z (BUF_X1)
                                         _004550_ (net)
                  0.04    0.00    0.20 ^ _068790_/A (BUF_X1)
    10    9.75    0.03    0.05    0.25 ^ _068790_/Z (BUF_X1)
                                         _004551_ (net)
                  0.03    0.00    0.25 ^ _070253_/A (BUF_X1)
    10    9.75    0.03    0.05    0.29 ^ _070253_/Z (BUF_X1)
                                         _005053_ (net)
                  0.03    0.00    0.29 ^ _072685_/A (BUF_X1)
    10   15.99    0.04    0.06    0.35 ^ _072685_/Z (BUF_X1)
                                         _005984_ (net)
                  0.04    0.00    0.35 ^ _072759_/A1 (NAND2_X1)
     1    3.61    0.02    0.02    0.38 v _072759_/ZN (NAND2_X1)
                                         _055806_ (net)
                  0.02    0.00    0.38 v _120312_/A (FA_X1)
     1    3.61    0.02    0.11    0.48 v _120312_/S (FA_X1)
                                         _055810_ (net)
                  0.02    0.00    0.48 v _120313_/A (FA_X1)
     1    2.76    0.01    0.12    0.60 ^ _120313_/S (FA_X1)
                                         _055812_ (net)
                  0.01    0.00    0.60 ^ _120315_/CI (FA_X1)
     1    2.66    0.02    0.09    0.69 v _120315_/S (FA_X1)
                                         _055818_ (net)
                  0.02    0.00    0.69 v _120316_/CI (FA_X1)
     1    1.70    0.01    0.11    0.81 ^ _120316_/S (FA_X1)
                                         _055820_ (net)
                  0.01    0.00    0.81 ^ _078536_/A (INV_X1)
     1    3.34    0.01    0.01    0.82 v _078536_/ZN (INV_X1)
                                         _067186_ (net)
                  0.01    0.00    0.82 v _124492_/B (HA_X1)
     1    0.88    0.01    0.05    0.87 v _124492_/S (HA_X1)
                                         _067188_ (net)
                  0.01    0.00    0.87 v _110212_/A (BUF_X1)
     4    6.83    0.01    0.04    0.91 v _110212_/Z (BUF_X1)
                                         _034597_ (net)
                  0.01    0.00    0.91 v _110221_/A (INV_X1)
     2    3.33    0.01    0.02    0.92 ^ _110221_/ZN (INV_X1)
                                         _034605_ (net)
                  0.01    0.00    0.92 ^ _110222_/B1 (OAI21_X1)
     1    1.54    0.01    0.01    0.94 v _110222_/ZN (OAI21_X1)
                                         _034606_ (net)
                  0.01    0.00    0.94 v _110226_/A (AOI21_X1)
     2    3.93    0.03    0.05    0.99 ^ _110226_/ZN (AOI21_X1)
                                         _034610_ (net)
                  0.03    0.00    0.99 ^ _110227_/A (INV_X1)
     2    2.89    0.01    0.01    1.00 v _110227_/ZN (INV_X1)
                                         _034611_ (net)
                  0.01    0.00    1.00 v _110257_/B1 (AOI21_X1)
     2    3.89    0.03    0.04    1.04 ^ _110257_/ZN (AOI21_X1)
                                         _034639_ (net)
                  0.03    0.00    1.04 ^ _110276_/B1 (OAI21_X1)
     2    3.69    0.01    0.02    1.06 v _110276_/ZN (OAI21_X1)
                                         _034656_ (net)
                  0.01    0.00    1.06 v _110294_/A1 (NAND3_X1)
     1    1.59    0.01    0.02    1.08 ^ _110294_/ZN (NAND3_X1)
                                         _034672_ (net)
                  0.01    0.00    1.08 ^ _110297_/A1 (NAND3_X1)
     1    2.13    0.01    0.02    1.10 v _110297_/ZN (NAND3_X1)
                                         _034675_ (net)
                  0.01    0.00    1.10 v _110298_/A (XNOR2_X1)
     1    1.45    0.02    0.04    1.14 v _110298_/ZN (XNOR2_X1)
                                         _034676_ (net)
                  0.02    0.00    1.14 v _110299_/B1 (AOI21_X1)
     1    1.14    0.02    0.03    1.16 ^ _110299_/ZN (AOI21_X1)
                                         _002967_ (net)
                  0.02    0.00    1.16 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_/D (DFF_X1)
                                  1.16   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_/CK (DFF_X1)
                         -0.03    1.17   library setup time
                                  1.17   data required time
-----------------------------------------------------------------------------
                                  1.17   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.24    0.24 ^ input external delay
    65  115.46    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/SN (DFFS_X1)
                                  0.24   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.ddcnt$_DFFE_PN1P_/CK (DFFS_X1)
                          0.04    1.24   library recovery time
                                  1.24   data required time
-----------------------------------------------------------------------------
                                  1.24   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  1.00   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/CK (DFFR_X1)
     6   16.90    0.04    0.13    0.13 ^ fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/Q (DFFR_X1)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[7] (net)
                  0.04    0.00    0.13 ^ _068789_/A (BUF_X1)
    10   15.37    0.04    0.06    0.20 ^ _068789_/Z (BUF_X1)
                                         _004550_ (net)
                  0.04    0.00    0.20 ^ _068790_/A (BUF_X1)
    10    9.75    0.03    0.05    0.25 ^ _068790_/Z (BUF_X1)
                                         _004551_ (net)
                  0.03    0.00    0.25 ^ _070253_/A (BUF_X1)
    10    9.75    0.03    0.05    0.29 ^ _070253_/Z (BUF_X1)
                                         _005053_ (net)
                  0.03    0.00    0.29 ^ _072685_/A (BUF_X1)
    10   15.99    0.04    0.06    0.35 ^ _072685_/Z (BUF_X1)
                                         _005984_ (net)
                  0.04    0.00    0.35 ^ _072759_/A1 (NAND2_X1)
     1    3.61    0.02    0.02    0.38 v _072759_/ZN (NAND2_X1)
                                         _055806_ (net)
                  0.02    0.00    0.38 v _120312_/A (FA_X1)
     1    3.61    0.02    0.11    0.48 v _120312_/S (FA_X1)
                                         _055810_ (net)
                  0.02    0.00    0.48 v _120313_/A (FA_X1)
     1    2.76    0.01    0.12    0.60 ^ _120313_/S (FA_X1)
                                         _055812_ (net)
                  0.01    0.00    0.60 ^ _120315_/CI (FA_X1)
     1    2.66    0.02    0.09    0.69 v _120315_/S (FA_X1)
                                         _055818_ (net)
                  0.02    0.00    0.69 v _120316_/CI (FA_X1)
     1    1.70    0.01    0.11    0.81 ^ _120316_/S (FA_X1)
                                         _055820_ (net)
                  0.01    0.00    0.81 ^ _078536_/A (INV_X1)
     1    3.34    0.01    0.01    0.82 v _078536_/ZN (INV_X1)
                                         _067186_ (net)
                  0.01    0.00    0.82 v _124492_/B (HA_X1)
     1    0.88    0.01    0.05    0.87 v _124492_/S (HA_X1)
                                         _067188_ (net)
                  0.01    0.00    0.87 v _110212_/A (BUF_X1)
     4    6.83    0.01    0.04    0.91 v _110212_/Z (BUF_X1)
                                         _034597_ (net)
                  0.01    0.00    0.91 v _110221_/A (INV_X1)
     2    3.33    0.01    0.02    0.92 ^ _110221_/ZN (INV_X1)
                                         _034605_ (net)
                  0.01    0.00    0.92 ^ _110222_/B1 (OAI21_X1)
     1    1.54    0.01    0.01    0.94 v _110222_/ZN (OAI21_X1)
                                         _034606_ (net)
                  0.01    0.00    0.94 v _110226_/A (AOI21_X1)
     2    3.93    0.03    0.05    0.99 ^ _110226_/ZN (AOI21_X1)
                                         _034610_ (net)
                  0.03    0.00    0.99 ^ _110227_/A (INV_X1)
     2    2.89    0.01    0.01    1.00 v _110227_/ZN (INV_X1)
                                         _034611_ (net)
                  0.01    0.00    1.00 v _110257_/B1 (AOI21_X1)
     2    3.89    0.03    0.04    1.04 ^ _110257_/ZN (AOI21_X1)
                                         _034639_ (net)
                  0.03    0.00    1.04 ^ _110276_/B1 (OAI21_X1)
     2    3.69    0.01    0.02    1.06 v _110276_/ZN (OAI21_X1)
                                         _034656_ (net)
                  0.01    0.00    1.06 v _110294_/A1 (NAND3_X1)
     1    1.59    0.01    0.02    1.08 ^ _110294_/ZN (NAND3_X1)
                                         _034672_ (net)
                  0.01    0.00    1.08 ^ _110297_/A1 (NAND3_X1)
     1    2.13    0.01    0.02    1.10 v _110297_/ZN (NAND3_X1)
                                         _034675_ (net)
                  0.01    0.00    1.10 v _110298_/A (XNOR2_X1)
     1    1.45    0.02    0.04    1.14 v _110298_/ZN (XNOR2_X1)
                                         _034676_ (net)
                  0.02    0.00    1.14 v _110299_/B1 (AOI21_X1)
     1    1.14    0.02    0.03    1.16 ^ _110299_/ZN (AOI21_X1)
                                         _002967_ (net)
                  0.02    0.00    1.16 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_/D (DFF_X1)
                                  1.16   data arrival time

                  0.00    1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock network delay (ideal)
                          0.00    1.20   clock reconvergence pessimism
                                  1.20 ^ fdct_zigzag.dct_mod.dct_block_7.dct_unit_6.macu.mult_res[17]$_DFFE_PP_/CK (DFF_X1)
                         -0.03    1.17   library setup time
                                  1.17   data required time
-----------------------------------------------------------------------------
                                  1.17   data required time
                                 -1.16   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.40e-02   9.18e-03   3.47e-04   5.35e-02  15.2%
Combinational          1.65e-01   1.31e-01   1.61e-03   2.98e-01  84.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.09e-01   1.41e-01   1.96e-03   3.52e-01 100.0%
                          59.5%      40.0%       0.6%
