** Name: SimpleTwoStageOpAmp_SimpleOpAmp37_7

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp37_7 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=8e-6 W=20e-6
mDiodeTransistorNmos2 outVoltageBiasXXnXX1 outVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=10e-6 W=15e-6
mDiodeTransistorPmos3 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=9e-6 W=11e-6
mDiodeTransistorPmos4 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=30e-6
mNormalTransistorNmos5 inputVoltageBiasXXpXX1 ibias sourceNmos sourceNmos nmos4 L=8e-6 W=25e-6
mNormalTransistorNmos6 out ibias sourceNmos sourceNmos nmos4 L=8e-6 W=569e-6
mNormalTransistorNmos7 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=11e-6
mNormalTransistorNmos8 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=8e-6 W=24e-6
mNormalTransistorNmos9 FirstStageYinnerSourceLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=11e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=8e-6 W=15e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance outVoltageBiasXXnXX1 FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=10e-6 W=31e-6
mNormalTransistorPmos12 out outFirstStage sourcePmos sourcePmos pmos4 L=7e-6 W=469e-6
mNormalTransistorPmos13 outFirstStage inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=9e-6 W=44e-6
mNormalTransistorPmos14 outVoltageBiasXXnXX1 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=4e-6 W=47e-6
mNormalTransistorPmos15 FirstStageYinnerSourceLoad1 inputVoltageBiasXXpXX1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=9e-6 W=44e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
mNormalTransistorPmos17 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerSourceLoad1 sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp37_7

** Expected Performance Values: 
** Gain: 92 dB
** Power consumption: 1.71901 mW
** Area: 10352 (mu_m)^2
** Transit frequency: 3.04901 MHz
** Transit frequency with error factor: 3.04796 MHz
** Slew rate: 3.19528 V/mu_s
** Phase margin: 72.7657Â°
** CMRR: 99 dB
** negPSRR: 103 dB
** posPSRR: 97 dB
** VoutMax: 4.52001 V
** VoutMin: 0.220001 V
** VcmMax: 4.95001 V
** VcmMin: 1.36001 V


** Expected Currents: 
** NormalTransistorNmos: 11.8401 muA
** NormalTransistorNmos: 12.4081 muA
** NormalTransistorPmos: -18.8339 muA
** NormalTransistorPmos: -3.69999 muA
** NormalTransistorPmos: -3.70099 muA
** NormalTransistorPmos: -3.69999 muA
** NormalTransistorPmos: -3.70099 muA
** NormalTransistorNmos: 7.39901 muA
** NormalTransistorNmos: 7.40001 muA
** NormalTransistorNmos: 3.69901 muA
** NormalTransistorNmos: 3.69901 muA
** NormalTransistorNmos: 283.305 muA
** NormalTransistorPmos: -283.304 muA
** DiodeTransistorNmos: 18.8331 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -11.8409 muA
** DiodeTransistorPmos: -12.4089 muA


** Expected Voltages: 
** ibias: 0.622001  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.68601  V
** out: 2.5  V
** outFirstStage: 3.95201  V
** outVoltageBiasXXnXX1: 0.790001  V
** outVoltageBiasXXpXX0: 4.13801  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerSourceLoad1: 3.97901  V
** innerStageBias: 0.217001  V
** innerTransistorStack1Load1: 4.45501  V
** innerTransistorStack2Load1: 4.45501  V
** sourceTransconductance: 1.92801  V


.END