$date
	Fri Jun 20 01:35:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_pipeline_processor $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var reg 8 # EX_MEM [7:0] $end
$var reg 8 $ ID_EX [7:0] $end
$var reg 8 % IF_ID [7:0] $end
$var reg 8 & MEM_WB [7:0] $end
$var integer 32 ' i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 '
b0 &
b0 %
b0 $
b0 #
1"
0!
$end
#5000
1!
#10000
0!
0"
#15000
b1 %
1!
#20000
0!
#25000
b1 $
b10010 %
1!
#30000
0!
#35000
b1 #
b10010 $
b100011 %
1!
#40000
0!
#45000
b1 &
b10 #
b100011 $
bx %
1!
#50000
0!
#55000
b10 &
b11 #
bx $
1!
#60000
0!
#65000
b11 &
1!
#70000
0!
#75000
1!
#80000
0!
#85000
1!
#90000
0!
#95000
1!
#100000
0!
#105000
1!
#110000
0!
