Classic Timing Analyzer report for Ozy_Janus
Sun Jul 19 11:38:15 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'IFCLK'
  7. Clock Setup: 'CLK_12MHZ'
  8. Clock Setup: 'PCLK_12MHZ'
  9. Clock Setup: 'MCLK_12MHZ'
 10. Clock Setup: 'SPI_SCK'
 11. Clock Setup: 'FX2_CLK'
 12. Clock Hold: 'IFCLK'
 13. Clock Hold: 'CLK_12MHZ'
 14. Clock Hold: 'PCLK_12MHZ'
 15. Clock Hold: 'MCLK_12MHZ'
 16. Clock Hold: 'SPI_SCK'
 17. Clock Hold: 'FX2_CLK'
 18. tsu
 19. tco
 20. tpd
 21. th
 22. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                     ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Type                         ; Slack     ; Required Time                    ; Actual Time                      ; From                                                    ; To                                                      ; From Clock ; To Clock   ; Failed Paths ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+
; Worst-case tsu               ; N/A       ; None                             ; 8.592 ns                         ; GPIO[21]                                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; --         ; SPI_SCK    ; 0            ;
; Worst-case tco               ; N/A       ; None                             ; 22.489 ns                        ; LessThan0~2_OTERM219                                    ; DEBUG_LED2                                              ; IFCLK      ; --         ; 0            ;
; Worst-case tpd               ; N/A       ; None                             ; 11.682 ns                        ; SDOBACK                                                 ; FX2_PE1                                                 ; --         ; --         ; 0            ;
; Worst-case th                ; N/A       ; None                             ; 5.787 ns                         ; MDOUT                                                   ; q[0]                                                    ; --         ; IFCLK      ; 0            ;
; Clock Setup: 'IFCLK'         ; -0.075 ns ; 48.00 MHz ( period = 20.833 ns ) ; 47.66 MHz ( period = 20.982 ns ) ; CCcount[0]                                              ; PCC~reg0                                                ; IFCLK      ; IFCLK      ; 1            ;
; Clock Setup: 'MCLK_12MHZ'    ; 0.260 ns  ; 48.00 MHz ( period = 20.833 ns ) ; 49.23 MHz ( period = 20.312 ns ) ; CCcount[0]                                              ; PCC~reg0                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0            ;
; Clock Setup: 'SPI_SCK'       ; 13.006 ns ; 48.00 MHz ( period = 20.833 ns ) ; 127.76 MHz ( period = 7.827 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; 17.111 ns ; 48.00 MHz ( period = 20.833 ns ) ; 268.67 MHz ( period = 3.722 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]  ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Clock Setup: 'PCLK_12MHZ'    ; 29.416 ns ; 12.50 MHz ( period = 80.000 ns ) ; 47.24 MHz ( period = 21.168 ns ) ; CCcount[0]                                              ; PCC~reg0                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0            ;
; Clock Setup: 'CLK_12MHZ'     ; 30.475 ns ; 12.29 MHz ( period = 81.380 ns ) ; 48.95 MHz ( period = 20.430 ns ) ; CCcount[0]                                              ; PCC~reg0                                                ; CLK_12MHZ  ; CLK_12MHZ  ; 0            ;
; Clock Hold: 'IFCLK'          ; -6.847 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; division:division_phoenix|quotient[12]                  ; PCC~reg0                                                ; IFCLK      ; IFCLK      ; 989          ;
; Clock Hold: 'PCLK_12MHZ'     ; -6.027 ns ; 12.50 MHz ( period = 80.000 ns ) ; N/A                              ; AK_reset~reg0                                           ; DFS0~reg0                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 974          ;
; Clock Hold: 'CLK_12MHZ'      ; -5.658 ns ; 12.29 MHz ( period = 81.380 ns ) ; N/A                              ; AK_reset~reg0                                           ; DFS0~reg0                                               ; CLK_12MHZ  ; CLK_12MHZ  ; 740          ;
; Clock Hold: 'MCLK_12MHZ'     ; -5.599 ns ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; AK_reset~reg0                                           ; DFS0~reg0                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 697          ;
; Clock Hold: 'SPI_SCK'        ; 0.499 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ; SPI_SCK    ; 0            ;
; Clock Hold: 'FX2_CLK'        ; 0.914 ns  ; 48.00 MHz ( period = 20.833 ns ) ; N/A                              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2   ; FX2_CLK    ; FX2_CLK    ; 0            ;
; Total number of failed paths ;           ;                                  ;                                  ;                                                         ;                                                         ;            ;            ; 3401         ;
+------------------------------+-----------+----------------------------------+----------------------------------+---------------------------------------------------------+---------------------------------------------------------+------------+------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                             ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                        ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                           ;             ;
; Timing Models                                                       ; Final              ;                 ;                           ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                           ;             ;
; fmax Requirement                                                    ; 48 MHz             ;                 ;                           ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                           ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                           ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                           ;             ;
; Number of paths to report                                           ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                           ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                           ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                           ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                           ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                           ;             ;
; Clock Settings                                                      ; BCLK to AK5394A    ;                 ; BCLK                      ;             ;
; Clock Settings                                                      ; CBCLK to TLV320    ;                 ; CBCLK                     ;             ;
; Clock Settings                                                      ; CLK_12MHZ          ;                 ; CLK_12MHZ                 ;             ;
; Clock Settings                                                      ; CLRCLK to TLV320   ;                 ; CLRCLK                    ;             ;
; Clock Settings                                                      ; 48MHz clock        ;                 ; IFCLK                     ;             ;
; Clock Settings                                                      ; LRCLK to AD5394A   ;                 ; LRCLK                     ;             ;
; Clock Settings                                                      ; PCLK_12MHZ         ;                 ; PCLK_12MHZ                ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_17m1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_17m1 ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe9|dffe10a  ; dcfifo_qqj1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe12|dffe13a ; dcfifo_qqj1 ;
+---------------------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                   ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type          ; Fmax Requirement ; Early Latency ; Late Latency ; Based on  ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ; 48MHz clock        ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; CLK_12MHZ       ; CLK_12MHZ          ; User Pin      ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; PCLK_12MHZ      ; PCLK_12MHZ         ; User Pin      ; 12.5 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; BCLK            ; BCLK to AK5394A    ; Internal Node ; 12.29 MHz        ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 1                   ; AUTO   ;              ;
; LRCLK           ; LRCLK to AD5394A   ; Internal Node ; 0.19 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 64                  ; AUTO   ;              ;
; CBCLK           ; CBCLK to TLV320    ; Internal Node ; 3.07 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 4                   ; AUTO   ;              ;
; CLRCLK          ; CLRCLK to TLV320   ; Internal Node ; 0.05 MHz         ; 0.000 ns      ; 0.000 ns     ; CLK_12MHZ ; 1                     ; 256                 ; AUTO   ;              ;
; MCLK_12MHZ      ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; SPI_SCK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin      ; 48.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --        ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+---------------+------------------+---------------+--------------+-----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; -0.075 ns                               ; 47.66 MHz ( period = 20.982 ns )                    ; CCcount[0]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.157 ns                  ; 7.232 ns                ;
; 1.159 ns                                ; 54.01 MHz ( period = 18.514 ns )                    ; CCcount[1]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.156 ns                  ; 5.997 ns                ;
; 1.253 ns                                ; 54.57 MHz ( period = 18.326 ns )                    ; CCcount[5]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.155 ns                  ; 5.902 ns                ;
; 1.943 ns                                ; 59.01 MHz ( period = 16.946 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.159 ns                  ; 5.216 ns                ;
; 2.094 ns                                ; 60.08 MHz ( period = 16.644 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.160 ns                  ; 5.066 ns                ;
; 2.135 ns                                ; 60.38 MHz ( period = 16.562 ns )                    ; LessThan0~1_OTERM217                                                                                                           ; PCC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.745 ns                  ; 5.610 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.047 ns                  ; 2.519 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.047 ns                  ; 2.519 ns                ;
; 2.528 ns                                ; 63.39 MHz ( period = 15.776 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.067 ns                  ; 2.539 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.057 ns                  ; 2.506 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.057 ns                  ; 2.506 ns                ;
; 2.551 ns                                ; 63.57 MHz ( period = 15.730 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.077 ns                  ; 2.526 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.103 ns                  ; 2.535 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.103 ns                  ; 2.535 ns                ;
; 2.568 ns                                ; 63.71 MHz ( period = 15.696 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.123 ns                  ; 2.555 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.076 ns                  ; 2.502 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.076 ns                  ; 2.502 ns                ;
; 2.574 ns                                ; 63.76 MHz ( period = 15.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.096 ns                  ; 2.522 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.106 ns                  ; 2.529 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.106 ns                  ; 2.529 ns                ;
; 2.577 ns                                ; 63.78 MHz ( period = 15.678 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.126 ns                  ; 2.549 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.098 ns                  ; 2.513 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg10 ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg9  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg8  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg7  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg6  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg5  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg4  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg3  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg2  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg1  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg0  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.098 ns                  ; 2.513 ns                ;
; 2.585 ns                                ; 63.85 MHz ( period = 15.662 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_we_reg        ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.118 ns                  ; 2.533 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.093 ns                  ; 2.496 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.093 ns                  ; 2.496 ns                ;
; 2.597 ns                                ; 63.95 MHz ( period = 15.638 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.113 ns                  ; 2.516 ns                ;
; 2.602 ns                                ; 63.99 MHz ( period = 15.628 ns )                    ; CCcount[3]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.158 ns                  ; 4.556 ns                ;
; 2.603 ns                                ; 64.00 MHz ( period = 15.626 ns )                    ; Mux6~12_OTERM221                                                                                                               ; PCC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.745 ns                  ; 5.142 ns                ;
; 2.610 ns                                ; 64.05 MHz ( period = 15.612 ns )                    ; CCcount[4]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.155 ns                  ; 4.545 ns                ;
; 2.666 ns                                ; 64.52 MHz ( period = 15.500 ns )                    ; LessThan0~0_OTERM215                                                                                                           ; PCC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.745 ns                  ; 5.079 ns                ;
; 2.847 ns                                ; 66.06 MHz ( period = 15.138 ns )                    ; CCcount[2]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.157 ns                  ; 4.310 ns                ;
; 2.856 ns                                ; 66.14 MHz ( period = 15.120 ns )                    ; register[10]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.095 ns                  ; 2.239 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.085 ns                  ; 2.058 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10  ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.085 ns                  ; 2.058 ns                ;
; 3.027 ns                                ; 67.67 MHz ( period = 14.778 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg         ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.105 ns                  ; 2.078 ns                ;
; 3.029 ns                                ; 56.17 MHz ( period = 17.804 ns )                    ; loop_counter[1]                                                                                                                ; register[11]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.456 ns                 ; 12.427 ns               ;
; 3.049 ns                                ; 67.87 MHz ( period = 14.734 ns )                    ; LessThan0~1_OTERM217                                                                                                           ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.748 ns                  ; 4.699 ns                ;
; 3.060 ns                                ; 67.97 MHz ( period = 14.712 ns )                    ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.157 ns                  ; 4.097 ns                ;
; 3.065 ns                                ; 56.28 MHz ( period = 17.768 ns )                    ; loop_counter[3]                                                                                                                ; register[11]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.456 ns                 ; 12.391 ns               ;
; 3.102 ns                                ; 56.40 MHz ( period = 17.731 ns )                    ; AD_state[0]                                                                                                                    ; register[0]                                                                                                                                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.478 ns                 ; 12.376 ns               ;
; 3.126 ns                                ; 68.59 MHz ( period = 14.580 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                 ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.158 ns                  ; 4.032 ns                ;
; 3.148 ns                                ; 68.79 MHz ( period = 14.536 ns )                    ; CCcount[5]                                                                                                                     ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.158 ns                  ; 4.010 ns                ;
; 3.195 ns                                ; 69.24 MHz ( period = 14.442 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.158 ns                  ; 3.963 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; register[7]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.093 ns                  ; 1.867 ns                ;
; 3.226 ns                                ; 69.54 MHz ( period = 14.380 ns )                    ; register[14]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.098 ns                  ; 1.872 ns                ;
; 3.229 ns                                ; 69.57 MHz ( period = 14.374 ns )                    ; register[8]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.097 ns                  ; 1.868 ns                ;
; 3.231 ns                                ; 69.59 MHz ( period = 14.370 ns )                    ; register[5]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.070 ns                  ; 1.839 ns                ;
; 3.232 ns                                ; 69.60 MHz ( period = 14.368 ns )                    ; register[6]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.112 ns                  ; 1.880 ns                ;
; 3.237 ns                                ; 69.65 MHz ( period = 14.358 ns )                    ; register[4]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.070 ns                  ; 1.833 ns                ;
; 3.239 ns                                ; 69.67 MHz ( period = 14.354 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                      ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.043 ns                  ; 1.804 ns                ;
; 3.239 ns                                ; 69.67 MHz ( period = 14.354 ns )                    ; register[1]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.108 ns                  ; 1.869 ns                ;
; 3.243 ns                                ; 69.71 MHz ( period = 14.346 ns )                    ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.157 ns                  ; 3.914 ns                ;
; 3.245 ns                                ; 69.73 MHz ( period = 14.342 ns )                    ; register[9]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.098 ns                  ; 1.853 ns                ;
; 3.248 ns                                ; 69.75 MHz ( period = 14.336 ns )                    ; register[15]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.098 ns                  ; 1.850 ns                ;
; 3.258 ns                                ; 69.85 MHz ( period = 14.316 ns )                    ; CCcount[4]                                                                                                                     ; CC~reg0                                                                                                                                                   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.158 ns                  ; 3.900 ns                ;
; 3.259 ns                                ; 69.86 MHz ( period = 14.314 ns )                    ; register[11]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1   ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 5.107 ns                  ; 1.848 ns                ;
; 3.262 ns                                ; 56.91 MHz ( period = 17.571 ns )                    ; loop_counter[5]                                                                                                                ; register[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.437 ns                 ; 12.175 ns               ;
; 3.291 ns                                ; 57.01 MHz ( period = 17.542 ns )                    ; loop_counter[5]                                                                                                                ; register[11]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.456 ns                 ; 12.165 ns               ;
; 3.330 ns                                ; 57.13 MHz ( period = 17.503 ns )                    ; loop_counter[1]                                                                                                                ; register[13]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.459 ns                 ; 12.129 ns               ;
; 3.336 ns                                ; 57.15 MHz ( period = 17.497 ns )                    ; AD_state[2]                                                                                                                    ; register[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.447 ns                 ; 12.111 ns               ;
; 3.366 ns                                ; 57.25 MHz ( period = 17.467 ns )                    ; loop_counter[3]                                                                                                                ; register[13]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.459 ns                 ; 12.093 ns               ;
; 3.382 ns                                ; 57.30 MHz ( period = 17.451 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[1]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.485 ns                 ; 12.103 ns               ;
; 3.395 ns                                ; 57.35 MHz ( period = 17.438 ns )                    ; loop_counter[2]                                                                                                                ; register[11]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.456 ns                 ; 12.061 ns               ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.430 ns                                ; 71.56 MHz ( period = 13.974 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.154 ns                  ; 3.724 ns                ;
; 3.432 ns                                ; 57.47 MHz ( period = 17.401 ns )                    ; loop_counter[4]                                                                                                                ; register[1]                                                                                                                                               ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.437 ns                 ; 12.005 ns               ;
; 3.450 ns                                ; 57.53 MHz ( period = 17.383 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[0]                                                          ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.475 ns                 ; 12.025 ns               ;
; 3.461 ns                                ; 57.56 MHz ( period = 17.372 ns )                    ; loop_counter[4]                                                                                                                ; register[11]                                                                                                                                              ; IFCLK      ; IFCLK    ; 20.833 ns                   ; 15.456 ns                 ; 11.995 ns               ;
; 3.464 ns                                ; 71.92 MHz ( period = 13.904 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; IFCLK      ; IFCLK    ; 10.416 ns                   ; 7.158 ns                  ; 3.694 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10  ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.478 ns                                ; 72.06 MHz ( period = 13.878 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.184 ns                  ; 3.706 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.492 ns                                ; 72.20 MHz ( period = 13.850 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.163 ns                  ; 3.671 ns                ;
; 3.510 ns                                ; 72.39 MHz ( period = 13.814 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.159 ns                  ; 3.649 ns                ;
; 3.510 ns                                ; 72.39 MHz ( period = 13.814 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10   ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.159 ns                  ; 3.649 ns                ;
; 3.510 ns                                ; 72.39 MHz ( period = 13.814 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.159 ns                  ; 3.649 ns                ;
; 3.510 ns                                ; 72.39 MHz ( period = 13.814 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.159 ns                  ; 3.649 ns                ;
; 3.510 ns                                ; 72.39 MHz ( period = 13.814 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.159 ns                  ; 3.649 ns                ;
; 3.510 ns                                ; 72.39 MHz ( period = 13.814 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.159 ns                  ; 3.649 ns                ;
; 3.510 ns                                ; 72.39 MHz ( period = 13.814 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.159 ns                  ; 3.649 ns                ;
; 3.510 ns                                ; 72.39 MHz ( period = 13.814 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4    ; IFCLK      ; IFCLK    ; 10.417 ns                   ; 7.159 ns                  ; 3.649 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                                                                                                                                                        ; From Clock ; To Clock  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+
; 30.475 ns                               ; 48.95 MHz ( period = 20.430 ns )                    ; CCcount[0]                      ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.707 ns                 ; 7.232 ns                ;
; 31.709 ns                               ; 55.67 MHz ( period = 17.962 ns )                    ; CCcount[1]                      ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.706 ns                 ; 5.997 ns                ;
; 31.803 ns                               ; 56.26 MHz ( period = 17.774 ns )                    ; CCcount[5]                      ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.705 ns                 ; 5.902 ns                ;
; 32.493 ns                               ; 61.00 MHz ( period = 16.394 ns )                    ; CCcount[1]                      ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.709 ns                 ; 5.216 ns                ;
; 32.644 ns                               ; 62.14 MHz ( period = 16.092 ns )                    ; CCcount[0]                      ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.710 ns                 ; 5.066 ns                ;
; 32.685 ns                               ; 62.46 MHz ( period = 16.010 ns )                    ; LessThan0~1_OTERM217            ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.295 ns                 ; 5.610 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.597 ns                 ; 2.519 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.597 ns                 ; 2.519 ns                ;
; 33.078 ns                               ; 65.69 MHz ( period = 15.224 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.617 ns                 ; 2.539 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.607 ns                 ; 2.506 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.607 ns                 ; 2.506 ns                ;
; 33.101 ns                               ; 65.88 MHz ( period = 15.178 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.627 ns                 ; 2.526 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.653 ns                 ; 2.535 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.653 ns                 ; 2.535 ns                ;
; 33.118 ns                               ; 66.03 MHz ( period = 15.144 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.673 ns                 ; 2.555 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.626 ns                 ; 2.502 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.626 ns                 ; 2.502 ns                ;
; 33.124 ns                               ; 66.09 MHz ( period = 15.132 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.646 ns                 ; 2.522 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.656 ns                 ; 2.529 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.656 ns                 ; 2.529 ns                ;
; 33.127 ns                               ; 66.11 MHz ( period = 15.126 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.676 ns                 ; 2.549 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.648 ns                 ; 2.513 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg10 ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg9  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg8  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg7  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg6  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg5  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg4  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg1  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.648 ns                 ; 2.513 ns                ;
; 33.135 ns                               ; 66.18 MHz ( period = 15.110 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_we_reg        ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.668 ns                 ; 2.533 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.643 ns                 ; 2.496 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.643 ns                 ; 2.496 ns                ;
; 33.147 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.663 ns                 ; 2.516 ns                ;
; 33.152 ns                               ; 66.33 MHz ( period = 15.076 ns )                    ; CCcount[3]                      ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 4.556 ns                ;
; 33.153 ns                               ; 66.34 MHz ( period = 15.074 ns )                    ; Mux6~12_OTERM221                ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.295 ns                 ; 5.142 ns                ;
; 33.160 ns                               ; 66.40 MHz ( period = 15.060 ns )                    ; CCcount[4]                      ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.705 ns                 ; 4.545 ns                ;
; 33.216 ns                               ; 66.90 MHz ( period = 14.948 ns )                    ; LessThan0~0_OTERM215            ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.295 ns                 ; 5.079 ns                ;
; 33.397 ns                               ; 68.56 MHz ( period = 14.586 ns )                    ; CCcount[2]                      ; PCC~reg0                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.707 ns                 ; 4.310 ns                ;
; 33.406 ns                               ; 68.64 MHz ( period = 14.568 ns )                    ; register[10]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.645 ns                 ; 2.239 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.635 ns                 ; 2.058 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.635 ns                 ; 2.058 ns                ;
; 33.577 ns                               ; 70.29 MHz ( period = 14.226 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg         ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.655 ns                 ; 2.078 ns                ;
; 33.599 ns                               ; 70.51 MHz ( period = 14.182 ns )                    ; LessThan0~1_OTERM217            ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.298 ns                 ; 4.699 ns                ;
; 33.610 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; I2SAudioOut:I2SIQO|bit_count[2] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.707 ns                 ; 4.097 ns                ;
; 33.676 ns                               ; 71.29 MHz ( period = 14.028 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]  ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 4.032 ns                ;
; 33.698 ns                               ; 71.51 MHz ( period = 13.984 ns )                    ; CCcount[5]                      ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 4.010 ns                ;
; 33.745 ns                               ; 71.99 MHz ( period = 13.890 ns )                    ; I2SAudioOut:I2SAO|data[1]       ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.963 ns                ;
; 33.776 ns                               ; 72.32 MHz ( period = 13.828 ns )                    ; register[7]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.643 ns                 ; 1.867 ns                ;
; 33.776 ns                               ; 72.32 MHz ( period = 13.828 ns )                    ; register[14]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.648 ns                 ; 1.872 ns                ;
; 33.779 ns                               ; 72.35 MHz ( period = 13.822 ns )                    ; register[8]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.647 ns                 ; 1.868 ns                ;
; 33.781 ns                               ; 72.37 MHz ( period = 13.818 ns )                    ; register[5]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.620 ns                 ; 1.839 ns                ;
; 33.782 ns                               ; 72.38 MHz ( period = 13.816 ns )                    ; register[6]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.662 ns                 ; 1.880 ns                ;
; 33.787 ns                               ; 72.43 MHz ( period = 13.806 ns )                    ; register[4]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.620 ns                 ; 1.833 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                      ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.593 ns                 ; 1.804 ns                ;
; 33.789 ns                               ; 72.45 MHz ( period = 13.802 ns )                    ; register[1]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.658 ns                 ; 1.869 ns                ;
; 33.793 ns                               ; 72.50 MHz ( period = 13.794 ns )                    ; I2SAudioOut:I2SIQO|bit_count[3] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.707 ns                 ; 3.914 ns                ;
; 33.795 ns                               ; 72.52 MHz ( period = 13.790 ns )                    ; register[9]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.648 ns                 ; 1.853 ns                ;
; 33.798 ns                               ; 72.55 MHz ( period = 13.784 ns )                    ; register[15]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.648 ns                 ; 1.850 ns                ;
; 33.808 ns                               ; 72.65 MHz ( period = 13.764 ns )                    ; CCcount[4]                      ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.900 ns                ;
; 33.809 ns                               ; 72.66 MHz ( period = 13.762 ns )                    ; register[11]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 35.657 ns                 ; 1.848 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 33.979 ns                               ; 74.50 MHz ( period = 13.422 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.703 ns                 ; 3.724 ns                ;
; 34.014 ns                               ; 74.90 MHz ( period = 13.352 ns )                    ; I2SAudioOut:I2SIQO|data[0]      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.694 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.027 ns                               ; 75.04 MHz ( period = 13.326 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.733 ns                 ; 3.706 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.041 ns                               ; 75.20 MHz ( period = 13.298 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.712 ns                 ; 3.671 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.059 ns                               ; 75.40 MHz ( period = 13.262 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0    ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.649 ns                ;
; 34.067 ns                               ; 75.49 MHz ( period = 13.246 ns )                    ; Mux6~12_OTERM221                ; CC~reg0                                                                                                                                                   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 38.298 ns                 ; 4.231 ns                ;
; 34.073 ns                               ; 75.56 MHz ( period = 13.234 ns )                    ; I2SAudioOut:I2SIQO|data[4]      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.708 ns                 ; 3.635 ns                ;
; 34.109 ns                               ; 75.98 MHz ( period = 13.162 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.730 ns                 ; 3.621 ns                ;
; 34.109 ns                               ; 75.98 MHz ( period = 13.162 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10  ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.730 ns                 ; 3.621 ns                ;
; 34.109 ns                               ; 75.98 MHz ( period = 13.162 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.730 ns                 ; 3.621 ns                ;
; 34.109 ns                               ; 75.98 MHz ( period = 13.162 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.730 ns                 ; 3.621 ns                ;
; 34.109 ns                               ; 75.98 MHz ( period = 13.162 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.730 ns                 ; 3.621 ns                ;
; 34.109 ns                               ; 75.98 MHz ( period = 13.162 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.730 ns                 ; 3.621 ns                ;
; 34.109 ns                               ; 75.98 MHz ( period = 13.162 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5   ; CLK_12MHZ  ; CLK_12MHZ ; 40.690 ns                   ; 37.730 ns                 ; 3.621 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                                                                                                                                           ;            ;           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                                                                                                                                                        ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 29.416 ns                               ; 47.24 MHz ( period = 21.168 ns )                    ; CCcount[0]                      ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.648 ns                 ; 7.232 ns                ;
; 30.650 ns                               ; 53.48 MHz ( period = 18.700 ns )                    ; CCcount[1]                      ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.647 ns                 ; 5.997 ns                ;
; 30.744 ns                               ; 54.02 MHz ( period = 18.512 ns )                    ; CCcount[5]                      ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.646 ns                 ; 5.902 ns                ;
; 31.434 ns                               ; 58.37 MHz ( period = 17.132 ns )                    ; CCcount[1]                      ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.650 ns                 ; 5.216 ns                ;
; 31.585 ns                               ; 59.42 MHz ( period = 16.830 ns )                    ; CCcount[0]                      ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.651 ns                 ; 5.066 ns                ;
; 31.626 ns                               ; 59.71 MHz ( period = 16.748 ns )                    ; LessThan0~1_OTERM217            ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.236 ns                 ; 5.610 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.538 ns                 ; 2.519 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.538 ns                 ; 2.519 ns                ;
; 32.019 ns                               ; 62.65 MHz ( period = 15.962 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.558 ns                 ; 2.539 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.548 ns                 ; 2.506 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.548 ns                 ; 2.506 ns                ;
; 32.042 ns                               ; 62.83 MHz ( period = 15.916 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.568 ns                 ; 2.526 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.594 ns                 ; 2.535 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.594 ns                 ; 2.535 ns                ;
; 32.059 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.614 ns                 ; 2.555 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.567 ns                 ; 2.502 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.567 ns                 ; 2.502 ns                ;
; 32.065 ns                               ; 63.01 MHz ( period = 15.870 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.587 ns                 ; 2.522 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.597 ns                 ; 2.529 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.597 ns                 ; 2.529 ns                ;
; 32.068 ns                               ; 63.04 MHz ( period = 15.864 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.617 ns                 ; 2.549 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.589 ns                 ; 2.513 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg10 ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg9  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg8  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg7  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg6  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg5  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg4  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg1  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.589 ns                 ; 2.513 ns                ;
; 32.076 ns                               ; 63.10 MHz ( period = 15.848 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_we_reg        ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.609 ns                 ; 2.533 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.584 ns                 ; 2.496 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.584 ns                 ; 2.496 ns                ;
; 32.088 ns                               ; 63.20 MHz ( period = 15.824 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.604 ns                 ; 2.516 ns                ;
; 32.093 ns                               ; 63.24 MHz ( period = 15.814 ns )                    ; CCcount[3]                      ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 4.556 ns                ;
; 32.094 ns                               ; 63.24 MHz ( period = 15.812 ns )                    ; Mux6~12_OTERM221                ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.236 ns                 ; 5.142 ns                ;
; 32.101 ns                               ; 63.30 MHz ( period = 15.798 ns )                    ; CCcount[4]                      ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.646 ns                 ; 4.545 ns                ;
; 32.157 ns                               ; 63.75 MHz ( period = 15.686 ns )                    ; LessThan0~0_OTERM215            ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.236 ns                 ; 5.079 ns                ;
; 32.338 ns                               ; 65.26 MHz ( period = 15.324 ns )                    ; CCcount[2]                      ; PCC~reg0                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.648 ns                 ; 4.310 ns                ;
; 32.347 ns                               ; 65.33 MHz ( period = 15.306 ns )                    ; register[10]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.586 ns                 ; 2.239 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.576 ns                 ; 2.058 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.576 ns                 ; 2.058 ns                ;
; 32.518 ns                               ; 66.83 MHz ( period = 14.964 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg         ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.596 ns                 ; 2.078 ns                ;
; 32.540 ns                               ; 67.02 MHz ( period = 14.920 ns )                    ; LessThan0~1_OTERM217            ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.239 ns                 ; 4.699 ns                ;
; 32.551 ns                               ; 67.12 MHz ( period = 14.898 ns )                    ; I2SAudioOut:I2SIQO|bit_count[2] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.648 ns                 ; 4.097 ns                ;
; 32.617 ns                               ; 67.72 MHz ( period = 14.766 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]  ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 4.032 ns                ;
; 32.639 ns                               ; 67.93 MHz ( period = 14.722 ns )                    ; CCcount[5]                      ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 4.010 ns                ;
; 32.686 ns                               ; 68.36 MHz ( period = 14.628 ns )                    ; I2SAudioOut:I2SAO|data[1]       ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.963 ns                ;
; 32.717 ns                               ; 68.65 MHz ( period = 14.566 ns )                    ; register[7]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.584 ns                 ; 1.867 ns                ;
; 32.717 ns                               ; 68.65 MHz ( period = 14.566 ns )                    ; register[14]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.589 ns                 ; 1.872 ns                ;
; 32.720 ns                               ; 68.68 MHz ( period = 14.560 ns )                    ; register[8]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.588 ns                 ; 1.868 ns                ;
; 32.722 ns                               ; 68.70 MHz ( period = 14.556 ns )                    ; register[5]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.561 ns                 ; 1.839 ns                ;
; 32.723 ns                               ; 68.71 MHz ( period = 14.554 ns )                    ; register[6]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.603 ns                 ; 1.880 ns                ;
; 32.728 ns                               ; 68.76 MHz ( period = 14.544 ns )                    ; register[4]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.561 ns                 ; 1.833 ns                ;
; 32.730 ns                               ; 68.78 MHz ( period = 14.540 ns )                    ; Tx_fifo_enable                  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.534 ns                 ; 1.804 ns                ;
; 32.730 ns                               ; 68.78 MHz ( period = 14.540 ns )                    ; register[1]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.599 ns                 ; 1.869 ns                ;
; 32.734 ns                               ; 68.81 MHz ( period = 14.532 ns )                    ; I2SAudioOut:I2SIQO|bit_count[3] ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.648 ns                 ; 3.914 ns                ;
; 32.736 ns                               ; 68.83 MHz ( period = 14.528 ns )                    ; register[9]                     ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.589 ns                 ; 1.853 ns                ;
; 32.739 ns                               ; 68.86 MHz ( period = 14.522 ns )                    ; register[15]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.589 ns                 ; 1.850 ns                ;
; 32.749 ns                               ; 68.96 MHz ( period = 14.502 ns )                    ; CCcount[4]                      ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.900 ns                ;
; 32.750 ns                               ; 68.97 MHz ( period = 14.500 ns )                    ; register[11]                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 34.598 ns                 ; 1.848 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.920 ns                               ; 70.62 MHz ( period = 14.160 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.644 ns                 ; 3.724 ns                ;
; 32.955 ns                               ; 70.97 MHz ( period = 14.090 ns )                    ; I2SAudioOut:I2SIQO|data[0]      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.694 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.968 ns                               ; 71.10 MHz ( period = 14.064 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.674 ns                 ; 3.706 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 32.982 ns                               ; 71.25 MHz ( period = 14.036 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.653 ns                 ; 3.671 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg3    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg2    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg1    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.000 ns                               ; 71.43 MHz ( period = 14.000 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg0    ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.649 ns                ;
; 33.008 ns                               ; 71.51 MHz ( period = 13.984 ns )                    ; Mux6~12_OTERM221                ; CC~reg0                                                                                                                                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 37.239 ns                 ; 4.231 ns                ;
; 33.014 ns                               ; 71.57 MHz ( period = 13.972 ns )                    ; I2SAudioOut:I2SIQO|data[4]      ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.649 ns                 ; 3.635 ns                ;
; 33.050 ns                               ; 71.94 MHz ( period = 13.900 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg11  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.671 ns                 ; 3.621 ns                ;
; 33.050 ns                               ; 71.94 MHz ( period = 13.900 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg10  ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.671 ns                 ; 3.621 ns                ;
; 33.050 ns                               ; 71.94 MHz ( period = 13.900 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg9   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.671 ns                 ; 3.621 ns                ;
; 33.050 ns                               ; 71.94 MHz ( period = 13.900 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg8   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.671 ns                 ; 3.621 ns                ;
; 33.050 ns                               ; 71.94 MHz ( period = 13.900 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg7   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.671 ns                 ; 3.621 ns                ;
; 33.050 ns                               ; 71.94 MHz ( period = 13.900 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg6   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.671 ns                 ; 3.621 ns                ;
; 33.050 ns                               ; 71.94 MHz ( period = 13.900 ns )                    ; fifo_enable                     ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a10~porta_address_reg5   ; PCLK_12MHZ ; PCLK_12MHZ ; 40.000 ns                   ; 36.671 ns                 ; 3.621 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                                                                                                                                           ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                           ; To                                                                                                                                                        ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 0.260 ns                                ; 49.23 MHz ( period = 20.312 ns )                    ; CCcount[0]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.492 ns                  ; 7.232 ns                ;
; 1.494 ns                                ; 56.04 MHz ( period = 17.844 ns )                    ; CCcount[1]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.491 ns                  ; 5.997 ns                ;
; 1.588 ns                                ; 56.64 MHz ( period = 17.656 ns )                    ; CCcount[5]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.490 ns                  ; 5.902 ns                ;
; 2.278 ns                                ; 61.44 MHz ( period = 16.276 ns )                    ; CCcount[1]                                                                                                                     ; CC~reg0                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.494 ns                  ; 5.216 ns                ;
; 2.429 ns                                ; 62.60 MHz ( period = 15.974 ns )                    ; CCcount[0]                                                                                                                     ; CC~reg0                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.495 ns                  ; 5.066 ns                ;
; 2.470 ns                                ; 62.92 MHz ( period = 15.892 ns )                    ; LessThan0~1_OTERM217                                                                                                           ; PCC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.080 ns                  ; 5.610 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.382 ns                  ; 2.519 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.382 ns                  ; 2.519 ns                ;
; 2.863 ns                                ; 66.20 MHz ( period = 15.106 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.402 ns                  ; 2.539 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.392 ns                  ; 2.506 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.392 ns                  ; 2.506 ns                ;
; 2.886 ns                                ; 66.40 MHz ( period = 15.060 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.412 ns                  ; 2.526 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.438 ns                  ; 2.535 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.438 ns                  ; 2.535 ns                ;
; 2.903 ns                                ; 66.55 MHz ( period = 15.026 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.458 ns                  ; 2.555 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.411 ns                  ; 2.502 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.411 ns                  ; 2.502 ns                ;
; 2.909 ns                                ; 66.60 MHz ( period = 15.014 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.431 ns                  ; 2.522 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.441 ns                  ; 2.529 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.441 ns                  ; 2.529 ns                ;
; 2.912 ns                                ; 66.63 MHz ( period = 15.008 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.461 ns                  ; 2.549 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.433 ns                  ; 2.513 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg10 ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg9  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg8  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg7  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg6  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg5  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg4  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg1  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_address_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.433 ns                  ; 2.513 ns                ;
; 2.920 ns                                ; 66.70 MHz ( period = 14.992 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_we_reg        ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.453 ns                  ; 2.533 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.428 ns                  ; 2.496 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.428 ns                  ; 2.496 ns                ;
; 2.932 ns                                ; 66.81 MHz ( period = 14.968 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.448 ns                  ; 2.516 ns                ;
; 2.937 ns                                ; 66.85 MHz ( period = 14.958 ns )                    ; CCcount[3]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.493 ns                  ; 4.556 ns                ;
; 2.938 ns                                ; 66.86 MHz ( period = 14.956 ns )                    ; Mux6~12_OTERM221                                                                                                               ; PCC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.080 ns                  ; 5.142 ns                ;
; 2.945 ns                                ; 66.93 MHz ( period = 14.942 ns )                    ; CCcount[4]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.490 ns                  ; 4.545 ns                ;
; 3.001 ns                                ; 67.43 MHz ( period = 14.830 ns )                    ; LessThan0~0_OTERM215                                                                                                           ; PCC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.080 ns                  ; 5.079 ns                ;
; 3.182 ns                                ; 69.12 MHz ( period = 14.468 ns )                    ; CCcount[2]                                                                                                                     ; PCC~reg0                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.492 ns                  ; 4.310 ns                ;
; 3.191 ns                                ; 69.20 MHz ( period = 14.450 ns )                    ; register[10]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.430 ns                  ; 2.239 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.420 ns                  ; 2.058 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.420 ns                  ; 2.058 ns                ;
; 3.362 ns                                ; 70.88 MHz ( period = 14.108 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_we_reg         ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.440 ns                  ; 2.078 ns                ;
; 3.364 ns                                ; 57.24 MHz ( period = 17.469 ns )                    ; loop_counter[1]                                                                                                                ; register[11]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.791 ns                 ; 12.427 ns               ;
; 3.384 ns                                ; 71.10 MHz ( period = 14.064 ns )                    ; LessThan0~1_OTERM217                                                                                                           ; CC~reg0                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 8.083 ns                  ; 4.699 ns                ;
; 3.395 ns                                ; 71.21 MHz ( period = 14.042 ns )                    ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.492 ns                  ; 4.097 ns                ;
; 3.400 ns                                ; 57.36 MHz ( period = 17.433 ns )                    ; loop_counter[3]                                                                                                                ; register[11]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.791 ns                 ; 12.391 ns               ;
; 3.437 ns                                ; 57.48 MHz ( period = 17.396 ns )                    ; AD_state[0]                                                                                                                    ; register[0]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.813 ns                 ; 12.376 ns               ;
; 3.461 ns                                ; 71.89 MHz ( period = 13.910 ns )                    ; I2SAudioOut:I2SAO|bit_count[3]                                                                                                 ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.493 ns                  ; 4.032 ns                ;
; 3.483 ns                                ; 72.12 MHz ( period = 13.866 ns )                    ; CCcount[5]                                                                                                                     ; CC~reg0                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.493 ns                  ; 4.010 ns                ;
; 3.530 ns                                ; 72.61 MHz ( period = 13.772 ns )                    ; I2SAudioOut:I2SAO|data[1]                                                                                                      ; I2SAudioOut:I2SAO|outbit_o                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.493 ns                  ; 3.963 ns                ;
; 3.561 ns                                ; 72.94 MHz ( period = 13.710 ns )                    ; register[7]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.428 ns                  ; 1.867 ns                ;
; 3.561 ns                                ; 72.94 MHz ( period = 13.710 ns )                    ; register[14]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.433 ns                  ; 1.872 ns                ;
; 3.564 ns                                ; 72.97 MHz ( period = 13.704 ns )                    ; register[8]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.432 ns                  ; 1.868 ns                ;
; 3.566 ns                                ; 72.99 MHz ( period = 13.700 ns )                    ; register[5]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.405 ns                  ; 1.839 ns                ;
; 3.567 ns                                ; 73.00 MHz ( period = 13.698 ns )                    ; register[6]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.447 ns                  ; 1.880 ns                ;
; 3.572 ns                                ; 73.06 MHz ( period = 13.688 ns )                    ; register[4]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.405 ns                  ; 1.833 ns                ;
; 3.574 ns                                ; 73.08 MHz ( period = 13.684 ns )                    ; Tx_fifo_enable                                                                                                                 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.378 ns                  ; 1.804 ns                ;
; 3.574 ns                                ; 73.08 MHz ( period = 13.684 ns )                    ; register[1]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.443 ns                  ; 1.869 ns                ;
; 3.578 ns                                ; 73.12 MHz ( period = 13.676 ns )                    ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.492 ns                  ; 3.914 ns                ;
; 3.580 ns                                ; 73.14 MHz ( period = 13.672 ns )                    ; register[9]                                                                                                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.433 ns                  ; 1.853 ns                ;
; 3.583 ns                                ; 73.17 MHz ( period = 13.666 ns )                    ; register[15]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.433 ns                  ; 1.850 ns                ;
; 3.593 ns                                ; 73.28 MHz ( period = 13.646 ns )                    ; CCcount[4]                                                                                                                     ; CC~reg0                                                                                                                                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.493 ns                  ; 3.900 ns                ;
; 3.594 ns                                ; 73.29 MHz ( period = 13.644 ns )                    ; register[11]                                                                                                                   ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 5.442 ns                  ; 1.848 ns                ;
; 3.597 ns                                ; 58.02 MHz ( period = 17.236 ns )                    ; loop_counter[5]                                                                                                                ; register[1]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.772 ns                 ; 12.175 ns               ;
; 3.626 ns                                ; 58.12 MHz ( period = 17.207 ns )                    ; loop_counter[5]                                                                                                                ; register[11]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.791 ns                 ; 12.165 ns               ;
; 3.665 ns                                ; 58.25 MHz ( period = 17.168 ns )                    ; loop_counter[1]                                                                                                                ; register[13]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.794 ns                 ; 12.129 ns               ;
; 3.671 ns                                ; 58.27 MHz ( period = 17.162 ns )                    ; AD_state[2]                                                                                                                    ; register[1]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.782 ns                 ; 12.111 ns               ;
; 3.701 ns                                ; 58.37 MHz ( period = 17.132 ns )                    ; loop_counter[3]                                                                                                                ; register[13]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.794 ns                 ; 12.093 ns               ;
; 3.717 ns                                ; 58.42 MHz ( period = 17.116 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[1]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.820 ns                 ; 12.103 ns               ;
; 3.730 ns                                ; 58.47 MHz ( period = 17.103 ns )                    ; loop_counter[2]                                                                                                                ; register[11]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.791 ns                 ; 12.061 ns               ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg11   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.765 ns                                ; 75.17 MHz ( period = 13.304 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a7~porta_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.489 ns                  ; 3.724 ns                ;
; 3.767 ns                                ; 58.60 MHz ( period = 17.066 ns )                    ; loop_counter[4]                                                                                                                ; register[1]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.772 ns                 ; 12.005 ns               ;
; 3.785 ns                                ; 58.66 MHz ( period = 17.048 ns )                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7] ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[0]                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.810 ns                 ; 12.025 ns               ;
; 3.796 ns                                ; 58.70 MHz ( period = 17.037 ns )                    ; loop_counter[4]                                                                                                                ; register[11]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 20.833 ns                   ; 15.791 ns                 ; 11.995 ns               ;
; 3.799 ns                                ; 75.56 MHz ( period = 13.234 ns )                    ; I2SAudioOut:I2SIQO|data[0]                                                                                                     ; I2SAudioOut:I2SIQO|outbit_o                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 10.416 ns                   ; 7.493 ns                  ; 3.694 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg11  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg10  ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg9   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg8   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg7   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg6   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg5   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg4   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg3   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg2   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg1   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.813 ns                                ; 75.71 MHz ( period = 13.208 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a11~porta_address_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.519 ns                  ; 3.706 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg11   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg3    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg2    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg1    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.827 ns                                ; 75.87 MHz ( period = 13.180 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~porta_address_reg0    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.498 ns                  ; 3.671 ns                ;
; 3.845 ns                                ; 76.08 MHz ( period = 13.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg11   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.494 ns                  ; 3.649 ns                ;
; 3.845 ns                                ; 76.08 MHz ( period = 13.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg10   ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.494 ns                  ; 3.649 ns                ;
; 3.845 ns                                ; 76.08 MHz ( period = 13.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg9    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.494 ns                  ; 3.649 ns                ;
; 3.845 ns                                ; 76.08 MHz ( period = 13.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg8    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.494 ns                  ; 3.649 ns                ;
; 3.845 ns                                ; 76.08 MHz ( period = 13.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg7    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.494 ns                  ; 3.649 ns                ;
; 3.845 ns                                ; 76.08 MHz ( period = 13.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg6    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.494 ns                  ; 3.649 ns                ;
; 3.845 ns                                ; 76.08 MHz ( period = 13.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg5    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.494 ns                  ; 3.649 ns                ;
; 3.845 ns                                ; 76.08 MHz ( period = 13.144 ns )                    ; fifo_enable                                                                                                                    ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a5~porta_address_reg4    ; MCLK_12MHZ ; MCLK_12MHZ ; 10.417 ns                   ; 7.494 ns                  ; 3.649 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                ;                                                                                                                                                           ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SPI_SCK'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 13.006 ns                               ; 127.76 MHz ( period = 7.827 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 8.247 ns                ;
; 13.025 ns                               ; 128.07 MHz ( period = 7.808 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 8.228 ns                ;
; 13.333 ns                               ; 133.33 MHz ( period = 7.500 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.920 ns                ;
; 13.335 ns                               ; 133.37 MHz ( period = 7.498 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.918 ns                ;
; 13.342 ns                               ; 133.49 MHz ( period = 7.491 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.911 ns                ;
; 13.353 ns                               ; 133.69 MHz ( period = 7.480 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.900 ns                ;
; 13.355 ns                               ; 133.73 MHz ( period = 7.478 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.898 ns                ;
; 13.394 ns                               ; 134.43 MHz ( period = 7.439 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.859 ns                ;
; 13.419 ns                               ; 134.88 MHz ( period = 7.414 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.834 ns                ;
; 13.643 ns                               ; 139.08 MHz ( period = 7.190 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.610 ns                ;
; 13.728 ns                               ; 140.75 MHz ( period = 7.105 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.525 ns                ;
; 13.740 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.513 ns                ;
; 13.740 ns                               ; 140.98 MHz ( period = 7.093 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.513 ns                ;
; 13.752 ns                               ; 141.22 MHz ( period = 7.081 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.501 ns                ;
; 13.781 ns                               ; 141.80 MHz ( period = 7.052 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.472 ns                ;
; 13.850 ns                               ; 143.20 MHz ( period = 6.983 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.403 ns                ;
; 14.019 ns                               ; 146.76 MHz ( period = 6.814 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.234 ns                ;
; 14.045 ns                               ; 147.32 MHz ( period = 6.788 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.208 ns                ;
; 14.061 ns                               ; 147.67 MHz ( period = 6.772 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.192 ns                ;
; 14.073 ns                               ; 147.93 MHz ( period = 6.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.180 ns                ;
; 14.073 ns                               ; 147.93 MHz ( period = 6.760 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.180 ns                ;
; 14.092 ns                               ; 148.35 MHz ( period = 6.741 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.161 ns                ;
; 14.108 ns                               ; 148.70 MHz ( period = 6.725 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.145 ns                ;
; 14.110 ns                               ; 148.74 MHz ( period = 6.723 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.143 ns                ;
; 14.117 ns                               ; 148.90 MHz ( period = 6.716 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.136 ns                ;
; 14.128 ns                               ; 149.14 MHz ( period = 6.705 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.125 ns                ;
; 14.130 ns                               ; 149.19 MHz ( period = 6.703 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.123 ns                ;
; 14.183 ns                               ; 150.38 MHz ( period = 6.650 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.070 ns                ;
; 14.189 ns                               ; 150.51 MHz ( period = 6.644 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.064 ns                ;
; 14.193 ns                               ; 150.60 MHz ( period = 6.640 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 7.060 ns                ;
; 14.339 ns                               ; 153.99 MHz ( period = 6.494 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.914 ns                ;
; 14.378 ns                               ; 154.92 MHz ( period = 6.455 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.875 ns                ;
; 14.401 ns                               ; 155.47 MHz ( period = 6.432 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.852 ns                ;
; 14.413 ns                               ; 155.76 MHz ( period = 6.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.840 ns                ;
; 14.413 ns                               ; 155.76 MHz ( period = 6.420 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.840 ns                ;
; 14.522 ns                               ; 158.45 MHz ( period = 6.311 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.731 ns                ;
; 14.523 ns                               ; 158.48 MHz ( period = 6.310 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.730 ns                ;
; 14.526 ns                               ; 158.55 MHz ( period = 6.307 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.727 ns                ;
; 14.648 ns                               ; 161.68 MHz ( period = 6.185 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.605 ns                ;
; 14.660 ns                               ; 162.00 MHz ( period = 6.173 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.593 ns                ;
; 14.660 ns                               ; 162.00 MHz ( period = 6.173 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.593 ns                ;
; 14.718 ns                               ; 163.53 MHz ( period = 6.115 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.535 ns                ;
; 14.770 ns                               ; 164.93 MHz ( period = 6.063 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.483 ns                ;
; 14.862 ns                               ; 167.48 MHz ( period = 5.971 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.391 ns                ;
; 14.866 ns                               ; 167.59 MHz ( period = 5.967 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.387 ns                ;
; 14.965 ns                               ; 170.42 MHz ( period = 5.868 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.288 ns                ;
; 15.109 ns                               ; 174.70 MHz ( period = 5.724 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.144 ns                ;
; 15.113 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.253 ns                 ; 6.140 ns                ;
; 15.305 ns                               ; 180.90 MHz ( period = 5.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 6.279 ns                ;
; 15.305 ns                               ; 180.90 MHz ( period = 5.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 6.279 ns                ;
; 15.305 ns                               ; 180.90 MHz ( period = 5.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 6.279 ns                ;
; 15.305 ns                               ; 180.90 MHz ( period = 5.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 6.279 ns                ;
; 15.305 ns                               ; 180.90 MHz ( period = 5.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 6.279 ns                ;
; 15.305 ns                               ; 180.90 MHz ( period = 5.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 6.279 ns                ;
; 15.305 ns                               ; 180.90 MHz ( period = 5.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 6.279 ns                ;
; 15.305 ns                               ; 180.90 MHz ( period = 5.528 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 6.279 ns                ;
; 15.675 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.909 ns                ;
; 15.675 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.909 ns                ;
; 15.675 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.909 ns                ;
; 15.675 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.909 ns                ;
; 15.675 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.909 ns                ;
; 15.675 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.909 ns                ;
; 15.675 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.909 ns                ;
; 15.675 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.909 ns                ;
; 15.835 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.749 ns                ;
; 15.835 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.749 ns                ;
; 15.835 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.749 ns                ;
; 15.835 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.749 ns                ;
; 15.835 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.749 ns                ;
; 15.835 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.749 ns                ;
; 15.835 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.749 ns                ;
; 15.835 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.749 ns                ;
; 15.963 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.621 ns                ;
; 15.963 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.621 ns                ;
; 15.963 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.621 ns                ;
; 15.963 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.621 ns                ;
; 15.963 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.621 ns                ;
; 15.963 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.621 ns                ;
; 15.963 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.621 ns                ;
; 15.963 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.621 ns                ;
; 16.008 ns                               ; 207.25 MHz ( period = 4.825 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.576 ns                ;
; 16.008 ns                               ; 207.25 MHz ( period = 4.825 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.576 ns                ;
; 16.008 ns                               ; 207.25 MHz ( period = 4.825 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.576 ns                ;
; 16.008 ns                               ; 207.25 MHz ( period = 4.825 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.576 ns                ;
; 16.008 ns                               ; 207.25 MHz ( period = 4.825 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.576 ns                ;
; 16.008 ns                               ; 207.25 MHz ( period = 4.825 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.576 ns                ;
; 16.008 ns                               ; 207.25 MHz ( period = 4.825 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.576 ns                ;
; 16.008 ns                               ; 207.25 MHz ( period = 4.825 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.576 ns                ;
; 16.114 ns                               ; 211.91 MHz ( period = 4.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.470 ns                ;
; 16.114 ns                               ; 211.91 MHz ( period = 4.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.470 ns                ;
; 16.114 ns                               ; 211.91 MHz ( period = 4.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.470 ns                ;
; 16.114 ns                               ; 211.91 MHz ( period = 4.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.470 ns                ;
; 16.114 ns                               ; 211.91 MHz ( period = 4.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.470 ns                ;
; 16.114 ns                               ; 211.91 MHz ( period = 4.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.470 ns                ;
; 16.114 ns                               ; 211.91 MHz ( period = 4.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.470 ns                ;
; 16.114 ns                               ; 211.91 MHz ( period = 4.719 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.470 ns                ;
; 16.229 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.355 ns                ;
; 16.229 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.355 ns                ;
; 16.229 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.355 ns                ;
; 16.229 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.355 ns                ;
; 16.229 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.355 ns                ;
; 16.229 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.355 ns                ;
; 16.229 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.355 ns                ;
; 16.229 ns                               ; 217.20 MHz ( period = 4.604 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.355 ns                ;
; 16.389 ns                               ; 225.02 MHz ( period = 4.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.195 ns                ;
; 16.389 ns                               ; 225.02 MHz ( period = 4.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.195 ns                ;
; 16.389 ns                               ; 225.02 MHz ( period = 4.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.195 ns                ;
; 16.389 ns                               ; 225.02 MHz ( period = 4.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.195 ns                ;
; 16.389 ns                               ; 225.02 MHz ( period = 4.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.195 ns                ;
; 16.389 ns                               ; 225.02 MHz ( period = 4.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.195 ns                ;
; 16.389 ns                               ; 225.02 MHz ( period = 4.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.195 ns                ;
; 16.389 ns                               ; 225.02 MHz ( period = 4.444 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 5.195 ns                ;
; 16.471 ns                               ; 229.25 MHz ( period = 4.362 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 4.098 ns                ;
; 16.650 ns                               ; 239.06 MHz ( period = 4.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 4.934 ns                ;
; 16.650 ns                               ; 239.06 MHz ( period = 4.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 4.934 ns                ;
; 16.650 ns                               ; 239.06 MHz ( period = 4.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 4.934 ns                ;
; 16.650 ns                               ; 239.06 MHz ( period = 4.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 4.934 ns                ;
; 16.650 ns                               ; 239.06 MHz ( period = 4.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 4.934 ns                ;
; 16.650 ns                               ; 239.06 MHz ( period = 4.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 4.934 ns                ;
; 16.650 ns                               ; 239.06 MHz ( period = 4.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 4.934 ns                ;
; 16.650 ns                               ; 239.06 MHz ( period = 4.183 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 21.584 ns                 ; 4.934 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 4.139 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 4.139 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 4.139 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 4.139 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 4.139 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 4.139 ns                ;
; 16.761 ns                               ; 245.58 MHz ( period = 4.072 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 4.139 ns                ;
; 16.841 ns                               ; 250.50 MHz ( period = 3.992 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.728 ns                ;
; 16.950 ns                               ; 257.53 MHz ( period = 3.883 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.619 ns                ;
; 16.982 ns                               ; 259.67 MHz ( period = 3.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.918 ns                ;
; 16.982 ns                               ; 259.67 MHz ( period = 3.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.918 ns                ;
; 16.982 ns                               ; 259.67 MHz ( period = 3.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.918 ns                ;
; 16.982 ns                               ; 259.67 MHz ( period = 3.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.918 ns                ;
; 16.982 ns                               ; 259.67 MHz ( period = 3.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.918 ns                ;
; 16.982 ns                               ; 259.67 MHz ( period = 3.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.918 ns                ;
; 16.982 ns                               ; 259.67 MHz ( period = 3.851 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.918 ns                ;
; 17.001 ns                               ; 260.96 MHz ( period = 3.832 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.568 ns                ;
; 17.131 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.769 ns                ;
; 17.131 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.769 ns                ;
; 17.131 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.769 ns                ;
; 17.131 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.769 ns                ;
; 17.131 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.769 ns                ;
; 17.131 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.769 ns                ;
; 17.131 ns                               ; 270.12 MHz ( period = 3.702 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.769 ns                ;
; 17.133 ns                               ; 270.27 MHz ( period = 3.700 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.767 ns                ;
; 17.133 ns                               ; 270.27 MHz ( period = 3.700 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.767 ns                ;
; 17.133 ns                               ; 270.27 MHz ( period = 3.700 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.767 ns                ;
; 17.133 ns                               ; 270.27 MHz ( period = 3.700 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.767 ns                ;
; 17.133 ns                               ; 270.27 MHz ( period = 3.700 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.767 ns                ;
; 17.133 ns                               ; 270.27 MHz ( period = 3.700 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.767 ns                ;
; 17.133 ns                               ; 270.27 MHz ( period = 3.700 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.767 ns                ;
; 17.174 ns                               ; 273.30 MHz ( period = 3.659 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.395 ns                ;
; 17.248 ns                               ; 278.94 MHz ( period = 3.585 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.652 ns                ;
; 17.248 ns                               ; 278.94 MHz ( period = 3.585 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.652 ns                ;
; 17.248 ns                               ; 278.94 MHz ( period = 3.585 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.652 ns                ;
; 17.248 ns                               ; 278.94 MHz ( period = 3.585 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.652 ns                ;
; 17.248 ns                               ; 278.94 MHz ( period = 3.585 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.652 ns                ;
; 17.248 ns                               ; 278.94 MHz ( period = 3.585 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.652 ns                ;
; 17.248 ns                               ; 278.94 MHz ( period = 3.585 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.652 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.609 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.609 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.609 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.609 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.609 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.609 ns                ;
; 17.291 ns                               ; 282.33 MHz ( period = 3.542 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.609 ns                ;
; 17.320 ns                               ; 284.66 MHz ( period = 3.513 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.249 ns                ;
; 17.348 ns                               ; 286.94 MHz ( period = 3.485 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.221 ns                ;
; 17.408 ns                               ; 291.97 MHz ( period = 3.425 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.492 ns                ;
; 17.408 ns                               ; 291.97 MHz ( period = 3.425 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.492 ns                ;
; 17.408 ns                               ; 291.97 MHz ( period = 3.425 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.492 ns                ;
; 17.408 ns                               ; 291.97 MHz ( period = 3.425 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.492 ns                ;
; 17.408 ns                               ; 291.97 MHz ( period = 3.425 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.492 ns                ;
; 17.408 ns                               ; 291.97 MHz ( period = 3.425 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.492 ns                ;
; 17.408 ns                               ; 291.97 MHz ( period = 3.425 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.492 ns                ;
; 17.464 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.436 ns                ;
; 17.464 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.436 ns                ;
; 17.464 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.436 ns                ;
; 17.464 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.436 ns                ;
; 17.464 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.436 ns                ;
; 17.464 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.436 ns                ;
; 17.464 ns                               ; 296.82 MHz ( period = 3.369 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 3.436 ns                ;
; 17.480 ns                               ; 298.24 MHz ( period = 3.353 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.089 ns                ;
; 17.517 ns                               ; 301.57 MHz ( period = 3.316 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 3.052 ns                ;
; 17.622 ns                               ; 311.43 MHz ( period = 3.211 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.947 ns                ;
; 17.653 ns                               ; 314.47 MHz ( period = 3.180 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.916 ns                ;
; 17.725 ns                               ; 321.75 MHz ( period = 3.108 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.844 ns                ;
; 17.779 ns                               ; 327.44 MHz ( period = 3.054 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.790 ns                ;
; 17.864 ns                               ; 336.81 MHz ( period = 2.969 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.705 ns                ;
; 17.942 ns                               ; 345.90 MHz ( period = 2.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 2.958 ns                ;
; 17.942 ns                               ; 345.90 MHz ( period = 2.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 2.958 ns                ;
; 17.942 ns                               ; 345.90 MHz ( period = 2.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 2.958 ns                ;
; 17.942 ns                               ; 345.90 MHz ( period = 2.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 2.958 ns                ;
; 17.942 ns                               ; 345.90 MHz ( period = 2.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 2.958 ns                ;
; 17.942 ns                               ; 345.90 MHz ( period = 2.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 2.958 ns                ;
; 17.942 ns                               ; 345.90 MHz ( period = 2.891 ns )                    ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.900 ns                 ; 2.958 ns                ;
; 18.085 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.484 ns                ;
; 18.129 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.440 ns                ;
; 18.137 ns                               ; Restricted to 360.1 MHz ( period = 2.78 ns )        ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 20.833 ns                   ; 20.569 ns                 ; 2.432 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                              ;                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                                                                                 ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                          ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 17.111 ns ; 268.67 MHz ( period = 3.722 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.572 ns                 ; 3.461 ns                ;
; 17.111 ns ; 268.67 MHz ( period = 3.722 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.572 ns                 ; 3.461 ns                ;
; 17.462 ns ; 296.65 MHz ( period = 3.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.109 ns                ;
; 17.462 ns ; 296.65 MHz ( period = 3.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.109 ns                ;
; 17.462 ns ; 296.65 MHz ( period = 3.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.109 ns                ;
; 17.462 ns ; 296.65 MHz ( period = 3.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.109 ns                ;
; 17.462 ns ; 296.65 MHz ( period = 3.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.109 ns                ;
; 17.462 ns ; 296.65 MHz ( period = 3.371 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.109 ns                ;
; 17.501 ns ; 300.12 MHz ( period = 3.332 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.070 ns                ;
; 17.501 ns ; 300.12 MHz ( period = 3.332 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.070 ns                ;
; 17.501 ns ; 300.12 MHz ( period = 3.332 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.070 ns                ;
; 17.501 ns ; 300.12 MHz ( period = 3.332 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.070 ns                ;
; 17.501 ns ; 300.12 MHz ( period = 3.332 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.070 ns                ;
; 17.501 ns ; 300.12 MHz ( period = 3.332 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 3.070 ns                ;
; 17.694 ns ; 318.57 MHz ( period = 3.139 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.572 ns                 ; 2.878 ns                ;
; 17.694 ns ; 318.57 MHz ( period = 3.139 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.572 ns                 ; 2.878 ns                ;
; 17.837 ns ; 333.78 MHz ( period = 2.996 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.732 ns                ;
; 17.837 ns ; 333.78 MHz ( period = 2.996 ns )              ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.732 ns                ;
; 18.045 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.526 ns                ;
; 18.045 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.526 ns                ;
; 18.045 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.526 ns                ;
; 18.045 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.526 ns                ;
; 18.045 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.526 ns                ;
; 18.045 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.526 ns                ;
; 18.084 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.487 ns                ;
; 18.084 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.487 ns                ;
; 18.084 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.487 ns                ;
; 18.084 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.487 ns                ;
; 18.084 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.487 ns                ;
; 18.084 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.571 ns                 ; 2.487 ns                ;
; 18.420 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.149 ns                ;
; 18.420 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 2.149 ns                ;
; 19.653 ns ; Restricted to 340.02 MHz ( period = 2.94 ns ) ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 20.833 ns                   ; 20.569 ns                 ; 0.916 ns                ;
+-----------+-----------------------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                                                                                                       ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -6.847 ns                               ; division:division_phoenix|quotient[12]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.148 ns                  ; 4.301 ns                 ;
; -6.805 ns                               ; division:division_phoenix|quotient[9]                                                                                                                   ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.117 ns                  ; 4.312 ns                 ;
; -6.661 ns                               ; division:division_phoenix|quotient[16]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.117 ns                  ; 4.456 ns                 ;
; -6.648 ns                               ; division:division_phoenix|quotient[20]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.117 ns                  ; 4.469 ns                 ;
; -6.611 ns                               ; division:division_phoenix|quotient[17]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.117 ns                  ; 4.506 ns                 ;
; -6.561 ns                               ; division:division_phoenix|quotient[7]                                                                                                                   ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.106 ns                  ; 4.545 ns                 ;
; -6.454 ns                               ; division:division_phoenix|quotient[13]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.148 ns                  ; 4.694 ns                 ;
; -6.422 ns                               ; division:division_phoenix|quotient[8]                                                                                                                   ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.117 ns                  ; 4.695 ns                 ;
; -6.379 ns                               ; division:division_phoenix|quotient[19]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.106 ns                  ; 4.727 ns                 ;
; -6.356 ns                               ; division:division_phoenix|quotient[6]                                                                                                                   ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.106 ns                  ; 4.750 ns                 ;
; -6.233 ns                               ; division:division_phoenix|quotient[10]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.148 ns                  ; 4.915 ns                 ;
; -6.223 ns                               ; division:division_phoenix|quotient[14]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.148 ns                  ; 4.925 ns                 ;
; -6.178 ns                               ; division:division_phoenix|quotient[4]                                                                                                                   ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.118 ns                  ; 4.940 ns                 ;
; -6.155 ns                               ; division:division_phoenix|quotient[11]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.148 ns                  ; 4.993 ns                 ;
; -6.060 ns                               ; division:division_phoenix|quotient[26]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.146 ns                  ; 5.086 ns                 ;
; -6.031 ns                               ; division:division_phoenix|quotient[15]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.117 ns                  ; 5.086 ns                 ;
; -5.962 ns                               ; division:division_phoenix|quotient[21]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.146 ns                  ; 5.184 ns                 ;
; -5.934 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS0~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.997 ns                   ; 1.063 ns                 ;
; -5.900 ns                               ; division:division_phoenix|quotient[22]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.118 ns                  ; 5.218 ns                 ;
; -5.882 ns                               ; division:division_phoenix|quotient[2]                                                                                                                   ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.118 ns                  ; 5.236 ns                 ;
; -5.764 ns                               ; division:division_phoenix|quotient[27]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.118 ns                  ; 5.354 ns                 ;
; -5.740 ns                               ; division:division_phoenix|quotient[5]                                                                                                                   ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.146 ns                  ; 5.406 ns                 ;
; -5.605 ns                               ; division:division_phoenix|quotient[29]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.146 ns                  ; 5.541 ns                 ;
; -5.601 ns                               ; division:division_phoenix|quotient[24]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.148 ns                  ; 5.547 ns                 ;
; -5.417 ns                               ; division:division_phoenix|quotient[25]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.148 ns                  ; 5.731 ns                 ;
; -4.945 ns                               ; division:division_phoenix|quotient[28]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.146 ns                  ; 6.201 ns                 ;
; -4.839 ns                               ; division:division_phoenix|quotient[1]                                                                                                                   ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.118 ns                  ; 6.279 ns                 ;
; -4.601 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.501 ns                 ;
; -4.601 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.501 ns                 ;
; -4.601 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.501 ns                 ;
; -4.437 ns                               ; division:division_phoenix|quotient[31]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.146 ns                  ; 6.709 ns                 ;
; -4.387 ns                               ; division:division_phoenix|quotient[30]                                                                                                                  ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.146 ns                  ; 6.759 ns                 ;
; -4.366 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.736 ns                 ;
; -4.365 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.737 ns                 ;
; -4.365 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.737 ns                 ;
; -4.359 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.743 ns                 ;
; -4.353 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.749 ns                 ;
; -4.342 ns                               ; q[4]                                                                                                                                                    ; q[5]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.760 ns                 ;
; -4.336 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.766 ns                 ;
; -4.332 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.770 ns                 ;
; -4.208 ns                               ; rx_avail[11]                                                                                                                                            ; Tx_control_3[7]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.894 ns                 ;
; -4.205 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.897 ns                 ;
; -4.204 ns                               ; rx_avail[9]                                                                                                                                             ; Tx_control_3[5]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.898 ns                 ;
; -4.204 ns                               ; rx_avail[10]                                                                                                                                            ; Tx_control_3[6]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.898 ns                 ;
; -4.200 ns                               ; q[11]                                                                                                                                                   ; q[12]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.902 ns                 ;
; -4.194 ns                               ; q[2]                                                                                                                                                    ; q[3]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.908 ns                 ;
; -4.194 ns                               ; q[14]                                                                                                                                                   ; q[15]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.908 ns                 ;
; -4.193 ns                               ; q[9]                                                                                                                                                    ; q[10]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.909 ns                 ;
; -4.172 ns                               ; division:division_phoenix|quotient[0]                                                                                                                   ; PCC~reg0                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 11.118 ns                  ; 6.946 ns                 ;
; -4.162 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 0.940 ns                 ;
; -4.054 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.103 ns                   ; 1.049 ns                 ;
; -4.046 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.103 ns                   ; 1.057 ns                 ;
; -3.932 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.170 ns                 ;
; -3.873 ns                               ; q[13]                                                                                                                                                   ; q[14]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.103 ns                   ; 1.230 ns                 ;
; -3.756 ns                               ; register[9]                                                                                                                                             ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.346 ns                 ;
; -3.676 ns                               ; AD_state[3]                                                                                                                                             ; register[14]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.093 ns                   ; 1.417 ns                 ;
; -3.623 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.089 ns                   ; 1.466 ns                 ;
; -3.608 ns                               ; q[9]                                                                                                                                                    ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.494 ns                 ;
; -3.587 ns                               ; register[11]                                                                                                                                            ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.515 ns                 ;
; -3.587 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.515 ns                 ;
; -3.585 ns                               ; register[5]                                                                                                                                             ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.517 ns                 ;
; -3.566 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.103 ns                   ; 1.537 ns                 ;
; -3.522 ns                               ; q[12]                                                                                                                                                   ; q[13]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.105 ns                   ; 1.583 ns                 ;
; -3.491 ns                               ; q[8]                                                                                                                                                    ; q[9]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.101 ns                   ; 1.610 ns                 ;
; -3.482 ns                               ; q[11]                                                                                                                                                   ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.620 ns                 ;
; -3.481 ns                               ; rx_avail[5]                                                                                                                                             ; Tx_control_3[1]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.143 ns                   ; 1.662 ns                 ;
; -3.470 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.108 ns                   ; 1.638 ns                 ;
; -3.414 ns                               ; q[10]                                                                                                                                                   ; q[11]                                                                                                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.090 ns                   ; 1.676 ns                 ;
; -3.319 ns                               ; AD_state[4]                                                                                                                                             ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.074 ns                   ; 1.755 ns                 ;
; -3.318 ns                               ; AD_state[4]                                                                                                                                             ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.074 ns                   ; 1.756 ns                 ;
; -3.292 ns                               ; q[5]                                                                                                                                                    ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.810 ns                 ;
; -3.292 ns                               ; Speed[0]                                                                                                                                                ; DFS0~reg0                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 8.321 ns                   ; 5.029 ns                 ;
; -3.234 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[2]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.868 ns                 ;
; -3.234 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[0]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.868 ns                 ;
; -3.234 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[3]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.868 ns                 ;
; -3.234 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[1]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.868 ns                 ;
; -3.234 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.868 ns                 ;
; -3.234 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[4]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.868 ns                 ;
; -3.234 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.868 ns                 ;
; -3.163 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.108 ns                   ; 1.945 ns                 ;
; -3.156 ns                               ; q[3]                                                                                                                                                    ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.946 ns                 ;
; -3.149 ns                               ; register[2]                                                                                                                                             ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 1.953 ns                 ;
; -3.129 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.089 ns                   ; 1.960 ns                 ;
; -3.126 ns                               ; Tx_data[0]                                                                                                                                              ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.365 ns                   ; 1.239 ns                 ;
; -3.126 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.107 ns                   ; 1.981 ns                 ;
; -3.122 ns                               ; rx_avail[8]                                                                                                                                             ; Tx_control_3[4]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.131 ns                   ; 2.009 ns                 ;
; -3.103 ns                               ; q[1]                                                                                                                                                    ; q[2]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.084 ns                   ; 1.981 ns                 ;
; -3.080 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                                                      ; rx_avail[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.919 ns                   ; 1.839 ns                 ;
; -3.067 ns                               ; AD_state[4]                                                                                                                                             ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.074 ns                   ; 2.007 ns                 ;
; -3.038 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                                                      ; rx_avail[10]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.952 ns                   ; 1.914 ns                 ;
; -3.016 ns                               ; AD_state[4]                                                                                                                                             ; register[7]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.093 ns                   ; 2.077 ns                 ;
; -2.998 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.109 ns                   ; 2.111 ns                 ;
; -2.998 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.109 ns                   ; 2.111 ns                 ;
; -2.986 ns                               ; rx_avail[6]                                                                                                                                             ; Tx_control_3[2]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.143 ns                   ; 2.157 ns                 ;
; -2.889 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 2.213 ns                 ;
; -2.826 ns                               ; q[2]                                                                                                                                                    ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 2.276 ns                 ;
; -2.811 ns                               ; Tx_data[2]                                                                                                                                              ; register[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.365 ns                   ; 1.554 ns                 ;
; -2.810 ns                               ; Tx_data[1]                                                                                                                                              ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.362 ns                   ; 1.552 ns                 ;
; -2.796 ns                               ; Tx_data[11]                                                                                                                                             ; register[11]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.362 ns                   ; 1.566 ns                 ;
; -2.731 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.092 ns                   ; 2.361 ns                 ;
; -2.730 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.109 ns                   ; 2.379 ns                 ;
; -2.730 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.109 ns                   ; 2.379 ns                 ;
; -2.728 ns                               ; register[3]                                                                                                                                             ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 2.374 ns                 ;
; -2.725 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[1]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 2.377 ns                 ;
; -2.708 ns                               ; q[6]                                                                                                                                                    ; q[7]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.121 ns                   ; 2.413 ns                 ;
; -2.631 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.202 ns                   ; 2.571 ns                 ;
; -2.602 ns                               ; AD_state[4]                                                                                                                                             ; register[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.468 ns                 ;
; -2.589 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.112 ns                   ; 2.523 ns                 ;
; -2.564 ns                               ; mic                                                                                                                                                     ; Tx_q[0]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 6.942 ns                   ; 4.378 ns                 ;
; -2.558 ns                               ; Tx_data[5]                                                                                                                                              ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.362 ns                   ; 1.804 ns                 ;
; -2.551 ns                               ; Tx_data[9]                                                                                                                                              ; register[9]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.365 ns                   ; 1.814 ns                 ;
; -2.544 ns                               ; AD_state[6]                                                                                                                                             ; Tx_fifo_enable                                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.122 ns                   ; 2.578 ns                 ;
; -2.535 ns                               ; AD_state[5]                                                                                                                                             ; register[13]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.092 ns                   ; 2.557 ns                 ;
; -2.516 ns                               ; Tx_data[6]                                                                                                                                              ; register[6]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.365 ns                   ; 1.849 ns                 ;
; -2.495 ns                               ; CCstate~6                                                                                                                                               ; CCstate~6                                                                                                                                                ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; I2SAudioOut:I2SIQO|data[4]                                                                                                                              ; I2SAudioOut:I2SIQO|data[4]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; state_PWM~10                                                                                                                                            ; state_PWM~10                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~9                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; fifo_enable                                                                                                                                             ; fifo_enable                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.495 ns                               ; ad_count[25]                                                                                                                                            ; ad_count[25]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.501 ns                 ;
; -2.464 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.021 ns                   ; 2.557 ns                 ;
; -2.461 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.202 ns                   ; 2.741 ns                 ;
; -2.436 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.112 ns                   ; 2.676 ns                 ;
; -2.435 ns                               ; q[4]                                                                                                                                                    ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.121 ns                   ; 2.686 ns                 ;
; -2.420 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.108 ns                   ; 2.688 ns                 ;
; -2.396 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 2.706 ns                 ;
; -2.378 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.021 ns                   ; 2.643 ns                 ;
; -2.370 ns                               ; rx_avail[7]                                                                                                                                             ; Tx_control_3[3]                                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.098 ns                   ; 2.728 ns                 ;
; -2.353 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.211 ns                   ; 2.858 ns                 ;
; -2.323 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.109 ns                   ; 2.786 ns                 ;
; -2.323 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.109 ns                   ; 2.786 ns                 ;
; -2.315 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 2.787 ns                 ;
; -2.314 ns                               ; q[5]                                                                                                                                                    ; q[6]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.106 ns                   ; 2.792 ns                 ;
; -2.308 ns                               ; q[0]                                                                                                                                                    ; q[1]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.092 ns                   ; 2.784 ns                 ;
; -2.304 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.183 ns                   ; 2.879 ns                 ;
; -2.297 ns                               ; AD_state[4]                                                                                                                                             ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.773 ns                 ;
; -2.296 ns                               ; q[7]                                                                                                                                                    ; q[8]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.111 ns                   ; 2.815 ns                 ;
; -2.295 ns                               ; AD_state[4]                                                                                                                                             ; register[5]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.775 ns                 ;
; -2.292 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.021 ns                   ; 2.729 ns                 ;
; -2.261 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM151                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.735 ns                 ;
; -2.249 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_q[12]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.747 ns                 ;
; -2.241 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_q[11]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.755 ns                 ;
; -2.240 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[2]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.756 ns                 ;
; -2.233 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                          ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.763 ns                 ;
; -2.232 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.764 ns                 ;
; -2.227 ns                               ; register[12]                                                                                                                                            ; register[12]                                                                                                                                             ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 2.875 ns                 ;
; -2.216 ns                               ; q[3]                                                                                                                                                    ; q[4]                                                                                                                                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.098 ns                   ; 2.882 ns                 ;
; -2.206 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.021 ns                   ; 2.815 ns                 ;
; -2.196 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM11                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.202 ns                   ; 3.006 ns                 ;
; -2.192 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.183 ns                   ; 2.991 ns                 ;
; -2.188 ns                               ; register[0]                                                                                                                                             ; register[0]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 2.914 ns                 ;
; -2.186 ns                               ; I2SAudioOut:I2SAO|TLV_state~5                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.810 ns                 ;
; -2.183 ns                               ; debounce:de_dash|clean_pb                                                                                                                               ; register[1]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 12.436 ns                  ; 10.253 ns                ;
; -2.166 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.112 ns                   ; 2.946 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a7~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a5~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a13~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a15~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_memory_reg0  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a1~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.157 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_memory_reg0   ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.070 ns                   ; 2.913 ns                 ;
; -2.155 ns                               ; Tx_data[3]                                                                                                                                              ; register[3]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 4.365 ns                   ; 2.210 ns                 ;
; -2.152 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.108 ns                   ; 2.956 ns                 ;
; -2.145 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.202 ns                   ; 3.057 ns                 ;
; -2.145 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 2.957 ns                 ;
; -2.138 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[2]                                                                    ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.083 ns                   ; 2.945 ns                 ;
; -2.120 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.021 ns                   ; 2.901 ns                 ;
; -2.117 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.202 ns                   ; 3.085 ns                 ;
; -2.115 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 5.102 ns                   ; 2.987 ns                 ;
; -2.101 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                           ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.895 ns                 ;
; -2.088 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_q[7]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.908 ns                 ;
; -2.087 ns                               ; Tx_q[4]                                                                                                                                                 ; Tx_data[4]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.909 ns                 ;
; -2.084 ns                               ; Tx_q[5]                                                                                                                                                 ; Tx_q[6]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.912 ns                 ;
; -2.084 ns                               ; Tx_q[4]                                                                                                                                                 ; Tx_q[5]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.912 ns                 ;
; -2.084 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_data[6]                                                                                                                                               ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.912 ns                 ;
; -2.084 ns                               ; Tx_q[15]                                                                                                                                                ; Tx_data[15]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.912 ns                 ;
; -2.082 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_data[13]                                                                                                                                              ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.914 ns                 ;
; -2.081 ns                               ; Tx_q[1]                                                                                                                                                 ; Tx_q[2]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.915 ns                 ;
; -2.080 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_q[14]                                                                                                                                                 ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.916 ns                 ;
; -2.075 ns                               ; Tx_q[8]                                                                                                                                                 ; Tx_q[9]                                                                                                                                                  ; IFCLK      ; IFCLK    ; 0.000 ns                   ; 2.996 ns                   ; 0.921 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                                                                                                          ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                                                                                                       ; From Clock ; To Clock  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+
; -5.658 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS0~reg0                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 6.721 ns                   ; 1.063 ns                 ;
; -4.325 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.501 ns                 ;
; -4.325 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.501 ns                 ;
; -4.325 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.501 ns                 ;
; -4.090 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.736 ns                 ;
; -4.089 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.737 ns                 ;
; -4.089 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.737 ns                 ;
; -4.083 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.743 ns                 ;
; -4.077 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.749 ns                 ;
; -4.066 ns                               ; q[4]                                                                                                                                                    ; q[5]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.760 ns                 ;
; -4.060 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.766 ns                 ;
; -4.056 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.770 ns                 ;
; -3.932 ns                               ; rx_avail[11]                                                                                                                                            ; Tx_control_3[7]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.894 ns                 ;
; -3.929 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.897 ns                 ;
; -3.928 ns                               ; rx_avail[9]                                                                                                                                             ; Tx_control_3[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.898 ns                 ;
; -3.928 ns                               ; rx_avail[10]                                                                                                                                            ; Tx_control_3[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.898 ns                 ;
; -3.924 ns                               ; q[11]                                                                                                                                                   ; q[12]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.902 ns                 ;
; -3.918 ns                               ; q[2]                                                                                                                                                    ; q[3]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.908 ns                 ;
; -3.918 ns                               ; q[14]                                                                                                                                                   ; q[15]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.908 ns                 ;
; -3.917 ns                               ; q[9]                                                                                                                                                    ; q[10]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.909 ns                 ;
; -3.886 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 0.940 ns                 ;
; -3.778 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.827 ns                   ; 1.049 ns                 ;
; -3.770 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.827 ns                   ; 1.057 ns                 ;
; -3.656 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.170 ns                 ;
; -3.597 ns                               ; q[13]                                                                                                                                                   ; q[14]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.827 ns                   ; 1.230 ns                 ;
; -3.480 ns                               ; register[9]                                                                                                                                             ; register[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.346 ns                 ;
; -3.400 ns                               ; AD_state[3]                                                                                                                                             ; register[14]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.817 ns                   ; 1.417 ns                 ;
; -3.347 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.813 ns                   ; 1.466 ns                 ;
; -3.332 ns                               ; q[9]                                                                                                                                                    ; register[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.494 ns                 ;
; -3.311 ns                               ; register[11]                                                                                                                                            ; register[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.515 ns                 ;
; -3.311 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.515 ns                 ;
; -3.309 ns                               ; register[5]                                                                                                                                             ; register[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.517 ns                 ;
; -3.290 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.827 ns                   ; 1.537 ns                 ;
; -3.246 ns                               ; q[12]                                                                                                                                                   ; q[13]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.829 ns                   ; 1.583 ns                 ;
; -3.215 ns                               ; q[8]                                                                                                                                                    ; q[9]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.825 ns                   ; 1.610 ns                 ;
; -3.206 ns                               ; q[11]                                                                                                                                                   ; register[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.620 ns                 ;
; -3.205 ns                               ; rx_avail[5]                                                                                                                                             ; Tx_control_3[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.867 ns                   ; 1.662 ns                 ;
; -3.194 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.832 ns                   ; 1.638 ns                 ;
; -3.138 ns                               ; q[10]                                                                                                                                                   ; q[11]                                                                                                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.814 ns                   ; 1.676 ns                 ;
; -3.043 ns                               ; AD_state[4]                                                                                                                                             ; register[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.798 ns                   ; 1.755 ns                 ;
; -3.042 ns                               ; AD_state[4]                                                                                                                                             ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.798 ns                   ; 1.756 ns                 ;
; -3.016 ns                               ; q[5]                                                                                                                                                    ; register[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.810 ns                 ;
; -2.958 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.868 ns                 ;
; -2.958 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[0]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.868 ns                 ;
; -2.958 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.868 ns                 ;
; -2.958 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.868 ns                 ;
; -2.958 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.868 ns                 ;
; -2.958 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.868 ns                 ;
; -2.958 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.868 ns                 ;
; -2.887 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.832 ns                   ; 1.945 ns                 ;
; -2.880 ns                               ; q[3]                                                                                                                                                    ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.946 ns                 ;
; -2.873 ns                               ; register[2]                                                                                                                                             ; register[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 1.953 ns                 ;
; -2.853 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.813 ns                   ; 1.960 ns                 ;
; -2.850 ns                               ; Tx_data[0]                                                                                                                                              ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.089 ns                   ; 1.239 ns                 ;
; -2.850 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.831 ns                   ; 1.981 ns                 ;
; -2.846 ns                               ; rx_avail[8]                                                                                                                                             ; Tx_control_3[4]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.855 ns                   ; 2.009 ns                 ;
; -2.827 ns                               ; q[1]                                                                                                                                                    ; q[2]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.808 ns                   ; 1.981 ns                 ;
; -2.804 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                                                      ; rx_avail[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.643 ns                   ; 1.839 ns                 ;
; -2.791 ns                               ; AD_state[4]                                                                                                                                             ; register[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.798 ns                   ; 2.007 ns                 ;
; -2.762 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                                                      ; rx_avail[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.676 ns                   ; 1.914 ns                 ;
; -2.740 ns                               ; AD_state[4]                                                                                                                                             ; register[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.817 ns                   ; 2.077 ns                 ;
; -2.722 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.833 ns                   ; 2.111 ns                 ;
; -2.722 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.833 ns                   ; 2.111 ns                 ;
; -2.710 ns                               ; rx_avail[6]                                                                                                                                             ; Tx_control_3[2]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.867 ns                   ; 2.157 ns                 ;
; -2.613 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 2.213 ns                 ;
; -2.550 ns                               ; q[2]                                                                                                                                                    ; register[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 2.276 ns                 ;
; -2.535 ns                               ; Tx_data[2]                                                                                                                                              ; register[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.089 ns                   ; 1.554 ns                 ;
; -2.534 ns                               ; Tx_data[1]                                                                                                                                              ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.086 ns                   ; 1.552 ns                 ;
; -2.520 ns                               ; Tx_data[11]                                                                                                                                             ; register[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.086 ns                   ; 1.566 ns                 ;
; -2.455 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.816 ns                   ; 2.361 ns                 ;
; -2.454 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.833 ns                   ; 2.379 ns                 ;
; -2.454 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.833 ns                   ; 2.379 ns                 ;
; -2.452 ns                               ; register[3]                                                                                                                                             ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 2.374 ns                 ;
; -2.449 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[1]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 2.377 ns                 ;
; -2.432 ns                               ; q[6]                                                                                                                                                    ; q[7]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.845 ns                   ; 2.413 ns                 ;
; -2.355 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.926 ns                   ; 2.571 ns                 ;
; -2.326 ns                               ; AD_state[4]                                                                                                                                             ; register[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.468 ns                 ;
; -2.313 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.836 ns                   ; 2.523 ns                 ;
; -2.282 ns                               ; Tx_data[5]                                                                                                                                              ; register[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.086 ns                   ; 1.804 ns                 ;
; -2.275 ns                               ; Tx_data[9]                                                                                                                                              ; register[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.089 ns                   ; 1.814 ns                 ;
; -2.268 ns                               ; AD_state[6]                                                                                                                                             ; Tx_fifo_enable                                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.846 ns                   ; 2.578 ns                 ;
; -2.259 ns                               ; AD_state[5]                                                                                                                                             ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.816 ns                   ; 2.557 ns                 ;
; -2.240 ns                               ; Tx_data[6]                                                                                                                                              ; register[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.089 ns                   ; 1.849 ns                 ;
; -2.219 ns                               ; CCstate~6                                                                                                                                               ; CCstate~6                                                                                                                                                ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; I2SAudioOut:I2SIQO|data[4]                                                                                                                              ; I2SAudioOut:I2SIQO|data[4]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; state_PWM~10                                                                                                                                            ; state_PWM~10                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~9                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; fifo_enable                                                                                                                                             ; fifo_enable                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.219 ns                               ; ad_count[25]                                                                                                                                            ; ad_count[25]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.501 ns                 ;
; -2.188 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.745 ns                   ; 2.557 ns                 ;
; -2.185 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.926 ns                   ; 2.741 ns                 ;
; -2.160 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.836 ns                   ; 2.676 ns                 ;
; -2.159 ns                               ; q[4]                                                                                                                                                    ; register[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.845 ns                   ; 2.686 ns                 ;
; -2.144 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.832 ns                   ; 2.688 ns                 ;
; -2.120 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 2.706 ns                 ;
; -2.102 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.745 ns                   ; 2.643 ns                 ;
; -2.094 ns                               ; rx_avail[7]                                                                                                                                             ; Tx_control_3[3]                                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 2.728 ns                 ;
; -2.077 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.935 ns                   ; 2.858 ns                 ;
; -2.047 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.833 ns                   ; 2.786 ns                 ;
; -2.047 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.833 ns                   ; 2.786 ns                 ;
; -2.039 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 2.787 ns                 ;
; -2.038 ns                               ; q[5]                                                                                                                                                    ; q[6]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.830 ns                   ; 2.792 ns                 ;
; -2.032 ns                               ; q[0]                                                                                                                                                    ; q[1]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.816 ns                   ; 2.784 ns                 ;
; -2.028 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.907 ns                   ; 2.879 ns                 ;
; -2.021 ns                               ; AD_state[4]                                                                                                                                             ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.773 ns                 ;
; -2.020 ns                               ; q[7]                                                                                                                                                    ; q[8]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.835 ns                   ; 2.815 ns                 ;
; -2.019 ns                               ; AD_state[4]                                                                                                                                             ; register[5]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.775 ns                 ;
; -2.016 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.745 ns                   ; 2.729 ns                 ;
; -1.985 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM151                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.735 ns                 ;
; -1.973 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_q[12]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.747 ns                 ;
; -1.965 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_q[11]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.755 ns                 ;
; -1.964 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.756 ns                 ;
; -1.957 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.763 ns                 ;
; -1.956 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.764 ns                 ;
; -1.951 ns                               ; register[12]                                                                                                                                            ; register[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 2.875 ns                 ;
; -1.940 ns                               ; q[3]                                                                                                                                                    ; q[4]                                                                                                                                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.822 ns                   ; 2.882 ns                 ;
; -1.930 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.745 ns                   ; 2.815 ns                 ;
; -1.920 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM11                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.926 ns                   ; 3.006 ns                 ;
; -1.916 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.907 ns                   ; 2.991 ns                 ;
; -1.912 ns                               ; register[0]                                                                                                                                             ; register[0]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 2.914 ns                 ;
; -1.910 ns                               ; I2SAudioOut:I2SAO|TLV_state~5                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.810 ns                 ;
; -1.890 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.836 ns                   ; 2.946 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a7~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a5~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a13~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a15~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_memory_reg0  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a1~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.881 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_memory_reg0   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.794 ns                   ; 2.913 ns                 ;
; -1.879 ns                               ; Tx_data[3]                                                                                                                                              ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.089 ns                   ; 2.210 ns                 ;
; -1.876 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.832 ns                   ; 2.956 ns                 ;
; -1.869 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.926 ns                   ; 3.057 ns                 ;
; -1.869 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 2.957 ns                 ;
; -1.862 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[2]                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.807 ns                   ; 2.945 ns                 ;
; -1.844 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.745 ns                   ; 2.901 ns                 ;
; -1.841 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.926 ns                   ; 3.085 ns                 ;
; -1.839 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 2.987 ns                 ;
; -1.825 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                           ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.895 ns                 ;
; -1.812 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_q[7]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.908 ns                 ;
; -1.811 ns                               ; Tx_q[4]                                                                                                                                                 ; Tx_data[4]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.909 ns                 ;
; -1.808 ns                               ; Tx_q[5]                                                                                                                                                 ; Tx_q[6]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.912 ns                 ;
; -1.808 ns                               ; Tx_q[4]                                                                                                                                                 ; Tx_q[5]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.912 ns                 ;
; -1.808 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_data[6]                                                                                                                                               ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.912 ns                 ;
; -1.808 ns                               ; Tx_q[15]                                                                                                                                                ; Tx_data[15]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.912 ns                 ;
; -1.806 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_data[13]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.914 ns                 ;
; -1.805 ns                               ; Tx_q[1]                                                                                                                                                 ; Tx_q[2]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.915 ns                 ;
; -1.804 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_q[14]                                                                                                                                                 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.916 ns                 ;
; -1.799 ns                               ; Tx_q[8]                                                                                                                                                 ; Tx_q[9]                                                                                                                                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 0.921 ns                 ;
; -1.779 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM19                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 3.047 ns                 ;
; -1.758 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.745 ns                   ; 2.987 ns                 ;
; -1.746 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.907 ns                   ; 3.161 ns                 ;
; -1.737 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.836 ns                   ; 3.099 ns                 ;
; -1.720 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM11                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM7                                      ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 3.106 ns                 ;
; -1.692 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[2]                                                                    ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.807 ns                   ; 3.115 ns                 ;
; -1.687 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.833 ns                   ; 3.146 ns                 ;
; -1.687 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.833 ns                   ; 3.146 ns                 ;
; -1.663 ns                               ; AD_state[6]                                                                                                                                             ; register[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.827 ns                   ; 3.164 ns                 ;
; -1.663 ns                               ; AD_state[6]                                                                                                                                             ; register[2]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.827 ns                   ; 3.164 ns                 ;
; -1.663 ns                               ; AD_state[6]                                                                                                                                             ; register[6]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.827 ns                   ; 3.164 ns                 ;
; -1.638 ns                               ; AD_state[6]                                                                                                                                             ; register[13]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.845 ns                   ; 3.207 ns                 ;
; -1.637 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.802 ns                   ; 3.165 ns                 ;
; -1.633 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[1]                                                                                                                          ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.719 ns                   ; 1.086 ns                 ;
; -1.622 ns                               ; AD_state[6]                                                                                                                                             ; register[10]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.854 ns                   ; 3.232 ns                 ;
; -1.622 ns                               ; AD_state[6]                                                                                                                                             ; register[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.854 ns                   ; 3.232 ns                 ;
; -1.616 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.926 ns                   ; 3.310 ns                 ;
; -1.609 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM19                                     ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 3.217 ns                 ;
; -1.608 ns                               ; register[7]                                                                                                                                             ; register[7]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 3.218 ns                 ;
; -1.605 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8 ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.926 ns                   ; 3.321 ns                 ;
; -1.596 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[0]                            ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 1.124 ns                 ;
; -1.591 ns                               ; AD_state[6]                                                                                                                                             ; register[11]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.842 ns                   ; 3.251 ns                 ;
; -1.591 ns                               ; AD_state[6]                                                                                                                                             ; register[12]                                                                                                                                             ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.842 ns                   ; 3.251 ns                 ;
; -1.584 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM153                                  ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 1.136 ns                 ;
; -1.575 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                                                      ; rx_avail[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.675 ns                   ; 3.100 ns                 ;
; -1.571 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 3.255 ns                 ;
; -1.568 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 3.258 ns                 ;
; -1.563 ns                               ; ad_count[8]                                                                                                                                             ; ad_count[8]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 1.157 ns                 ;
; -1.562 ns                               ; ad_count[1]                                                                                                                                             ; ad_count[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 1.158 ns                 ;
; -1.558 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM135                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM135                                   ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 2.720 ns                   ; 1.162 ns                 ;
; -1.558 ns                               ; AD_state[5]                                                                                                                                             ; register[9]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.825 ns                   ; 3.267 ns                 ;
; -1.550 ns                               ; register[1]                                                                                                                                             ; register[1]                                                                                                                                              ; CLK_12MHZ  ; CLK_12MHZ ; 0.000 ns                   ; 4.826 ns                   ; 3.276 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                                                                                                          ;            ;           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+-----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'PCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -6.027 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS0~reg0                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 7.090 ns                   ; 1.063 ns                 ;
; -4.694 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.501 ns                 ;
; -4.694 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.501 ns                 ;
; -4.694 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.501 ns                 ;
; -4.459 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.736 ns                 ;
; -4.458 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.737 ns                 ;
; -4.458 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.737 ns                 ;
; -4.452 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.743 ns                 ;
; -4.446 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.749 ns                 ;
; -4.435 ns                               ; q[4]                                                                                                                                                    ; q[5]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.760 ns                 ;
; -4.429 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.766 ns                 ;
; -4.425 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.770 ns                 ;
; -4.301 ns                               ; rx_avail[11]                                                                                                                                            ; Tx_control_3[7]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.894 ns                 ;
; -4.298 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.897 ns                 ;
; -4.297 ns                               ; rx_avail[9]                                                                                                                                             ; Tx_control_3[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.898 ns                 ;
; -4.297 ns                               ; rx_avail[10]                                                                                                                                            ; Tx_control_3[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.898 ns                 ;
; -4.293 ns                               ; q[11]                                                                                                                                                   ; q[12]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.902 ns                 ;
; -4.287 ns                               ; q[2]                                                                                                                                                    ; q[3]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.908 ns                 ;
; -4.287 ns                               ; q[14]                                                                                                                                                   ; q[15]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.908 ns                 ;
; -4.286 ns                               ; q[9]                                                                                                                                                    ; q[10]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.909 ns                 ;
; -4.255 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 0.940 ns                 ;
; -4.147 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.196 ns                   ; 1.049 ns                 ;
; -4.139 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.196 ns                   ; 1.057 ns                 ;
; -4.025 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.170 ns                 ;
; -3.966 ns                               ; q[13]                                                                                                                                                   ; q[14]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.196 ns                   ; 1.230 ns                 ;
; -3.849 ns                               ; register[9]                                                                                                                                             ; register[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.346 ns                 ;
; -3.769 ns                               ; AD_state[3]                                                                                                                                             ; register[14]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 1.417 ns                 ;
; -3.716 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.182 ns                   ; 1.466 ns                 ;
; -3.701 ns                               ; q[9]                                                                                                                                                    ; register[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.494 ns                 ;
; -3.680 ns                               ; register[11]                                                                                                                                            ; register[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.515 ns                 ;
; -3.680 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.515 ns                 ;
; -3.678 ns                               ; register[5]                                                                                                                                             ; register[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.517 ns                 ;
; -3.659 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.196 ns                   ; 1.537 ns                 ;
; -3.615 ns                               ; q[12]                                                                                                                                                   ; q[13]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.198 ns                   ; 1.583 ns                 ;
; -3.584 ns                               ; q[8]                                                                                                                                                    ; q[9]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.194 ns                   ; 1.610 ns                 ;
; -3.575 ns                               ; q[11]                                                                                                                                                   ; register[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.620 ns                 ;
; -3.574 ns                               ; rx_avail[5]                                                                                                                                             ; Tx_control_3[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.236 ns                   ; 1.662 ns                 ;
; -3.563 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.201 ns                   ; 1.638 ns                 ;
; -3.507 ns                               ; q[10]                                                                                                                                                   ; q[11]                                                                                                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.183 ns                   ; 1.676 ns                 ;
; -3.412 ns                               ; AD_state[4]                                                                                                                                             ; register[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.167 ns                   ; 1.755 ns                 ;
; -3.411 ns                               ; AD_state[4]                                                                                                                                             ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.167 ns                   ; 1.756 ns                 ;
; -3.385 ns                               ; q[5]                                                                                                                                                    ; register[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.810 ns                 ;
; -3.327 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[2]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.868 ns                 ;
; -3.327 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[0]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.868 ns                 ;
; -3.327 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[3]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.868 ns                 ;
; -3.327 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.868 ns                 ;
; -3.327 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.868 ns                 ;
; -3.327 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[4]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.868 ns                 ;
; -3.327 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.868 ns                 ;
; -3.256 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.201 ns                   ; 1.945 ns                 ;
; -3.249 ns                               ; q[3]                                                                                                                                                    ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.946 ns                 ;
; -3.242 ns                               ; register[2]                                                                                                                                             ; register[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 1.953 ns                 ;
; -3.222 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.182 ns                   ; 1.960 ns                 ;
; -3.219 ns                               ; Tx_data[0]                                                                                                                                              ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.458 ns                   ; 1.239 ns                 ;
; -3.219 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.200 ns                   ; 1.981 ns                 ;
; -3.215 ns                               ; rx_avail[8]                                                                                                                                             ; Tx_control_3[4]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.224 ns                   ; 2.009 ns                 ;
; -3.196 ns                               ; q[1]                                                                                                                                                    ; q[2]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.177 ns                   ; 1.981 ns                 ;
; -3.173 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                                                      ; rx_avail[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.012 ns                   ; 1.839 ns                 ;
; -3.160 ns                               ; AD_state[4]                                                                                                                                             ; register[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.167 ns                   ; 2.007 ns                 ;
; -3.131 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                                                      ; rx_avail[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.045 ns                   ; 1.914 ns                 ;
; -3.109 ns                               ; AD_state[4]                                                                                                                                             ; register[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.186 ns                   ; 2.077 ns                 ;
; -3.091 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.202 ns                   ; 2.111 ns                 ;
; -3.091 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.202 ns                   ; 2.111 ns                 ;
; -3.079 ns                               ; rx_avail[6]                                                                                                                                             ; Tx_control_3[2]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.236 ns                   ; 2.157 ns                 ;
; -2.982 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 2.213 ns                 ;
; -2.919 ns                               ; q[2]                                                                                                                                                    ; register[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 2.276 ns                 ;
; -2.904 ns                               ; Tx_data[2]                                                                                                                                              ; register[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.458 ns                   ; 1.554 ns                 ;
; -2.903 ns                               ; Tx_data[1]                                                                                                                                              ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.455 ns                   ; 1.552 ns                 ;
; -2.889 ns                               ; Tx_data[11]                                                                                                                                             ; register[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.455 ns                   ; 1.566 ns                 ;
; -2.824 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.185 ns                   ; 2.361 ns                 ;
; -2.823 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.202 ns                   ; 2.379 ns                 ;
; -2.823 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.202 ns                   ; 2.379 ns                 ;
; -2.821 ns                               ; register[3]                                                                                                                                             ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 2.374 ns                 ;
; -2.818 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[1]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 2.377 ns                 ;
; -2.801 ns                               ; q[6]                                                                                                                                                    ; q[7]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.214 ns                   ; 2.413 ns                 ;
; -2.724 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 2.571 ns                 ;
; -2.695 ns                               ; AD_state[4]                                                                                                                                             ; register[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.468 ns                 ;
; -2.682 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.205 ns                   ; 2.523 ns                 ;
; -2.651 ns                               ; Tx_data[5]                                                                                                                                              ; register[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.455 ns                   ; 1.804 ns                 ;
; -2.644 ns                               ; Tx_data[9]                                                                                                                                              ; register[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.458 ns                   ; 1.814 ns                 ;
; -2.637 ns                               ; AD_state[6]                                                                                                                                             ; Tx_fifo_enable                                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.215 ns                   ; 2.578 ns                 ;
; -2.628 ns                               ; AD_state[5]                                                                                                                                             ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.185 ns                   ; 2.557 ns                 ;
; -2.609 ns                               ; Tx_data[6]                                                                                                                                              ; register[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.458 ns                   ; 1.849 ns                 ;
; -2.588 ns                               ; CCstate~6                                                                                                                                               ; CCstate~6                                                                                                                                                ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; I2SAudioOut:I2SIQO|data[4]                                                                                                                              ; I2SAudioOut:I2SIQO|data[4]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; state_PWM~10                                                                                                                                            ; state_PWM~10                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~9                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; fifo_enable                                                                                                                                             ; fifo_enable                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.588 ns                               ; ad_count[25]                                                                                                                                            ; ad_count[25]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.501 ns                 ;
; -2.557 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.114 ns                   ; 2.557 ns                 ;
; -2.554 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 2.741 ns                 ;
; -2.529 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.205 ns                   ; 2.676 ns                 ;
; -2.528 ns                               ; q[4]                                                                                                                                                    ; register[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.214 ns                   ; 2.686 ns                 ;
; -2.513 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.201 ns                   ; 2.688 ns                 ;
; -2.489 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 2.706 ns                 ;
; -2.471 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.114 ns                   ; 2.643 ns                 ;
; -2.463 ns                               ; rx_avail[7]                                                                                                                                             ; Tx_control_3[3]                                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.191 ns                   ; 2.728 ns                 ;
; -2.446 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.304 ns                   ; 2.858 ns                 ;
; -2.416 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.202 ns                   ; 2.786 ns                 ;
; -2.416 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.202 ns                   ; 2.786 ns                 ;
; -2.408 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 2.787 ns                 ;
; -2.407 ns                               ; q[5]                                                                                                                                                    ; q[6]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.199 ns                   ; 2.792 ns                 ;
; -2.401 ns                               ; q[0]                                                                                                                                                    ; q[1]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.185 ns                   ; 2.784 ns                 ;
; -2.397 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.276 ns                   ; 2.879 ns                 ;
; -2.390 ns                               ; AD_state[4]                                                                                                                                             ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.773 ns                 ;
; -2.389 ns                               ; q[7]                                                                                                                                                    ; q[8]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.204 ns                   ; 2.815 ns                 ;
; -2.388 ns                               ; AD_state[4]                                                                                                                                             ; register[5]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.775 ns                 ;
; -2.385 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.114 ns                   ; 2.729 ns                 ;
; -2.354 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM151                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.735 ns                 ;
; -2.342 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_q[12]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.747 ns                 ;
; -2.334 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_q[11]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.755 ns                 ;
; -2.333 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.756 ns                 ;
; -2.326 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.763 ns                 ;
; -2.325 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.764 ns                 ;
; -2.320 ns                               ; register[12]                                                                                                                                            ; register[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 2.875 ns                 ;
; -2.309 ns                               ; q[3]                                                                                                                                                    ; q[4]                                                                                                                                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.191 ns                   ; 2.882 ns                 ;
; -2.299 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.114 ns                   ; 2.815 ns                 ;
; -2.289 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM11                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 3.006 ns                 ;
; -2.285 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.276 ns                   ; 2.991 ns                 ;
; -2.281 ns                               ; register[0]                                                                                                                                             ; register[0]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 2.914 ns                 ;
; -2.279 ns                               ; I2SAudioOut:I2SAO|TLV_state~5                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.810 ns                 ;
; -2.259 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.205 ns                   ; 2.946 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a7~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a5~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a13~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a15~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_memory_reg0  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a1~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.250 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_memory_reg0   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.163 ns                   ; 2.913 ns                 ;
; -2.248 ns                               ; Tx_data[3]                                                                                                                                              ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 4.458 ns                   ; 2.210 ns                 ;
; -2.245 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.201 ns                   ; 2.956 ns                 ;
; -2.238 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 3.057 ns                 ;
; -2.238 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 2.957 ns                 ;
; -2.231 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[2]                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.176 ns                   ; 2.945 ns                 ;
; -2.213 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.114 ns                   ; 2.901 ns                 ;
; -2.210 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 3.085 ns                 ;
; -2.208 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 2.987 ns                 ;
; -2.194 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                           ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.895 ns                 ;
; -2.181 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_q[7]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.908 ns                 ;
; -2.180 ns                               ; Tx_q[4]                                                                                                                                                 ; Tx_data[4]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.909 ns                 ;
; -2.177 ns                               ; Tx_q[5]                                                                                                                                                 ; Tx_q[6]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.912 ns                 ;
; -2.177 ns                               ; Tx_q[4]                                                                                                                                                 ; Tx_q[5]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.912 ns                 ;
; -2.177 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_data[6]                                                                                                                                               ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.912 ns                 ;
; -2.177 ns                               ; Tx_q[15]                                                                                                                                                ; Tx_data[15]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.912 ns                 ;
; -2.175 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_data[13]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.914 ns                 ;
; -2.174 ns                               ; Tx_q[1]                                                                                                                                                 ; Tx_q[2]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.915 ns                 ;
; -2.173 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_q[14]                                                                                                                                                 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.916 ns                 ;
; -2.168 ns                               ; Tx_q[8]                                                                                                                                                 ; Tx_q[9]                                                                                                                                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 0.921 ns                 ;
; -2.148 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM19                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 3.047 ns                 ;
; -2.127 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.114 ns                   ; 2.987 ns                 ;
; -2.115 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.276 ns                   ; 3.161 ns                 ;
; -2.106 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.205 ns                   ; 3.099 ns                 ;
; -2.089 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM11                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM7                                      ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 3.106 ns                 ;
; -2.061 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[2]                                                                    ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.176 ns                   ; 3.115 ns                 ;
; -2.056 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.202 ns                   ; 3.146 ns                 ;
; -2.056 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.202 ns                   ; 3.146 ns                 ;
; -2.032 ns                               ; AD_state[6]                                                                                                                                             ; register[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.196 ns                   ; 3.164 ns                 ;
; -2.032 ns                               ; AD_state[6]                                                                                                                                             ; register[2]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.196 ns                   ; 3.164 ns                 ;
; -2.032 ns                               ; AD_state[6]                                                                                                                                             ; register[6]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.196 ns                   ; 3.164 ns                 ;
; -2.007 ns                               ; AD_state[6]                                                                                                                                             ; register[13]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.214 ns                   ; 3.207 ns                 ;
; -2.006 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.171 ns                   ; 3.165 ns                 ;
; -2.002 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[1]                                                                                                                          ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.088 ns                   ; 1.086 ns                 ;
; -1.991 ns                               ; AD_state[6]                                                                                                                                             ; register[10]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.223 ns                   ; 3.232 ns                 ;
; -1.991 ns                               ; AD_state[6]                                                                                                                                             ; register[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.223 ns                   ; 3.232 ns                 ;
; -1.985 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 3.310 ns                 ;
; -1.978 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM19                                     ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 3.217 ns                 ;
; -1.977 ns                               ; register[7]                                                                                                                                             ; register[7]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 3.218 ns                 ;
; -1.974 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8 ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.295 ns                   ; 3.321 ns                 ;
; -1.965 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[0]                            ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 1.124 ns                 ;
; -1.960 ns                               ; AD_state[6]                                                                                                                                             ; register[11]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.211 ns                   ; 3.251 ns                 ;
; -1.960 ns                               ; AD_state[6]                                                                                                                                             ; register[12]                                                                                                                                             ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.211 ns                   ; 3.251 ns                 ;
; -1.953 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM153                                  ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 1.136 ns                 ;
; -1.944 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                                                      ; rx_avail[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.044 ns                   ; 3.100 ns                 ;
; -1.940 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 3.255 ns                 ;
; -1.937 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 3.258 ns                 ;
; -1.932 ns                               ; ad_count[8]                                                                                                                                             ; ad_count[8]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 1.157 ns                 ;
; -1.931 ns                               ; ad_count[1]                                                                                                                                             ; ad_count[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 1.158 ns                 ;
; -1.927 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM135                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM135                                   ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 3.089 ns                   ; 1.162 ns                 ;
; -1.927 ns                               ; AD_state[5]                                                                                                                                             ; register[9]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.194 ns                   ; 3.267 ns                 ;
; -1.919 ns                               ; register[1]                                                                                                                                             ; register[1]                                                                                                                                              ; PCLK_12MHZ ; PCLK_12MHZ ; 0.000 ns                   ; 5.195 ns                   ; 3.276 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'MCLK_12MHZ'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                    ; To                                                                                                                                                       ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; -5.599 ns                               ; AK_reset~reg0                                                                                                                                           ; DFS0~reg0                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 6.662 ns                   ; 1.063 ns                 ;
; -4.266 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.501 ns                 ;
; -4.266 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.501 ns                 ;
; -4.266 ns                               ; AD_state[4]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.501 ns                 ;
; -4.031 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[0]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[0]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.736 ns                 ;
; -4.030 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe12a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.737 ns                 ;
; -4.030 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.737 ns                 ;
; -4.024 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.743 ns                 ;
; -4.018 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.749 ns                 ;
; -4.007 ns                               ; q[4]                                                                                                                                                    ; q[5]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.760 ns                 ;
; -4.001 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.766 ns                 ;
; -3.997 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.770 ns                 ;
; -3.873 ns                               ; rx_avail[11]                                                                                                                                            ; Tx_control_3[7]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.894 ns                 ;
; -3.870 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.897 ns                 ;
; -3.869 ns                               ; rx_avail[9]                                                                                                                                             ; Tx_control_3[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.898 ns                 ;
; -3.869 ns                               ; rx_avail[10]                                                                                                                                            ; Tx_control_3[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.898 ns                 ;
; -3.865 ns                               ; q[11]                                                                                                                                                   ; q[12]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.902 ns                 ;
; -3.859 ns                               ; q[2]                                                                                                                                                    ; q[3]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.908 ns                 ;
; -3.859 ns                               ; q[14]                                                                                                                                                   ; q[15]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.908 ns                 ;
; -3.858 ns                               ; q[9]                                                                                                                                                    ; q[10]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.909 ns                 ;
; -3.827 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[10]                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 0.940 ns                 ;
; -3.719 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[5]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[5]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.768 ns                   ; 1.049 ns                 ;
; -3.711 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.768 ns                   ; 1.057 ns                 ;
; -3.597 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.170 ns                 ;
; -3.538 ns                               ; q[13]                                                                                                                                                   ; q[14]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.768 ns                   ; 1.230 ns                 ;
; -3.421 ns                               ; register[9]                                                                                                                                             ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.346 ns                 ;
; -3.341 ns                               ; AD_state[3]                                                                                                                                             ; register[14]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.758 ns                   ; 1.417 ns                 ;
; -3.288 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[3]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[3]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.754 ns                   ; 1.466 ns                 ;
; -3.273 ns                               ; q[9]                                                                                                                                                    ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.494 ns                 ;
; -3.252 ns                               ; register[11]                                                                                                                                            ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.515 ns                 ;
; -3.252 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.515 ns                 ;
; -3.250 ns                               ; register[5]                                                                                                                                             ; register[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.517 ns                 ;
; -3.231 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[1]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[1]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.768 ns                   ; 1.537 ns                 ;
; -3.187 ns                               ; q[12]                                                                                                                                                   ; q[13]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.770 ns                   ; 1.583 ns                 ;
; -3.156 ns                               ; q[8]                                                                                                                                                    ; q[9]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.766 ns                   ; 1.610 ns                 ;
; -3.147 ns                               ; q[11]                                                                                                                                                   ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.620 ns                 ;
; -3.146 ns                               ; rx_avail[5]                                                                                                                                             ; Tx_control_3[1]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.808 ns                   ; 1.662 ns                 ;
; -3.135 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.773 ns                   ; 1.638 ns                 ;
; -3.079 ns                               ; q[10]                                                                                                                                                   ; q[11]                                                                                                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.755 ns                   ; 1.676 ns                 ;
; -2.984 ns                               ; AD_state[4]                                                                                                                                             ; register[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.739 ns                   ; 1.755 ns                 ;
; -2.983 ns                               ; AD_state[4]                                                                                                                                             ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.739 ns                   ; 1.756 ns                 ;
; -2.957 ns                               ; q[5]                                                                                                                                                    ; register[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.810 ns                 ;
; -2.899 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[2]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.868 ns                 ;
; -2.899 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[0]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.868 ns                 ;
; -2.899 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[3]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.868 ns                 ;
; -2.899 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[1]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.868 ns                 ;
; -2.899 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[6]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.868 ns                 ;
; -2.899 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[4]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.868 ns                 ;
; -2.899 ns                               ; loop_counter[4]                                                                                                                                         ; loop_counter[5]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.868 ns                 ;
; -2.828 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[6]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.773 ns                   ; 1.945 ns                 ;
; -2.821 ns                               ; q[3]                                                                                                                                                    ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.946 ns                 ;
; -2.814 ns                               ; register[2]                                                                                                                                             ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 1.953 ns                 ;
; -2.794 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe16a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.754 ns                   ; 1.960 ns                 ;
; -2.791 ns                               ; Tx_data[0]                                                                                                                                              ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.030 ns                   ; 1.239 ns                 ;
; -2.791 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[7]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.772 ns                   ; 1.981 ns                 ;
; -2.787 ns                               ; rx_avail[8]                                                                                                                                             ; Tx_control_3[4]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.796 ns                   ; 2.009 ns                 ;
; -2.768 ns                               ; q[1]                                                                                                                                                    ; q[2]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.749 ns                   ; 1.981 ns                 ;
; -2.745 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~12_OTERM47                                                                      ; rx_avail[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.584 ns                   ; 1.839 ns                 ;
; -2.732 ns                               ; AD_state[4]                                                                                                                                             ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.739 ns                   ; 2.007 ns                 ;
; -2.703 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~20_OTERM39                                                                      ; rx_avail[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.617 ns                   ; 1.914 ns                 ;
; -2.681 ns                               ; AD_state[4]                                                                                                                                             ; register[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.758 ns                   ; 2.077 ns                 ;
; -2.663 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.774 ns                   ; 2.111 ns                 ;
; -2.663 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.774 ns                   ; 2.111 ns                 ;
; -2.651 ns                               ; rx_avail[6]                                                                                                                                             ; Tx_control_3[2]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.808 ns                   ; 2.157 ns                 ;
; -2.554 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 2.213 ns                 ;
; -2.491 ns                               ; q[2]                                                                                                                                                    ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 2.276 ns                 ;
; -2.476 ns                               ; Tx_data[2]                                                                                                                                              ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.030 ns                   ; 1.554 ns                 ;
; -2.475 ns                               ; Tx_data[1]                                                                                                                                              ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.027 ns                   ; 1.552 ns                 ;
; -2.461 ns                               ; Tx_data[11]                                                                                                                                             ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.027 ns                   ; 1.566 ns                 ;
; -2.396 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.757 ns                   ; 2.361 ns                 ;
; -2.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.774 ns                   ; 2.379 ns                 ;
; -2.395 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.774 ns                   ; 2.379 ns                 ;
; -2.393 ns                               ; register[3]                                                                                                                                             ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 2.374 ns                 ;
; -2.390 ns                               ; loop_counter[0]                                                                                                                                         ; loop_counter[1]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 2.377 ns                 ;
; -2.373 ns                               ; q[6]                                                                                                                                                    ; q[7]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.786 ns                   ; 2.413 ns                 ;
; -2.296 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.867 ns                   ; 2.571 ns                 ;
; -2.267 ns                               ; AD_state[4]                                                                                                                                             ; register[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.468 ns                 ;
; -2.254 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.777 ns                   ; 2.523 ns                 ;
; -2.223 ns                               ; Tx_data[5]                                                                                                                                              ; register[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.027 ns                   ; 1.804 ns                 ;
; -2.216 ns                               ; Tx_data[9]                                                                                                                                              ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.030 ns                   ; 1.814 ns                 ;
; -2.209 ns                               ; AD_state[6]                                                                                                                                             ; Tx_fifo_enable                                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.787 ns                   ; 2.578 ns                 ;
; -2.200 ns                               ; AD_state[5]                                                                                                                                             ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.757 ns                   ; 2.557 ns                 ;
; -2.181 ns                               ; Tx_data[6]                                                                                                                                              ; register[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.030 ns                   ; 1.849 ns                 ;
; -2.160 ns                               ; CCstate~6                                                                                                                                               ; CCstate~6                                                                                                                                                ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; I2SAudioOut:I2SIQO|data[4]                                                                                                                              ; I2SAudioOut:I2SIQO|data[4]                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; I2SAudioOut:I2SIQO|data[0]                                                                                                                              ; I2SAudioOut:I2SIQO|data[0]                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                          ; I2SAudioOut:I2SIQO|TLV_state~7                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[2]                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                         ; I2SAudioOut:I2SIQO|bit_count[0]                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~7                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[2]                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                          ; I2SAudioOut:I2SAO|bit_count[0]                                                                                                                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; ad_count[0]                                                                                                                                             ; ad_count[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; state_PWM~10                                                                                                                                            ; state_PWM~10                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; state_PWM~9                                                                                                                                             ; state_PWM~9                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; fifo_enable                                                                                                                                             ; fifo_enable                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; TX_state[0]                                                                                                                                             ; TX_state[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.160 ns                               ; ad_count[25]                                                                                                                                            ; ad_count[25]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.501 ns                 ;
; -2.129 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[2]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.686 ns                   ; 2.557 ns                 ;
; -2.126 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.867 ns                   ; 2.741 ns                 ;
; -2.101 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.777 ns                   ; 2.676 ns                 ;
; -2.100 ns                               ; q[4]                                                                                                                                                    ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.786 ns                   ; 2.686 ns                 ;
; -2.085 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[9]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.773 ns                   ; 2.688 ns                 ;
; -2.061 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 2.706 ns                 ;
; -2.043 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[3]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.686 ns                   ; 2.643 ns                 ;
; -2.035 ns                               ; rx_avail[7]                                                                                                                                             ; Tx_control_3[3]                                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.763 ns                   ; 2.728 ns                 ;
; -2.018 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.876 ns                   ; 2.858 ns                 ;
; -1.988 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.774 ns                   ; 2.786 ns                 ;
; -1.988 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[8]                          ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.774 ns                   ; 2.786 ns                 ;
; -1.980 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 2.787 ns                 ;
; -1.979 ns                               ; q[5]                                                                                                                                                    ; q[6]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.771 ns                   ; 2.792 ns                 ;
; -1.973 ns                               ; q[0]                                                                                                                                                    ; q[1]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.757 ns                   ; 2.784 ns                 ;
; -1.969 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg3  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.848 ns                   ; 2.879 ns                 ;
; -1.962 ns                               ; AD_state[4]                                                                                                                                             ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.773 ns                 ;
; -1.961 ns                               ; q[7]                                                                                                                                                    ; q[8]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.776 ns                   ; 2.815 ns                 ;
; -1.960 ns                               ; AD_state[4]                                                                                                                                             ; register[5]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.775 ns                 ;
; -1.957 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[4]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.686 ns                   ; 2.729 ns                 ;
; -1.926 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM151                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[12]_OTERM151                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.735 ns                 ;
; -1.914 ns                               ; Tx_q[11]                                                                                                                                                ; Tx_q[12]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.747 ns                 ;
; -1.906 ns                               ; Tx_q[10]                                                                                                                                                ; Tx_q[11]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.755 ns                 ;
; -1.905 ns                               ; TX_state[3]                                                                                                                                             ; TX_state[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.756 ns                 ;
; -1.898 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[3]                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.763 ns                 ;
; -1.897 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.764 ns                 ;
; -1.892 ns                               ; register[12]                                                                                                                                            ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 2.875 ns                 ;
; -1.881 ns                               ; q[3]                                                                                                                                                    ; q[4]                                                                                                                                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.763 ns                   ; 2.882 ns                 ;
; -1.871 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[5]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.686 ns                   ; 2.815 ns                 ;
; -1.861 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM11                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.867 ns                   ; 3.006 ns                 ;
; -1.857 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.848 ns                   ; 2.991 ns                 ;
; -1.853 ns                               ; register[0]                                                                                                                                             ; register[0]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 2.914 ns                 ;
; -1.851 ns                               ; I2SAudioOut:I2SAO|TLV_state~5                                                                                                                           ; I2SAudioOut:I2SAO|TLV_state~6                                                                                                                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.810 ns                 ;
; -1.831 ns                               ; AD_state[2]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.777 ns                   ; 2.946 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a3~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a11~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a10~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a9~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a8~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a7~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a6~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a5~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a4~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a13~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg1 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a15~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_datain_reg0 ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a14~portb_memory_reg0  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg1  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a1~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.822 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_datain_reg0  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a0~portb_memory_reg0   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.735 ns                   ; 2.913 ns                 ;
; -1.820 ns                               ; Tx_data[3]                                                                                                                                              ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.030 ns                   ; 2.210 ns                 ;
; -1.817 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[10]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[7]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.773 ns                   ; 2.956 ns                 ;
; -1.810 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.867 ns                   ; 3.057 ns                 ;
; -1.810 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 2.957 ns                 ;
; -1.803 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[2]                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.748 ns                   ; 2.945 ns                 ;
; -1.785 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[6]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.686 ns                   ; 2.901 ns                 ;
; -1.782 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|parity_ff_OTERM27                                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg2 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.867 ns                   ; 3.085 ns                 ;
; -1.780 ns                               ; AD_state[3]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 2.987 ns                 ;
; -1.766 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[12]                          ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[12]                           ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.895 ns                 ;
; -1.753 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_q[7]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.908 ns                 ;
; -1.752 ns                               ; Tx_q[4]                                                                                                                                                 ; Tx_data[4]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.909 ns                 ;
; -1.749 ns                               ; Tx_q[5]                                                                                                                                                 ; Tx_q[6]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.912 ns                 ;
; -1.749 ns                               ; Tx_q[4]                                                                                                                                                 ; Tx_q[5]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.912 ns                 ;
; -1.749 ns                               ; Tx_q[6]                                                                                                                                                 ; Tx_data[6]                                                                                                                                               ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.912 ns                 ;
; -1.749 ns                               ; Tx_q[15]                                                                                                                                                ; Tx_data[15]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.912 ns                 ;
; -1.747 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_data[13]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.914 ns                 ;
; -1.746 ns                               ; Tx_q[1]                                                                                                                                                 ; Tx_q[2]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.915 ns                 ;
; -1.745 ns                               ; Tx_q[13]                                                                                                                                                ; Tx_q[14]                                                                                                                                                 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.916 ns                 ;
; -1.740 ns                               ; Tx_q[8]                                                                                                                                                 ; Tx_q[9]                                                                                                                                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 0.921 ns                 ;
; -1.720 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM19                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 3.047 ns                 ;
; -1.699 ns                               ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]                                                                       ; clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[7]                                                                        ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.686 ns                   ; 2.987 ns                 ;
; -1.687 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a2~portb_address_reg2  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.848 ns                   ; 3.161 ns                 ;
; -1.678 ns                               ; AD_state[0]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.777 ns                   ; 3.099 ns                 ;
; -1.661 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[6]_OTERM11                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[8]_OTERM7                                      ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 3.106 ns                 ;
; -1.633 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|delayed_wrptr_g[2]                                                                    ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.748 ns                   ; 3.115 ns                 ;
; -1.628 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[6]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.774 ns                   ; 3.146 ns                 ;
; -1.628 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_se9:dffpipe15|dffe17a[11]                         ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_qe9:ws_brp|dffe14a[8]                                                         ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.774 ns                   ; 3.146 ns                 ;
; -1.604 ns                               ; AD_state[6]                                                                                                                                             ; register[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.768 ns                   ; 3.164 ns                 ;
; -1.604 ns                               ; AD_state[6]                                                                                                                                             ; register[2]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.768 ns                   ; 3.164 ns                 ;
; -1.604 ns                               ; AD_state[6]                                                                                                                                             ; register[6]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.768 ns                   ; 3.164 ns                 ;
; -1.579 ns                               ; AD_state[6]                                                                                                                                             ; register[13]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.786 ns                   ; 3.207 ns                 ;
; -1.578 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|dffpipe_9d9:wraclr|dffe13a[0]                                                        ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.743 ns                   ; 3.165 ns                 ;
; -1.574 ns                               ; I2SAudioOut:I2SIQO|TLV_state~5                                                                                                                          ; I2SAudioOut:I2SIQO|bit_count[1]                                                                                                                          ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.660 ns                   ; 1.086 ns                 ;
; -1.563 ns                               ; AD_state[6]                                                                                                                                             ; register[10]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.795 ns                   ; 3.232 ns                 ;
; -1.563 ns                               ; AD_state[6]                                                                                                                                             ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.795 ns                   ; 3.232 ns                 ;
; -1.557 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM23                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg5 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.867 ns                   ; 3.310 ns                 ;
; -1.550 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[0]_OTERM25                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[2]_OTERM19                                     ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 3.217 ns                 ;
; -1.549 ns                               ; register[7]                                                                                                                                             ; register[7]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 3.218 ns                 ;
; -1.546 ns                               ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|a_graycounter_ggc:wrptr_gp|counter_ffa[3]_OTERM17                                    ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|ram_block6a12~portb_address_reg8 ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.867 ns                   ; 3.321 ns                 ;
; -1.537 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe10a[0]                           ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|alt_synch_pipe_jv7:rs_dgwp|dffpipe_d09:dffpipe9|dffe11a[0]                            ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 1.124 ns                 ;
; -1.532 ns                               ; AD_state[6]                                                                                                                                             ; register[11]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.783 ns                   ; 3.251 ns                 ;
; -1.532 ns                               ; AD_state[6]                                                                                                                                             ; register[12]                                                                                                                                             ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.783 ns                   ; 3.251 ns                 ;
; -1.525 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM149                                 ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[11]_OTERM153                                  ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 1.136 ns                 ;
; -1.516 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|op_1~18_OTERM41                                                                      ; rx_avail[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.616 ns                   ; 3.100 ns                 ;
; -1.512 ns                               ; AD_state[1]                                                                                                                                             ; AD_state[4]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 3.255 ns                 ;
; -1.509 ns                               ; AD_state[5]                                                                                                                                             ; AD_state[3]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 3.258 ns                 ;
; -1.504 ns                               ; ad_count[8]                                                                                                                                             ; ad_count[8]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 1.157 ns                 ;
; -1.503 ns                               ; ad_count[1]                                                                                                                                             ; ad_count[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 1.158 ns                 ;
; -1.499 ns                               ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM135                                  ; Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_qqj1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[3]_OTERM135                                   ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 2.661 ns                   ; 1.162 ns                 ;
; -1.499 ns                               ; AD_state[5]                                                                                                                                             ; register[9]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.766 ns                   ; 3.267 ns                 ;
; -1.491 ns                               ; register[1]                                                                                                                                             ; register[1]                                                                                                                                              ; MCLK_12MHZ ; MCLK_12MHZ ; 0.000 ns                   ; 4.767 ns                   ; 3.276 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                     ;                                                                                                                                                          ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SPI_SCK'                                                                                                                                                                                                                                                              ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                         ; To                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.744 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.747 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.753 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.755 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.757 ns                 ;
; 0.756 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.758 ns                 ;
; 0.908 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.910 ns                 ;
; 0.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 0.935 ns                 ;
; 1.057 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.059 ns                 ;
; 1.060 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.062 ns                 ;
; 1.172 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.177 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.199 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.217 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.219 ns                 ;
; 1.222 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.224 ns                 ;
; 1.226 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.228 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.468 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.470 ns                 ;
; 1.469 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.471 ns                 ;
; 1.656 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.693 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.695 ns                 ;
; 1.761 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.763 ns                 ;
; 1.779 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.781 ns                 ;
; 1.794 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.796 ns                 ;
; 1.880 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.882 ns                 ;
; 1.933 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.935 ns                 ;
; 1.947 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.949 ns                 ;
; 1.948 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.950 ns                 ;
; 1.959 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.961 ns                 ;
; 1.966 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.968 ns                 ;
; 1.969 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 1.971 ns                 ;
; 2.019 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.021 ns                 ;
; 2.033 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.035 ns                 ;
; 2.105 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.107 ns                 ;
; 2.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.453 ns                 ;
; 2.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.453 ns                 ;
; 2.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.453 ns                 ;
; 2.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.453 ns                 ;
; 2.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.453 ns                 ;
; 2.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.453 ns                 ;
; 2.120 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.453 ns                 ;
; 2.138 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.140 ns                 ;
; 2.141 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.143 ns                 ;
; 2.227 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.229 ns                 ;
; 2.258 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.260 ns                 ;
; 2.268 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; -0.329 ns                  ; 1.939 ns                 ;
; 2.301 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.303 ns                 ;
; 2.309 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.311 ns                 ;
; 2.310 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.312 ns                 ;
; 2.313 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.315 ns                 ;
; 2.332 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.334 ns                 ;
; 2.344 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.346 ns                 ;
; 2.396 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.398 ns                 ;
; 2.430 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.432 ns                 ;
; 2.438 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.440 ns                 ;
; 2.466 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.468 ns                 ;
; 2.482 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.484 ns                 ;
; 2.625 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.958 ns                 ;
; 2.625 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.958 ns                 ;
; 2.625 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.958 ns                 ;
; 2.625 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.958 ns                 ;
; 2.625 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.958 ns                 ;
; 2.625 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.958 ns                 ;
; 2.625 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 2.958 ns                 ;
; 2.774 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.776 ns                 ;
; 2.788 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.790 ns                 ;
; 2.914 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.916 ns                 ;
; 2.945 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 2.947 ns                 ;
; 3.087 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.089 ns                 ;
; 3.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.436 ns                 ;
; 3.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.436 ns                 ;
; 3.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.436 ns                 ;
; 3.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.436 ns                 ;
; 3.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.436 ns                 ;
; 3.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.436 ns                 ;
; 3.103 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.436 ns                 ;
; 3.159 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.492 ns                 ;
; 3.159 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.492 ns                 ;
; 3.159 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.492 ns                 ;
; 3.159 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.492 ns                 ;
; 3.159 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.492 ns                 ;
; 3.159 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.492 ns                 ;
; 3.159 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.492 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.609 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.609 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.609 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.609 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.609 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.609 ns                 ;
; 3.276 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.609 ns                 ;
; 3.319 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.652 ns                 ;
; 3.319 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.652 ns                 ;
; 3.319 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.652 ns                 ;
; 3.319 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.652 ns                 ;
; 3.319 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.652 ns                 ;
; 3.319 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.652 ns                 ;
; 3.319 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.652 ns                 ;
; 3.393 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.395 ns                 ;
; 3.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.767 ns                 ;
; 3.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.767 ns                 ;
; 3.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.767 ns                 ;
; 3.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.767 ns                 ;
; 3.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.767 ns                 ;
; 3.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.767 ns                 ;
; 3.434 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.767 ns                 ;
; 3.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.769 ns                 ;
; 3.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.769 ns                 ;
; 3.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.769 ns                 ;
; 3.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.769 ns                 ;
; 3.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.769 ns                 ;
; 3.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.769 ns                 ;
; 3.436 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 3.769 ns                 ;
; 3.566 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.568 ns                 ;
; 3.617 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.619 ns                 ;
; 3.726 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 3.728 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 4.139 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 4.139 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 4.139 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 4.139 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 4.139 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 4.139 ns                 ;
; 3.806 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.333 ns                   ; 4.139 ns                 ;
; 3.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 4.934 ns                 ;
; 3.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 4.934 ns                 ;
; 3.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 4.934 ns                 ;
; 3.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 4.934 ns                 ;
; 3.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 4.934 ns                 ;
; 3.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 4.934 ns                 ;
; 3.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 4.934 ns                 ;
; 3.917 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[0] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 4.934 ns                 ;
; 3.986 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.003 ns                 ;
; 3.988 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.005 ns                 ;
; 3.989 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.006 ns                 ;
; 3.990 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.007 ns                 ;
; 3.991 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.008 ns                 ;
; 3.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.012 ns                 ;
; 3.995 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.012 ns                 ;
; 4.030 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[3] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.047 ns                 ;
; 4.096 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 0.002 ns                   ; 4.098 ns                 ;
; 4.125 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.142 ns                 ;
; 4.127 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.144 ns                 ;
; 4.128 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.145 ns                 ;
; 4.129 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.146 ns                 ;
; 4.130 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.147 ns                 ;
; 4.134 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.151 ns                 ;
; 4.134 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.151 ns                 ;
; 4.169 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[7] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.186 ns                 ;
; 4.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.195 ns                 ;
; 4.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.195 ns                 ;
; 4.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.195 ns                 ;
; 4.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.195 ns                 ;
; 4.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.195 ns                 ;
; 4.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.195 ns                 ;
; 4.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.195 ns                 ;
; 4.178 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[1] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.195 ns                 ;
; 4.298 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.315 ns                 ;
; 4.300 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.317 ns                 ;
; 4.301 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.318 ns                 ;
; 4.302 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.319 ns                 ;
; 4.303 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.320 ns                 ;
; 4.307 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.324 ns                 ;
; 4.307 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.324 ns                 ;
; 4.338 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.355 ns                 ;
; 4.338 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.355 ns                 ;
; 4.338 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.355 ns                 ;
; 4.338 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.355 ns                 ;
; 4.338 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.355 ns                 ;
; 4.338 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.355 ns                 ;
; 4.338 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.355 ns                 ;
; 4.338 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd           ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.355 ns                 ;
; 4.342 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.359 ns                 ;
; 4.453 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.470 ns                 ;
; 4.453 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.470 ns                 ;
; 4.453 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.470 ns                 ;
; 4.453 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.470 ns                 ;
; 4.453 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.470 ns                 ;
; 4.453 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.470 ns                 ;
; 4.453 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.470 ns                 ;
; 4.453 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[2] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.470 ns                 ;
; 4.458 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.475 ns                 ;
; 4.460 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.477 ns                 ;
; 4.461 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.478 ns                 ;
; 4.462 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.479 ns                 ;
; 4.463 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.480 ns                 ;
; 4.467 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.484 ns                 ;
; 4.467 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.484 ns                 ;
; 4.502 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[4] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.519 ns                 ;
; 4.828 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.845 ns                 ;
; 4.830 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.847 ns                 ;
; 4.831 ns                                ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[6] ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]      ; SPI_SCK    ; SPI_SCK  ; 0.000 ns                   ; 1.017 ns                   ; 5.848 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)          ;                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'FX2_CLK'                                                                                                                                                                                                                       ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                                                  ; To                                                     ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.914 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2  ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 0.916 ns                 ;
; 2.147 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.149 ns                 ;
; 2.147 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.149 ns                 ;
; 2.483 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.487 ns                 ;
; 2.483 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.487 ns                 ;
; 2.483 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.487 ns                 ;
; 2.483 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.487 ns                 ;
; 2.483 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.487 ns                 ;
; 2.483 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.487 ns                 ;
; 2.522 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.526 ns                 ;
; 2.522 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.526 ns                 ;
; 2.522 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.526 ns                 ;
; 2.522 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.526 ns                 ;
; 2.522 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.526 ns                 ;
; 2.522 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 2.526 ns                 ;
; 2.730 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.732 ns                 ;
; 2.730 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.002 ns                   ; 2.732 ns                 ;
; 2.873 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.005 ns                   ; 2.878 ns                 ;
; 2.873 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.005 ns                   ; 2.878 ns                 ;
; 3.066 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.070 ns                 ;
; 3.066 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.070 ns                 ;
; 3.066 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.070 ns                 ;
; 3.066 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.070 ns                 ;
; 3.066 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.070 ns                 ;
; 3.066 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.070 ns                 ;
; 3.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.109 ns                 ;
; 3.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.109 ns                 ;
; 3.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.109 ns                 ;
; 3.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.109 ns                 ;
; 3.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.109 ns                 ;
; 3.105 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.004 ns                   ; 3.109 ns                 ;
; 3.456 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.005 ns                   ; 3.461 ns                 ;
; 3.456 ns      ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1 ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; 0.000 ns                   ; 0.005 ns                   ; 3.461 ns                 ;
+---------------+-------------------------------------------------------+--------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From       ; To                                                      ; To Clock   ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+
; N/A   ; None         ; 8.592 ns   ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
; N/A   ; None         ; 8.437 ns   ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 8.106 ns   ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A   ; None         ; 7.958 ns   ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A   ; None         ; 7.734 ns   ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A   ; None         ; 7.434 ns   ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A   ; None         ; 7.409 ns   ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A   ; None         ; 7.379 ns   ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 7.099 ns   ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A   ; None         ; 6.927 ns   ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A   ; None         ; 6.908 ns   ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A   ; None         ; 6.885 ns   ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A   ; None         ; 6.579 ns   ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 6.111 ns   ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A   ; None         ; 5.857 ns   ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A   ; None         ; 5.842 ns   ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A   ; None         ; 5.655 ns   ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A   ; None         ; 5.643 ns   ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A   ; None         ; 5.636 ns   ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A   ; None         ; 5.529 ns   ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.479 ns   ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A   ; None         ; 5.467 ns   ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A   ; None         ; 5.438 ns   ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A   ; None         ; 5.430 ns   ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A   ; None         ; 5.400 ns   ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A   ; None         ; 5.395 ns   ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A   ; None         ; 5.378 ns   ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A   ; None         ; 5.376 ns   ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A   ; None         ; 5.252 ns   ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A   ; None         ; 5.222 ns   ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A   ; None         ; 5.221 ns   ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A   ; None         ; 5.161 ns   ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A   ; None         ; 4.899 ns   ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A   ; None         ; 4.893 ns   ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A   ; None         ; 4.853 ns   ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A   ; None         ; 4.731 ns   ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A   ; None         ; 4.592 ns   ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 4.376 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A   ; None         ; 4.191 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 4.191 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 4.191 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 4.191 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 4.191 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 4.191 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 4.191 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 4.191 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 4.191 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 4.191 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 4.190 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 4.190 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 4.190 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 4.190 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 4.190 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 4.190 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 4.190 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 4.190 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 4.190 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 4.190 ns   ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 3.868 ns   ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.850 ns   ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A   ; None         ; 3.784 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A   ; None         ; 3.636 ns   ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A   ; None         ; 3.054 ns   ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 3.005 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 3.005 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 3.005 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 3.005 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 3.005 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 3.005 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 3.005 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 3.005 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 3.005 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 3.005 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 3.004 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 3.004 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 3.004 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 3.004 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 3.004 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 3.004 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 3.004 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 3.004 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 3.004 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 3.004 ns   ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 2.579 ns   ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 2.330 ns   ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 2.312 ns   ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A   ; None         ; 2.246 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A   ; None         ; 1.868 ns   ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 1.467 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A   ; None         ; 1.467 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A   ; None         ; 1.467 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A   ; None         ; 1.467 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A   ; None         ; 1.467 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A   ; None         ; 1.467 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A   ; None         ; 1.467 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A   ; None         ; 1.467 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A   ; None         ; 1.467 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A   ; None         ; 1.467 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A   ; None         ; 1.466 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A   ; None         ; 1.466 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A   ; None         ; 1.466 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A   ; None         ; 1.466 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A   ; None         ; 1.466 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A   ; None         ; 1.466 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A   ; None         ; 1.466 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A   ; None         ; 1.466 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A   ; None         ; 1.466 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A   ; None         ; 1.466 ns   ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A   ; None         ; 1.393 ns   ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; 1.144 ns   ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; 1.126 ns   ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A   ; None         ; 1.060 ns   ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A   ; None         ; 0.321 ns   ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; -0.145 ns  ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A   ; None         ; -0.403 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A   ; None         ; -0.421 ns  ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A   ; None         ; -0.487 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
+-------+--------------+------------+------------+---------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                            ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                            ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+
; N/A   ; None         ; 22.489 ns  ; LessThan0~2_OTERM219                                                                                                            ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 22.314 ns  ; LessThan0~2_OTERM219                                                                                                            ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 21.097 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; IFCLK      ;
; N/A   ; None         ; 20.676 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; IFCLK      ;
; N/A   ; None         ; 20.607 ns  ; LessThan0~2_OTERM219                                                                                                            ; DEBUG_LED2  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.432 ns  ; LessThan0~2_OTERM219                                                                                                            ; DEBUG_LED3  ; MCLK_12MHZ ;
; N/A   ; None         ; 20.079 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; IFCLK      ;
; N/A   ; None         ; 19.925 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; IFCLK      ;
; N/A   ; None         ; 19.849 ns  ; LessThan0~2_OTERM219                                                                                                            ; DEBUG_LED2  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.728 ns  ; CC~reg0                                                                                                                         ; CC          ; IFCLK      ;
; N/A   ; None         ; 19.674 ns  ; LessThan0~2_OTERM219                                                                                                            ; DEBUG_LED3  ; PCLK_12MHZ ;
; N/A   ; None         ; 19.582 ns  ; PCC~reg0                                                                                                                        ; PCC         ; IFCLK      ;
; N/A   ; None         ; 19.215 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.794 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.457 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; PCLK_12MHZ ;
; N/A   ; None         ; 18.197 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; MCLK_12MHZ ;
; N/A   ; None         ; 18.043 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; MCLK_12MHZ ;
; N/A   ; None         ; 18.036 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.942 ns  ; LessThan0~2_OTERM219                                                                                                            ; DEBUG_LED2  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.846 ns  ; CC~reg0                                                                                                                         ; CC          ; MCLK_12MHZ ;
; N/A   ; None         ; 17.767 ns  ; LessThan0~2_OTERM219                                                                                                            ; DEBUG_LED3  ; CLK_12MHZ  ;
; N/A   ; None         ; 17.700 ns  ; PCC~reg0                                                                                                                        ; PCC         ; MCLK_12MHZ ;
; N/A   ; None         ; 17.439 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; PCLK_12MHZ ;
; N/A   ; None         ; 17.285 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; PCLK_12MHZ ;
; N/A   ; None         ; 17.088 ns  ; CC~reg0                                                                                                                         ; CC          ; PCLK_12MHZ ;
; N/A   ; None         ; 16.942 ns  ; PCC~reg0                                                                                                                        ; PCC         ; PCLK_12MHZ ;
; N/A   ; None         ; 16.776 ns  ; got_sync                                                                                                                        ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 16.550 ns  ; DFS1~reg0                                                                                                                       ; DFS1        ; CLK_12MHZ  ;
; N/A   ; None         ; 16.377 ns  ; got_sync                                                                                                                        ; DEBUG_LED3  ; IFCLK      ;
; N/A   ; None         ; 16.236 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; IFCLK      ;
; N/A   ; None         ; 16.175 ns  ; clock_s[2]                                                                                                                      ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 16.129 ns  ; DFS0~reg0                                                                                                                       ; DFS0        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.822 ns  ; Rx_control_0[0]                                                                                                                 ; DEBUG_LED2  ; IFCLK      ;
; N/A   ; None         ; 15.532 ns  ; I2SAudioOut:I2SIQO|outbit_o                                                                                                     ; LROUT       ; CLK_12MHZ  ;
; N/A   ; None         ; 15.378 ns  ; I2SAudioOut:I2SAO|outbit_o                                                                                                      ; CDIN        ; CLK_12MHZ  ;
; N/A   ; None         ; 15.181 ns  ; CC~reg0                                                                                                                         ; CC          ; CLK_12MHZ  ;
; N/A   ; None         ; 15.035 ns  ; PCC~reg0                                                                                                                        ; PCC         ; CLK_12MHZ  ;
; N/A   ; None         ; 14.729 ns  ; conf[1]                                                                                                                         ; DEBUG_LED1  ; IFCLK      ;
; N/A   ; None         ; 14.448 ns  ; conf[1]                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.354 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; MCLK_12MHZ ;
; N/A   ; None         ; 14.306 ns  ; conf[0]                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 14.293 ns  ; clock_det:mercury_clock|flag                                                                                                    ; CLK_MCLK    ; MCLK_12MHZ ;
; N/A   ; None         ; 14.244 ns  ; IFCLK_4                                                                                                                         ; CLK_MCLK    ; IFCLK      ;
; N/A   ; None         ; 13.915 ns  ; flash:flash_LED|LED                                                                                                             ; DEBUG_LED0  ; IFCLK      ;
; N/A   ; None         ; 13.596 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; PCLK_12MHZ ;
; N/A   ; None         ; 13.535 ns  ; clock_det:penny_clock|flag                                                                                                      ; CLK_MCLK    ; PCLK_12MHZ ;
; N/A   ; None         ; 12.034 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[0]  ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 11.689 ns  ; AK_reset~reg0                                                                                                                   ; AK_reset    ; CLK_12MHZ  ;
; N/A   ; None         ; 11.628 ns  ; clock_det:janus_clock|flag                                                                                                      ; CLK_MCLK    ; CLK_12MHZ  ;
; N/A   ; None         ; 11.472 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[1]  ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 11.292 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[7]  ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 11.292 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[6]  ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 11.089 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[2]  ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 11.060 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[3]  ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 10.995 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[5]  ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 10.993 ns  ; SLRD~reg0                                                                                                                       ; SLRD        ; IFCLK      ;
; N/A   ; None         ; 10.973 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[4]  ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 10.716 ns  ; conf[1]                                                                                                                         ; CLK_48MHZ   ; IFCLK      ;
; N/A   ; None         ; 10.687 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[13] ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 10.682 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[12] ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 10.632 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[15] ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 10.619 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[14] ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 10.586 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[9]  ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 10.583 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[8]  ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 10.353 ns  ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]                                                                         ; SPI_SO      ; SPI_SCK    ;
; N/A   ; None         ; 10.289 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[11] ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 10.288 ns  ; Tx_fifo:Tx_fifo|dcfifo:dcfifo_component|dcfifo_17m1:auto_generated|altsyncram_rr61:fifo_ram|altsyncram_72f1:altsyncram5|q_a[10] ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 9.543 ns   ; SLEN                                                                                                                            ; FX2_FD[15]  ; IFCLK      ;
; N/A   ; None         ; 9.543 ns   ; SLEN                                                                                                                            ; FX2_FD[14]  ; IFCLK      ;
; N/A   ; None         ; 9.543 ns   ; SLEN                                                                                                                            ; FX2_FD[13]  ; IFCLK      ;
; N/A   ; None         ; 9.523 ns   ; SLEN                                                                                                                            ; FX2_FD[12]  ; IFCLK      ;
; N/A   ; None         ; 8.867 ns   ; SLEN                                                                                                                            ; FX2_FD[9]   ; IFCLK      ;
; N/A   ; None         ; 8.857 ns   ; SLEN                                                                                                                            ; FX2_FD[10]  ; IFCLK      ;
; N/A   ; None         ; 8.847 ns   ; SLEN                                                                                                                            ; FX2_FD[8]   ; IFCLK      ;
; N/A   ; None         ; 8.837 ns   ; SLEN                                                                                                                            ; FX2_FD[11]  ; IFCLK      ;
; N/A   ; None         ; 8.564 ns   ; SLEN                                                                                                                            ; FX2_FD[4]   ; IFCLK      ;
; N/A   ; None         ; 8.564 ns   ; SLEN                                                                                                                            ; FX2_FD[5]   ; IFCLK      ;
; N/A   ; None         ; 8.564 ns   ; SLEN                                                                                                                            ; FX2_FD[6]   ; IFCLK      ;
; N/A   ; None         ; 8.559 ns   ; SLEN                                                                                                                            ; FX2_FD[7]   ; IFCLK      ;
; N/A   ; None         ; 8.417 ns   ; SLOE~reg0                                                                                                                       ; SLOE        ; IFCLK      ;
; N/A   ; None         ; 8.282 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[1]                                                                          ; GPIO[1]     ; FX2_CLK    ;
; N/A   ; None         ; 8.200 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[2]                                                                          ; GPIO[2]     ; FX2_CLK    ;
; N/A   ; None         ; 8.200 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]                                                                          ; GPIO[0]     ; FX2_CLK    ;
; N/A   ; None         ; 8.197 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[5]                                                                          ; GPIO[13]    ; FX2_CLK    ;
; N/A   ; None         ; 8.150 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[6]                                                                          ; GPIO[14]    ; FX2_CLK    ;
; N/A   ; None         ; 8.149 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[2]                                                                          ; GPIO[10]    ; FX2_CLK    ;
; N/A   ; None         ; 8.146 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[4]                                                                          ; GPIO[12]    ; FX2_CLK    ;
; N/A   ; None         ; 8.120 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[3]                                                                          ; GPIO[11]    ; FX2_CLK    ;
; N/A   ; None         ; 8.118 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[7]                                                                          ; GPIO[15]    ; FX2_CLK    ;
; N/A   ; None         ; 7.885 ns   ; SLEN                                                                                                                            ; FX2_FD[3]   ; IFCLK      ;
; N/A   ; None         ; 7.885 ns   ; SLEN                                                                                                                            ; FX2_FD[2]   ; IFCLK      ;
; N/A   ; None         ; 7.875 ns   ; SLEN                                                                                                                            ; FX2_FD[1]   ; IFCLK      ;
; N/A   ; None         ; 7.865 ns   ; SLEN                                                                                                                            ; FX2_FD[0]   ; IFCLK      ;
; N/A   ; None         ; 7.811 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[3]                                                                          ; GPIO[3]     ; FX2_CLK    ;
; N/A   ; None         ; 7.808 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[6]                                                                          ; GPIO[6]     ; FX2_CLK    ;
; N/A   ; None         ; 7.784 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[1]                                                                          ; GPIO[9]     ; FX2_CLK    ;
; N/A   ; None         ; 7.777 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[4]                                                                          ; GPIO[4]     ; FX2_CLK    ;
; N/A   ; None         ; 7.663 ns   ; FIFO_ADR[1]~reg0                                                                                                                ; FIFO_ADR[1] ; IFCLK      ;
; N/A   ; None         ; 7.638 ns   ; SLWR~reg0                                                                                                                       ; SLWR        ; IFCLK      ;
; N/A   ; None         ; 7.624 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]                                                                          ; GPIO[5]     ; FX2_CLK    ;
; N/A   ; None         ; 7.431 ns   ; gpio_control:gpio_controlSDR|RegisterX:port1reg|OUT[0]                                                                          ; GPIO[8]     ; FX2_CLK    ;
; N/A   ; None         ; 7.422 ns   ; gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[7]                                                                          ; GPIO[7]     ; FX2_CLK    ;
; N/A   ; None         ; 7.356 ns   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd                                                                              ; SPI_SO      ; SPI_SCK    ;
+-------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------+-------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+------------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From       ; To        ;
+-------+-------------------+-----------------+------------+-----------+
; N/A   ; None              ; 11.682 ns       ; SDOBACK    ; FX2_PE1   ;
; N/A   ; None              ; 11.634 ns       ; MCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 11.192 ns       ; FX2_PE3    ; TMS       ;
; N/A   ; None              ; 11.162 ns       ; FX2_PE2    ; TCK       ;
; N/A   ; None              ; 11.116 ns       ; FX2_PE0    ; TDO       ;
; N/A   ; None              ; 10.448 ns       ; PCLK_12MHZ ; CLK_MCLK  ;
; N/A   ; None              ; 8.910 ns        ; CLK_12MHZ  ; CLK_MCLK  ;
; N/A   ; None              ; 7.651 ns        ; IFCLK      ; CLK_48MHZ ;
+-------+-------------------+-----------------+------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                          ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From       ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+
; N/A           ; None        ; 5.787 ns  ; MDOUT      ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 5.045 ns  ; DOUT       ; q[0]                                                    ; IFCLK      ;
; N/A           ; None        ; 3.905 ns  ; MDOUT      ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; 3.747 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 3.663 ns  ; CDOUT      ; Tx_q[0]                                                 ; IFCLK      ;
; N/A           ; None        ; 3.163 ns  ; DOUT       ; q[0]                                                    ; MCLK_12MHZ ;
; N/A           ; None        ; 3.147 ns  ; MDOUT      ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; 2.405 ns  ; DOUT       ; q[0]                                                    ; PCLK_12MHZ ;
; N/A           ; None        ; 1.865 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 1.781 ns  ; CDOUT      ; Tx_q[0]                                                 ; MCLK_12MHZ ;
; N/A           ; None        ; 1.240 ns  ; MDOUT      ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; 1.107 ns  ; CDOUT_P    ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 1.023 ns  ; CDOUT      ; Tx_q[0]                                                 ; PCLK_12MHZ ;
; N/A           ; None        ; 0.498 ns  ; DOUT       ; q[0]                                                    ; CLK_12MHZ  ;
; N/A           ; None        ; 0.411 ns  ; CLK_12MHZ  ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -0.800 ns ; CDOUT_P    ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -0.884 ns ; CDOUT      ; Tx_q[0]                                                 ; CLK_12MHZ  ;
; N/A           ; None        ; -1.127 ns ; PCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -1.200 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -1.200 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -1.200 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -1.200 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -1.200 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -1.200 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -1.200 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -1.200 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -1.200 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -1.200 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -1.201 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -1.201 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -1.201 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -1.201 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -1.201 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -1.201 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -1.201 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -1.201 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -1.201 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -1.201 ns ; CLK_12MHZ  ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -2.313 ns ; MCLK_12MHZ ; flash:flash_LED|LED                                     ; IFCLK      ;
; N/A           ; None        ; -2.738 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -2.738 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -2.738 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -2.738 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -2.738 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -2.738 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -2.738 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -2.738 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -2.738 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -2.738 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -2.739 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -2.739 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -2.739 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -2.739 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -2.739 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -2.739 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -2.739 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -2.739 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -2.739 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -2.739 ns ; PCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -3.370 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] ; SPI_SCK    ;
; N/A           ; None        ; -3.924 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[9]                          ; IFCLK      ;
; N/A           ; None        ; -3.924 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[4]                          ; IFCLK      ;
; N/A           ; None        ; -3.924 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[6]                          ; IFCLK      ;
; N/A           ; None        ; -3.924 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[5]                          ; IFCLK      ;
; N/A           ; None        ; -3.924 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[8]                          ; IFCLK      ;
; N/A           ; None        ; -3.924 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[7]                          ; IFCLK      ;
; N/A           ; None        ; -3.924 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[2]                          ; IFCLK      ;
; N/A           ; None        ; -3.924 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[3]                          ; IFCLK      ;
; N/A           ; None        ; -3.924 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[1]                          ; IFCLK      ;
; N/A           ; None        ; -3.924 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[0]                          ; IFCLK      ;
; N/A           ; None        ; -3.925 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[15]                         ; IFCLK      ;
; N/A           ; None        ; -3.925 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[14]                         ; IFCLK      ;
; N/A           ; None        ; -3.925 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[16]                         ; IFCLK      ;
; N/A           ; None        ; -3.925 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[17]                         ; IFCLK      ;
; N/A           ; None        ; -3.925 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[18]                         ; IFCLK      ;
; N/A           ; None        ; -3.925 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[19]                         ; IFCLK      ;
; N/A           ; None        ; -3.925 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[13]                         ; IFCLK      ;
; N/A           ; None        ; -3.925 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[11]                         ; IFCLK      ;
; N/A           ; None        ; -3.925 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[12]                         ; IFCLK      ;
; N/A           ; None        ; -3.925 ns ; MCLK_12MHZ ; flash:flash_LED|error_count[10]                         ; IFCLK      ;
; N/A           ; None        ; -4.110 ns ; SPI_SI     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -4.465 ns ; SPI_CS     ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK    ;
; N/A           ; None        ; -4.587 ns ; FLAGC      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -4.627 ns ; FLAGC      ; SLEN                                                    ; IFCLK      ;
; N/A           ; None        ; -4.633 ns ; FLAGC      ; state_FX[1]                                             ; IFCLK      ;
; N/A           ; None        ; -4.895 ns ; FX2_FD[7]  ; Rx_register[15]                                         ; IFCLK      ;
; N/A           ; None        ; -4.955 ns ; FX2_FD[15] ; Rx_register[7]                                          ; IFCLK      ;
; N/A           ; None        ; -4.956 ns ; FX2_FD[11] ; Rx_register[3]                                          ; IFCLK      ;
; N/A           ; None        ; -4.986 ns ; GPIO[21]   ; debounce:de_dash|pb_history[0]                          ; IFCLK      ;
; N/A           ; None        ; -5.110 ns ; FX2_FD[10] ; Rx_register[2]                                          ; IFCLK      ;
; N/A           ; None        ; -5.112 ns ; FX2_FD[14] ; Rx_register[6]                                          ; IFCLK      ;
; N/A           ; None        ; -5.129 ns ; FX2_FD[12] ; Rx_register[4]                                          ; IFCLK      ;
; N/A           ; None        ; -5.134 ns ; GPIO[22]   ; debounce:de_dot|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.164 ns ; FX2_FD[4]  ; Rx_register[12]                                         ; IFCLK      ;
; N/A           ; None        ; -5.172 ns ; FX2_FD[9]  ; Rx_register[1]                                          ; IFCLK      ;
; N/A           ; None        ; -5.201 ns ; FX2_FD[8]  ; Rx_register[0]                                          ; IFCLK      ;
; N/A           ; None        ; -5.213 ns ; FX2_FD[13] ; Rx_register[5]                                          ; IFCLK      ;
; N/A           ; None        ; -5.263 ns ; PTT_in     ; debounce:de_PTT|pb_history[0]                           ; IFCLK      ;
; N/A           ; None        ; -5.370 ns ; FX2_FD[2]  ; Rx_register[10]                                         ; IFCLK      ;
; N/A           ; None        ; -5.377 ns ; FX2_FD[1]  ; Rx_register[9]                                          ; IFCLK      ;
; N/A           ; None        ; -5.389 ns ; FX2_FD[5]  ; Rx_register[13]                                         ; IFCLK      ;
; N/A           ; None        ; -5.576 ns ; FX2_FD[3]  ; Rx_register[11]                                         ; IFCLK      ;
; N/A           ; None        ; -5.591 ns ; FX2_FD[0]  ; Rx_register[8]                                          ; IFCLK      ;
; N/A           ; None        ; -5.845 ns ; FX2_FD[6]  ; Rx_register[14]                                         ; IFCLK      ;
; N/A           ; None        ; -6.313 ns ; FLAGA      ; state_FX[0]                                             ; IFCLK      ;
; N/A           ; None        ; -6.619 ns ; GPIO[19]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[3] ; SPI_SCK    ;
; N/A           ; None        ; -6.642 ns ; GPIO[17]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1] ; SPI_SCK    ;
; N/A           ; None        ; -6.661 ns ; GPIO[23]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7] ; SPI_SCK    ;
; N/A           ; None        ; -6.833 ns ; FLAGA      ; SLOE~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -7.113 ns ; GPIO[16]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] ; SPI_SCK    ;
; N/A           ; None        ; -7.143 ns ; GPIO[20]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[4] ; SPI_SCK    ;
; N/A           ; None        ; -7.168 ns ; FLAGA      ; state_FX[2]                                             ; IFCLK      ;
; N/A           ; None        ; -7.468 ns ; GPIO[22]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] ; SPI_SCK    ;
; N/A           ; None        ; -7.692 ns ; FLAGC      ; Tx_read_clock                                           ; IFCLK      ;
; N/A           ; None        ; -7.840 ns ; GPIO[18]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2] ; SPI_SCK    ;
; N/A           ; None        ; -8.171 ns ; FLAGC      ; SLWR~reg0                                               ; IFCLK      ;
; N/A           ; None        ; -8.326 ns ; GPIO[21]   ; gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5] ; SPI_SCK    ;
+---------------+-------------+-----------+------------+---------------------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun Jul 19 11:38:13 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Ozy_Janus -c Ozy_Janus --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "MCLK_12MHZ" is an undefined clock
    Info: Assuming node "SPI_SCK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
Warning: Clock Setting "FX2 Clock" is unassigned
Warning: Found 35 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "division:division_phoenix|bits[5]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[7]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[6]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[4]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[0]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[1]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[3]" as buffer
    Info: Detected ripple clock "division:division_phoenix|bits[2]" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0~1" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0~0" as buffer
    Info: Detected gated clock "division:division_phoenix|WideNor0" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "clock_det:mercury_clock|flag" as buffer
    Info: Detected ripple clock "Tx_read_clock" as buffer
    Info: Detected gated clock "CLK_MCLK~2" as buffer
    Info: Detected ripple clock "clock_det:penny_clock|flag" as buffer
    Info: Detected ripple clock "clock_s[2]" as buffer
    Info: Detected ripple clock "SLRD~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~3" as buffer
    Info: Detected gated clock "CLK_MCLK~1" as buffer
    Info: Detected ripple clock "clock_det:janus_clock|flag" as buffer
    Info: Detected ripple clock "conf[1]" as buffer
    Info: Detected ripple clock "conf[0]" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected gated clock "CLK_MCLK~4" as buffer
    Info: Detected ripple clock "IFCLK_4" as buffer
    Info: Detected gated clock "CLK_MCLK~0" as buffer
    Info: Detected gated clock "CLK_MCLK~5" as buffer
    Info: Detected ripple clock "AK_reset~reg0" as buffer
    Info: Detected ripple clock "DFS0~reg0" as buffer
    Info: Detected ripple clock "DFS1~reg0" as buffer
    Info: Detected gated clock "CLK_MCLK~6" as buffer
    Info: Detected gated clock "BCLK~3" as buffer
    Info: Detected ripple clock "clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[0]" as buffer
    Info: Detected gated clock "BCLK~2" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is -75 ps for clock "IFCLK" between source register "CCcount[0]" and destination register "PCC~reg0"
    Info: Fmax is 47.66 MHz (period= 20.982 ns)
    Info: + Largest register to register requirement is 7.157 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.995 ns
            Info: + Shortest clock path from clock "IFCLK" to destination register is 10.950 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.138 ns) + CELL(0.970 ns) = 4.238 ns; Loc. = LCFF_X32_Y13_N3; Fanout = 26; REG Node = 'IFCLK_4'
                Info: 3: + IC(0.794 ns) + CELL(0.615 ns) = 5.647 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.040 ns) + CELL(0.615 ns) = 7.302 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.341 ns) + CELL(0.970 ns) = 8.613 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.764 ns) + CELL(0.000 ns) = 9.377 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.907 ns) + CELL(0.666 ns) = 10.950 ns; Loc. = LCFF_X21_Y14_N13; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 4.966 ns ( 45.35 % )
                Info: Total interconnect delay = 5.984 ns ( 54.65 % )
            Info: - Longest clock path from clock "IFCLK" to source register is 13.945 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.094 ns) + CELL(0.970 ns) = 4.194 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.402 ns) + CELL(0.970 ns) = 5.566 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.456 ns) + CELL(0.366 ns) = 6.388 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.377 ns) + CELL(0.370 ns) = 7.135 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.383 ns) + CELL(0.370 ns) = 7.888 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.387 ns) + CELL(0.366 ns) = 8.641 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.040 ns) + CELL(0.615 ns) = 10.296 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.341 ns) + CELL(0.970 ns) = 11.607 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 10: + IC(0.764 ns) + CELL(0.000 ns) = 12.371 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 11: + IC(0.908 ns) + CELL(0.666 ns) = 13.945 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 31; REG Node = 'CCcount[0]'
                Info: Total cell delay = 6.793 ns ( 48.71 % )
                Info: Total interconnect delay = 7.152 ns ( 51.29 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 31; REG Node = 'CCcount[0]'
        Info: 2: + IC(1.140 ns) + CELL(0.206 ns) = 1.346 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'PCC~2'
        Info: 3: + IC(1.054 ns) + CELL(0.650 ns) = 3.050 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 1; COMB Node = 'PCC~3'
        Info: 4: + IC(1.815 ns) + CELL(0.624 ns) = 5.489 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 1; COMB Node = 'PCC~4'
        Info: 5: + IC(1.011 ns) + CELL(0.624 ns) = 7.124 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 1; COMB Node = 'PCC~8'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 7.232 ns; Loc. = LCFF_X21_Y14_N13; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.212 ns ( 30.59 % )
        Info: Total interconnect delay = 5.020 ns ( 69.41 % )
Warning: Can't achieve timing requirement Clock Setup: 'IFCLK' along 1 path(s). See Report window for details.
Info: Slack time is 30.475 ns for clock "CLK_12MHZ" between source register "CCcount[0]" and destination register "PCC~reg0"
    Info: Fmax is 48.95 MHz (period= 20.43 ns)
    Info: + Largest register to register requirement is 37.707 ns
        Info: + Setup relationship between source and destination is 40.690 ns
            Info: + Latch edge is 40.690 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with inverted offset of 40.690 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.719 ns
            Info: + Shortest clock path from clock "CLK_12MHZ" to destination register is 6.679 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.840 ns) + CELL(0.206 ns) = 3.031 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.341 ns) + CELL(0.970 ns) = 4.342 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 4: + IC(0.764 ns) + CELL(0.000 ns) = 5.106 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 5: + IC(0.907 ns) + CELL(0.666 ns) = 6.679 ns; Loc. = LCFF_X21_Y14_N13; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 2.827 ns ( 42.33 % )
                Info: Total interconnect delay = 3.852 ns ( 57.67 % )
            Info: - Longest clock path from clock "CLK_12MHZ" to source register is 9.398 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N27; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.169 ns) + CELL(0.206 ns) = 4.268 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.115 ns) + CELL(0.366 ns) = 5.749 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.341 ns) + CELL(0.970 ns) = 7.060 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.764 ns) + CELL(0.000 ns) = 7.824 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.908 ns) + CELL(0.666 ns) = 9.398 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 31; REG Node = 'CCcount[0]'
                Info: Total cell delay = 4.163 ns ( 44.30 % )
                Info: Total interconnect delay = 5.235 ns ( 55.70 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 31; REG Node = 'CCcount[0]'
        Info: 2: + IC(1.140 ns) + CELL(0.206 ns) = 1.346 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'PCC~2'
        Info: 3: + IC(1.054 ns) + CELL(0.650 ns) = 3.050 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 1; COMB Node = 'PCC~3'
        Info: 4: + IC(1.815 ns) + CELL(0.624 ns) = 5.489 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 1; COMB Node = 'PCC~4'
        Info: 5: + IC(1.011 ns) + CELL(0.624 ns) = 7.124 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 1; COMB Node = 'PCC~8'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 7.232 ns; Loc. = LCFF_X21_Y14_N13; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.212 ns ( 30.59 % )
        Info: Total interconnect delay = 5.020 ns ( 69.41 % )
Info: Slack time is 29.416 ns for clock "PCLK_12MHZ" between source register "CCcount[0]" and destination register "PCC~reg0"
    Info: Fmax is 47.24 MHz (period= 21.168 ns)
    Info: + Largest register to register requirement is 36.648 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.088 ns
            Info: + Shortest clock path from clock "PCLK_12MHZ" to destination register is 8.217 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 2.161 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.387 ns) + CELL(0.366 ns) = 2.914 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.040 ns) + CELL(0.615 ns) = 4.569 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.341 ns) + CELL(0.970 ns) = 5.880 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 6: + IC(0.764 ns) + CELL(0.000 ns) = 6.644 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 7: + IC(0.907 ns) + CELL(0.666 ns) = 8.217 ns; Loc. = LCFF_X21_Y14_N13; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 3.818 ns ( 46.46 % )
                Info: Total interconnect delay = 4.399 ns ( 53.54 % )
            Info: - Longest clock path from clock "PCLK_12MHZ" to source register is 11.305 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.340 ns) + CELL(0.970 ns) = 3.305 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.740 ns) + CELL(0.206 ns) = 4.251 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.248 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.387 ns) + CELL(0.366 ns) = 6.001 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.040 ns) + CELL(0.615 ns) = 7.656 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.341 ns) + CELL(0.970 ns) = 8.967 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 8: + IC(0.764 ns) + CELL(0.000 ns) = 9.731 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 9: + IC(0.908 ns) + CELL(0.666 ns) = 11.305 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 31; REG Node = 'CCcount[0]'
                Info: Total cell delay = 5.412 ns ( 47.87 % )
                Info: Total interconnect delay = 5.893 ns ( 52.13 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 31; REG Node = 'CCcount[0]'
        Info: 2: + IC(1.140 ns) + CELL(0.206 ns) = 1.346 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'PCC~2'
        Info: 3: + IC(1.054 ns) + CELL(0.650 ns) = 3.050 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 1; COMB Node = 'PCC~3'
        Info: 4: + IC(1.815 ns) + CELL(0.624 ns) = 5.489 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 1; COMB Node = 'PCC~4'
        Info: 5: + IC(1.011 ns) + CELL(0.624 ns) = 7.124 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 1; COMB Node = 'PCC~8'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 7.232 ns; Loc. = LCFF_X21_Y14_N13; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.212 ns ( 30.59 % )
        Info: Total interconnect delay = 5.020 ns ( 69.41 % )
Info: No valid register-to-register data paths exist for clock "BCLK"
Info: No valid register-to-register data paths exist for clock "LRCLK"
Info: No valid register-to-register data paths exist for clock "CBCLK"
Info: No valid register-to-register data paths exist for clock "CLRCLK"
Info: Slack time is 260 ps for clock "MCLK_12MHZ" between source register "CCcount[0]" and destination register "PCC~reg0"
    Info: Fmax is 49.23 MHz (period= 20.312 ns)
    Info: + Largest register to register requirement is 7.492 ns
        Info: + Setup relationship between source and destination is 10.416 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -2.660 ns
            Info: + Shortest clock path from clock "MCLK_12MHZ" to destination register is 9.403 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.975 ns) + CELL(0.624 ns) = 2.594 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.383 ns) + CELL(0.370 ns) = 3.347 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.387 ns) + CELL(0.366 ns) = 4.100 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.040 ns) + CELL(0.615 ns) = 5.755 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.341 ns) + CELL(0.970 ns) = 7.066 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 7: + IC(0.764 ns) + CELL(0.000 ns) = 7.830 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 8: + IC(0.907 ns) + CELL(0.666 ns) = 9.403 ns; Loc. = LCFF_X21_Y14_N13; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 4.606 ns ( 48.98 % )
                Info: Total interconnect delay = 4.797 ns ( 51.02 % )
            Info: - Longest clock path from clock "MCLK_12MHZ" to source register is 12.063 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.290 ns) + CELL(0.970 ns) = 3.255 ns; Loc. = LCFF_X31_Y13_N29; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(1.045 ns) + CELL(0.206 ns) = 4.506 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.377 ns) + CELL(0.370 ns) = 5.253 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.383 ns) + CELL(0.370 ns) = 6.006 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.387 ns) + CELL(0.366 ns) = 6.759 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.040 ns) + CELL(0.615 ns) = 8.414 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.341 ns) + CELL(0.970 ns) = 9.725 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 9: + IC(0.764 ns) + CELL(0.000 ns) = 10.489 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 10: + IC(0.908 ns) + CELL(0.666 ns) = 12.063 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 31; REG Node = 'CCcount[0]'
                Info: Total cell delay = 5.528 ns ( 45.83 % )
                Info: Total interconnect delay = 6.535 ns ( 54.17 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.232 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N29; Fanout = 31; REG Node = 'CCcount[0]'
        Info: 2: + IC(1.140 ns) + CELL(0.206 ns) = 1.346 ns; Loc. = LCCOMB_X22_Y12_N28; Fanout = 1; COMB Node = 'PCC~2'
        Info: 3: + IC(1.054 ns) + CELL(0.650 ns) = 3.050 ns; Loc. = LCCOMB_X22_Y12_N4; Fanout = 1; COMB Node = 'PCC~3'
        Info: 4: + IC(1.815 ns) + CELL(0.624 ns) = 5.489 ns; Loc. = LCCOMB_X21_Y14_N20; Fanout = 1; COMB Node = 'PCC~4'
        Info: 5: + IC(1.011 ns) + CELL(0.624 ns) = 7.124 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 1; COMB Node = 'PCC~8'
        Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 7.232 ns; Loc. = LCFF_X21_Y14_N13; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 2.212 ns ( 30.59 % )
        Info: Total interconnect delay = 5.020 ns ( 69.41 % )
Info: Slack time is 13.006 ns for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]"
    Info: Fmax is 127.76 MHz (period= 7.827 ns)
    Info: + Largest register to register requirement is 21.253 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.684 ns
            Info: + Shortest clock path from clock "SPI_SCK" to destination register is 3.607 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.946 ns) + CELL(0.666 ns) = 3.607 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]'
                Info: Total cell delay = 1.661 ns ( 46.05 % )
                Info: Total interconnect delay = 1.946 ns ( 53.95 % )
            Info: - Longest clock path from clock "SPI_SCK" to source register is 2.923 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.262 ns) + CELL(0.666 ns) = 2.923 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
                Info: Total cell delay = 1.661 ns ( 56.83 % )
                Info: Total interconnect delay = 1.262 ns ( 43.17 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 8.247 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y14_N19; Fanout = 12; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[1]'
        Info: 2: + IC(3.913 ns) + CELL(0.624 ns) = 4.537 ns; Loc. = LCCOMB_X18_Y4_N24; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector0~1'
        Info: 3: + IC(0.775 ns) + CELL(0.589 ns) = 5.901 ns; Loc. = LCCOMB_X19_Y4_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector5~1'
        Info: 4: + IC(1.886 ns) + CELL(0.460 ns) = 8.247 ns; Loc. = LCFF_X19_Y10_N1; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[2]'
        Info: Total cell delay = 1.673 ns ( 20.29 % )
        Info: Total interconnect delay = 6.574 ns ( 79.71 % )
Info: Slack time is 17.111 ns for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]"
    Info: Fmax is 268.67 MHz (period= 3.722 ns)
    Info: + Largest register to register requirement is 20.572 ns
        Info: + Setup relationship between source and destination is 20.833 ns
            Info: + Latch edge is 20.833 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.003 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.851 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.906 ns) + CELL(0.666 ns) = 2.851 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]'
                Info: Total cell delay = 1.806 ns ( 63.35 % )
                Info: Total interconnect delay = 1.045 ns ( 36.65 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.848 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X18_Y4_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.41 % )
                Info: Total interconnect delay = 1.042 ns ( 36.59 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 3.461 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.477 ns) + CELL(0.499 ns) = 0.976 ns; Loc. = LCCOMB_X18_Y4_N10; Fanout = 2; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port1reg|always0~3'
        Info: 3: + IC(0.371 ns) + CELL(0.206 ns) = 1.553 ns; Loc. = LCCOMB_X18_Y4_N26; Fanout = 8; COMB Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|always0~1'
        Info: 4: + IC(1.053 ns) + CELL(0.855 ns) = 3.461 ns; Loc. = LCFF_X18_Y3_N1; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[5]'
        Info: Total cell delay = 1.560 ns ( 45.07 % )
        Info: Total interconnect delay = 1.901 ns ( 54.93 % )
Info: Minimum slack time is -6.847 ns for clock "IFCLK" between source register "division:division_phoenix|quotient[12]" and destination register "PCC~reg0"
    Info: + Shortest register to register delay is 4.301 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N17; Fanout = 1; REG Node = 'division:division_phoenix|quotient[12]'
        Info: 2: + IC(1.196 ns) + CELL(0.370 ns) = 1.566 ns; Loc. = LCCOMB_X21_Y14_N8; Fanout = 1; COMB Node = 'Mux7~36_RESYN112_BDD113'
        Info: 3: + IC(0.374 ns) + CELL(0.366 ns) = 2.306 ns; Loc. = LCCOMB_X21_Y14_N14; Fanout = 1; COMB Node = 'Mux7~36'
        Info: 4: + IC(0.375 ns) + CELL(0.370 ns) = 3.051 ns; Loc. = LCCOMB_X21_Y14_N28; Fanout = 1; COMB Node = 'Mux7~44'
        Info: 5: + IC(0.364 ns) + CELL(0.206 ns) = 3.621 ns; Loc. = LCCOMB_X21_Y14_N18; Fanout = 1; COMB Node = 'PCC~10'
        Info: 6: + IC(0.366 ns) + CELL(0.206 ns) = 4.193 ns; Loc. = LCCOMB_X21_Y14_N12; Fanout = 1; COMB Node = 'PCC~8'
        Info: 7: + IC(0.000 ns) + CELL(0.108 ns) = 4.301 ns; Loc. = LCFF_X21_Y14_N13; Fanout = 2; REG Node = 'PCC~reg0'
        Info: Total cell delay = 1.626 ns ( 37.81 % )
        Info: Total interconnect delay = 2.675 ns ( 62.19 % )
    Info: - Smallest register to register requirement is 11.148 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 10.416 ns
                Info: Clock period of Destination clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 10.416 ns
                Info: Clock period of Source clock "IFCLK" is 20.833 ns with inverted offset of 10.416 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 11.146 ns
            Info: + Longest clock path from clock "IFCLK" to destination register is 13.944 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(2.094 ns) + CELL(0.970 ns) = 4.194 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 6; REG Node = 'SLRD~reg0'
                Info: 3: + IC(0.402 ns) + CELL(0.970 ns) = 5.566 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 3; REG Node = 'clock_s[2]'
                Info: 4: + IC(0.456 ns) + CELL(0.366 ns) = 6.388 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 5: + IC(0.377 ns) + CELL(0.370 ns) = 7.135 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 6: + IC(0.383 ns) + CELL(0.370 ns) = 7.888 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 7: + IC(0.387 ns) + CELL(0.366 ns) = 8.641 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 8: + IC(1.040 ns) + CELL(0.615 ns) = 10.296 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 9: + IC(0.341 ns) + CELL(0.970 ns) = 11.607 ns; Loc. = LCFF_X33_Y10_N15; Fanout = 4; REG Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]'
                Info: 10: + IC(0.764 ns) + CELL(0.000 ns) = 12.371 ns; Loc. = CLKCTRL_G4; Fanout = 128; COMB Node = 'clocks:clocks|lpm_counter:lpm_counter_component|cntr_skh:auto_generated|safe_q[1]~clkctrl'
                Info: 11: + IC(0.907 ns) + CELL(0.666 ns) = 13.944 ns; Loc. = LCFF_X21_Y14_N13; Fanout = 2; REG Node = 'PCC~reg0'
                Info: Total cell delay = 6.793 ns ( 48.72 % )
                Info: Total interconnect delay = 7.151 ns ( 51.28 % )
            Info: - Shortest clock path from clock "IFCLK" to source register is 2.798 ns
                Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
                Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 247; COMB Node = 'IFCLK~clkctrl'
                Info: 3: + IC(0.866 ns) + CELL(0.666 ns) = 2.798 ns; Loc. = LCFF_X21_Y10_N17; Fanout = 1; REG Node = 'division:division_phoenix|quotient[12]'
                Info: Total cell delay = 1.796 ns ( 64.19 % )
                Info: Total interconnect delay = 1.002 ns ( 35.81 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement IFCLK along 989 path(s). See Report window for details.
Info: Minimum slack time is -5.658 ns for clock "CLK_12MHZ" between source register "AK_reset~reg0" and destination register "DFS0~reg0"
    Info: + Shortest register to register delay is 1.063 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
        Info: 2: + IC(0.749 ns) + CELL(0.206 ns) = 0.955 ns; Loc. = LCCOMB_X33_Y11_N30; Fanout = 1; COMB Node = 'DFS0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.063 ns; Loc. = LCFF_X33_Y11_N31; Fanout = 3; REG Node = 'DFS0~reg0'
        Info: Total cell delay = 0.314 ns ( 29.54 % )
        Info: Total interconnect delay = 0.749 ns ( 70.46 % )
    Info: - Smallest register to register requirement is 6.721 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLK_12MHZ" is 81.380 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.719 ns
            Info: + Longest clock path from clock "CLK_12MHZ" to destination register is 10.757 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(0.938 ns) + CELL(0.970 ns) = 2.893 ns; Loc. = LCFF_X33_Y17_N27; Fanout = 2; REG Node = 'clock_det:janus_clock|flag'
                Info: 3: + IC(1.169 ns) + CELL(0.206 ns) = 4.268 ns; Loc. = LCCOMB_X33_Y13_N28; Fanout = 1; COMB Node = 'CLK_MCLK~0'
                Info: 4: + IC(1.115 ns) + CELL(0.366 ns) = 5.749 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.341 ns) + CELL(0.970 ns) = 7.060 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 6: + IC(0.444 ns) + CELL(0.206 ns) = 7.710 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 1; COMB Node = 'BCLK~3'
                Info: 7: + IC(0.368 ns) + CELL(0.366 ns) = 8.444 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 8: + IC(0.749 ns) + CELL(0.000 ns) = 9.193 ns; Loc. = CLKCTRL_G5; Fanout = 267; COMB Node = 'BCLK~2clkctrl'
                Info: 9: + IC(0.898 ns) + CELL(0.666 ns) = 10.757 ns; Loc. = LCFF_X33_Y11_N31; Fanout = 3; REG Node = 'DFS0~reg0'
                Info: Total cell delay = 4.735 ns ( 44.02 % )
                Info: Total interconnect delay = 6.022 ns ( 55.98 % )
            Info: - Shortest clock path from clock "CLK_12MHZ" to source register is 4.038 ns
                Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 13; CLK Node = 'CLK_12MHZ'
                Info: 2: + IC(1.840 ns) + CELL(0.206 ns) = 3.031 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 3: + IC(0.341 ns) + CELL(0.666 ns) = 4.038 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: Total cell delay = 1.857 ns ( 45.99 % )
                Info: Total interconnect delay = 2.181 ns ( 54.01 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement CLK_12MHZ along 740 path(s). See Report window for details.
Info: Minimum slack time is -6.027 ns for clock "PCLK_12MHZ" between source register "AK_reset~reg0" and destination register "DFS0~reg0"
    Info: + Shortest register to register delay is 1.063 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
        Info: 2: + IC(0.749 ns) + CELL(0.206 ns) = 0.955 ns; Loc. = LCCOMB_X33_Y11_N30; Fanout = 1; COMB Node = 'DFS0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.063 ns; Loc. = LCFF_X33_Y11_N31; Fanout = 3; REG Node = 'DFS0~reg0'
        Info: Total cell delay = 0.314 ns ( 29.54 % )
        Info: Total interconnect delay = 0.749 ns ( 70.46 % )
    Info: - Smallest register to register requirement is 7.090 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "PCLK_12MHZ" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 7.088 ns
            Info: + Longest clock path from clock "PCLK_12MHZ" to destination register is 12.664 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(1.340 ns) + CELL(0.970 ns) = 3.305 ns; Loc. = LCFF_X33_Y12_N1; Fanout = 2; REG Node = 'clock_det:penny_clock|flag'
                Info: 3: + IC(0.740 ns) + CELL(0.206 ns) = 4.251 ns; Loc. = LCCOMB_X33_Y13_N22; Fanout = 1; COMB Node = 'CLK_MCLK~1'
                Info: 4: + IC(0.373 ns) + CELL(0.624 ns) = 5.248 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 5: + IC(0.387 ns) + CELL(0.366 ns) = 6.001 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 6: + IC(1.040 ns) + CELL(0.615 ns) = 7.656 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 7: + IC(0.341 ns) + CELL(0.970 ns) = 8.967 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 8: + IC(0.444 ns) + CELL(0.206 ns) = 9.617 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 1; COMB Node = 'BCLK~3'
                Info: 9: + IC(0.368 ns) + CELL(0.366 ns) = 10.351 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 10: + IC(0.749 ns) + CELL(0.000 ns) = 11.100 ns; Loc. = CLKCTRL_G5; Fanout = 267; COMB Node = 'BCLK~2clkctrl'
                Info: 11: + IC(0.898 ns) + CELL(0.666 ns) = 12.664 ns; Loc. = LCFF_X33_Y11_N31; Fanout = 3; REG Node = 'DFS0~reg0'
                Info: Total cell delay = 5.984 ns ( 47.25 % )
                Info: Total interconnect delay = 6.680 ns ( 52.75 % )
            Info: - Shortest clock path from clock "PCLK_12MHZ" to source register is 5.576 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_144; Fanout = 13; CLK Node = 'PCLK_12MHZ'
                Info: 2: + IC(0.960 ns) + CELL(0.206 ns) = 2.161 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 3: + IC(0.387 ns) + CELL(0.366 ns) = 2.914 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 4: + IC(1.040 ns) + CELL(0.615 ns) = 4.569 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 5: + IC(0.341 ns) + CELL(0.666 ns) = 5.576 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: Total cell delay = 2.848 ns ( 51.08 % )
                Info: Total interconnect delay = 2.728 ns ( 48.92 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement PCLK_12MHZ along 974 path(s). See Report window for details.
Info: Minimum slack time is -5.599 ns for clock "MCLK_12MHZ" between source register "AK_reset~reg0" and destination register "DFS0~reg0"
    Info: + Shortest register to register delay is 1.063 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
        Info: 2: + IC(0.749 ns) + CELL(0.206 ns) = 0.955 ns; Loc. = LCCOMB_X33_Y11_N30; Fanout = 1; COMB Node = 'DFS0~1'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.063 ns; Loc. = LCFF_X33_Y11_N31; Fanout = 3; REG Node = 'DFS0~reg0'
        Info: Total cell delay = 0.314 ns ( 29.54 % )
        Info: Total interconnect delay = 0.749 ns ( 70.46 % )
    Info: - Smallest register to register requirement is 6.662 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "MCLK_12MHZ" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.660 ns
            Info: + Longest clock path from clock "MCLK_12MHZ" to destination register is 13.422 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(1.290 ns) + CELL(0.970 ns) = 3.255 ns; Loc. = LCFF_X31_Y13_N29; Fanout = 2; REG Node = 'clock_det:mercury_clock|flag'
                Info: 3: + IC(1.045 ns) + CELL(0.206 ns) = 4.506 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~2'
                Info: 4: + IC(0.377 ns) + CELL(0.370 ns) = 5.253 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 5: + IC(0.383 ns) + CELL(0.370 ns) = 6.006 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 6: + IC(0.387 ns) + CELL(0.366 ns) = 6.759 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 7: + IC(1.040 ns) + CELL(0.615 ns) = 8.414 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 8: + IC(0.341 ns) + CELL(0.970 ns) = 9.725 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: 9: + IC(0.444 ns) + CELL(0.206 ns) = 10.375 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 1; COMB Node = 'BCLK~3'
                Info: 10: + IC(0.368 ns) + CELL(0.366 ns) = 11.109 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 2; COMB Node = 'BCLK~2'
                Info: 11: + IC(0.749 ns) + CELL(0.000 ns) = 11.858 ns; Loc. = CLKCTRL_G5; Fanout = 267; COMB Node = 'BCLK~2clkctrl'
                Info: 12: + IC(0.898 ns) + CELL(0.666 ns) = 13.422 ns; Loc. = LCFF_X33_Y11_N31; Fanout = 3; REG Node = 'DFS0~reg0'
                Info: Total cell delay = 6.100 ns ( 45.45 % )
                Info: Total interconnect delay = 7.322 ns ( 54.55 % )
            Info: - Shortest clock path from clock "MCLK_12MHZ" to source register is 6.762 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_143; Fanout = 13; CLK Node = 'MCLK_12MHZ'
                Info: 2: + IC(0.975 ns) + CELL(0.624 ns) = 2.594 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
                Info: 3: + IC(0.383 ns) + CELL(0.370 ns) = 3.347 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
                Info: 4: + IC(0.387 ns) + CELL(0.366 ns) = 4.100 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
                Info: 5: + IC(1.040 ns) + CELL(0.615 ns) = 5.755 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
                Info: 6: + IC(0.341 ns) + CELL(0.666 ns) = 6.762 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
                Info: Total cell delay = 3.636 ns ( 53.77 % )
                Info: Total interconnect delay = 3.126 ns ( 46.23 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Can't achieve minimum setup and hold requirement MCLK_12MHZ along 697 path(s). See Report window for details.
Info: Minimum slack time is 499 ps for clock "SPI_SCK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y10_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X19_Y10_N16; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]~18'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X19_Y10_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "SPI_SCK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SPI_SCK" to destination register is 3.607 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.946 ns) + CELL(0.666 ns) = 3.607 ns; Loc. = LCFF_X19_Y10_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 46.05 % )
                Info: Total interconnect delay = 1.946 ns ( 53.95 % )
            Info: - Shortest clock path from clock "SPI_SCK" to source register is 3.607 ns
                Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
                Info: 2: + IC(1.946 ns) + CELL(0.666 ns) = 3.607 ns; Loc. = LCFF_X19_Y10_N17; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0]'
                Info: Total cell delay = 1.661 ns ( 46.05 % )
                Info: Total interconnect delay = 1.946 ns ( 53.95 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 914 ps for clock "FX2_CLK" between source register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1" and destination register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2"
    Info: + Shortest register to register delay is 0.916 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.456 ns) + CELL(0.460 ns) = 0.916 ns; Loc. = LCFF_X18_Y4_N11; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
        Info: Total cell delay = 0.460 ns ( 50.22 % )
        Info: Total interconnect delay = 0.456 ns ( 49.78 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "FX2_CLK" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "FX2_CLK" to destination register is 2.848 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X18_Y4_N11; Fanout = 1; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2'
                Info: Total cell delay = 1.806 ns ( 63.41 % )
                Info: Total interconnect delay = 1.042 ns ( 36.59 % )
            Info: - Shortest clock path from clock "FX2_CLK" to source register is 2.848 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G0; Fanout = 18; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X18_Y4_N21; Fanout = 2; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.806 ns ( 63.41 % )
                Info: Total interconnect delay = 1.042 ns ( 36.59 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]" (data pin = "GPIO[21]", clock pin = "SPI_SCK") is 8.592 ns
    Info: + Longest pin to register delay is 12.239 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'GPIO[21]'
        Info: 2: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = IOC_X30_Y0_N2; Fanout = 2; COMB Node = 'GPIO[21]~2'
        Info: 3: + IC(7.268 ns) + CELL(0.370 ns) = 8.622 ns; Loc. = LCCOMB_X18_Y4_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~1'
        Info: 4: + IC(0.361 ns) + CELL(0.624 ns) = 9.607 ns; Loc. = LCCOMB_X18_Y4_N22; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|Selector2~2'
        Info: 5: + IC(2.172 ns) + CELL(0.460 ns) = 12.239 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
        Info: Total cell delay = 2.438 ns ( 19.92 % )
        Info: Total interconnect delay = 9.801 ns ( 80.08 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "SPI_SCK" to destination register is 3.607 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SPI_SCK'
        Info: 2: + IC(1.946 ns) + CELL(0.666 ns) = 3.607 ns; Loc. = LCFF_X19_Y10_N11; Fanout = 4; REG Node = 'gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[5]'
        Info: Total cell delay = 1.661 ns ( 46.05 % )
        Info: Total interconnect delay = 1.946 ns ( 53.95 % )
Info: tco from clock "IFCLK" to destination pin "DEBUG_LED2" through register "LessThan0~2_OTERM219" is 22.489 ns
    Info: + Longest clock path from clock "IFCLK" to source register is 13.357 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(2.094 ns) + CELL(0.970 ns) = 4.194 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.402 ns) + CELL(0.970 ns) = 5.566 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.456 ns) + CELL(0.366 ns) = 6.388 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.377 ns) + CELL(0.370 ns) = 7.135 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.383 ns) + CELL(0.370 ns) = 7.888 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.387 ns) + CELL(0.366 ns) = 8.641 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.040 ns) + CELL(0.615 ns) = 10.296 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(1.468 ns) + CELL(0.000 ns) = 11.764 ns; Loc. = CLKCTRL_G7; Fanout = 382; COMB Node = 'CLK_MCLK~6clkctrl'
        Info: 10: + IC(0.927 ns) + CELL(0.666 ns) = 13.357 ns; Loc. = LCFF_X17_Y14_N29; Fanout = 3; REG Node = 'LessThan0~2_OTERM219'
        Info: Total cell delay = 5.823 ns ( 43.60 % )
        Info: Total interconnect delay = 7.534 ns ( 56.40 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 8.828 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y14_N29; Fanout = 3; REG Node = 'LessThan0~2_OTERM219'
        Info: 2: + IC(1.610 ns) + CELL(0.206 ns) = 1.816 ns; Loc. = LCCOMB_X21_Y16_N26; Fanout = 1; COMB Node = 'PTT_out~0'
        Info: 3: + IC(3.916 ns) + CELL(3.096 ns) = 8.828 ns; Loc. = PIN_34; Fanout = 0; PIN Node = 'DEBUG_LED2'
        Info: Total cell delay = 3.302 ns ( 37.40 % )
        Info: Total interconnect delay = 5.526 ns ( 62.60 % )
Info: Longest tpd from source pin "SDOBACK" to destination pin "FX2_PE1" is 11.682 ns
    Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'
    Info: 2: + IC(7.591 ns) + CELL(3.076 ns) = 11.682 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'
    Info: Total cell delay = 4.091 ns ( 35.02 % )
    Info: Total interconnect delay = 7.591 ns ( 64.98 % )
Info: th for register "q[0]" (data pin = "MDOUT", clock pin = "IFCLK") is 5.787 ns
    Info: + Longest clock path from clock "IFCLK" to destination register is 15.322 ns
        Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 13; CLK Node = 'IFCLK'
        Info: 2: + IC(2.094 ns) + CELL(0.970 ns) = 4.194 ns; Loc. = LCFF_X33_Y13_N31; Fanout = 6; REG Node = 'SLRD~reg0'
        Info: 3: + IC(0.402 ns) + CELL(0.970 ns) = 5.566 ns; Loc. = LCFF_X33_Y13_N25; Fanout = 3; REG Node = 'clock_s[2]'
        Info: 4: + IC(0.456 ns) + CELL(0.366 ns) = 6.388 ns; Loc. = LCCOMB_X33_Y13_N20; Fanout = 1; COMB Node = 'CLK_MCLK~2'
        Info: 5: + IC(0.377 ns) + CELL(0.370 ns) = 7.135 ns; Loc. = LCCOMB_X33_Y13_N8; Fanout = 1; COMB Node = 'CLK_MCLK~3'
        Info: 6: + IC(0.383 ns) + CELL(0.370 ns) = 7.888 ns; Loc. = LCCOMB_X33_Y13_N4; Fanout = 1; COMB Node = 'CLK_MCLK~4'
        Info: 7: + IC(0.387 ns) + CELL(0.366 ns) = 8.641 ns; Loc. = LCCOMB_X33_Y13_N26; Fanout = 1; COMB Node = 'CLK_MCLK~5'
        Info: 8: + IC(1.040 ns) + CELL(0.615 ns) = 10.296 ns; Loc. = LCCOMB_X33_Y10_N30; Fanout = 8; COMB Node = 'CLK_MCLK~6'
        Info: 9: + IC(0.341 ns) + CELL(0.970 ns) = 11.607 ns; Loc. = LCFF_X33_Y10_N1; Fanout = 6; REG Node = 'AK_reset~reg0'
        Info: 10: + IC(0.444 ns) + CELL(0.206 ns) = 12.257 ns; Loc. = LCCOMB_X33_Y10_N20; Fanout = 1; COMB Node = 'BCLK~3'
        Info: 11: + IC(0.368 ns) + CELL(0.366 ns) = 12.991 ns; Loc. = LCCOMB_X33_Y10_N2; Fanout = 2; COMB Node = 'BCLK~2'
        Info: 12: + IC(0.749 ns) + CELL(0.000 ns) = 13.740 ns; Loc. = CLKCTRL_G5; Fanout = 267; COMB Node = 'BCLK~2clkctrl'
        Info: 13: + IC(0.916 ns) + CELL(0.666 ns) = 15.322 ns; Loc. = LCFF_X14_Y7_N25; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 7.365 ns ( 48.07 % )
        Info: Total interconnect delay = 7.957 ns ( 51.93 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 9.841 ns
        Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_138; Fanout = 1; PIN Node = 'MDOUT'
        Info: 2: + IC(5.592 ns) + CELL(0.206 ns) = 6.773 ns; Loc. = LCCOMB_X30_Y12_N28; Fanout = 1; COMB Node = 'select_DOUT~0'
        Info: 3: + IC(2.608 ns) + CELL(0.460 ns) = 9.841 ns; Loc. = LCFF_X14_Y7_N25; Fanout = 4; REG Node = 'q[0]'
        Info: Total cell delay = 1.641 ns ( 16.68 % )
        Info: Total interconnect delay = 8.200 ns ( 83.32 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 148 megabytes
    Info: Processing ended: Sun Jul 19 11:38:15 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


