# 用FPGA写Hello World

用FPGA实现的Hello World：

```video ratio=16:9
https://www.bilibili.com/video/BV1s64y1873N
```

开发环境：Quartus Prime 20.0 Lite + Verilog

运行环境：Altera Cyclone IV

开发板+下载器一共576RMB。

[查看源码](https://github.com/michaelliao/learn-verilog/tree/master/words)
