{
    "id": "1523724142",
    "title": "Getting Formal Verification into Design Flow",
    "venue": "formal methods",
    "year": 2008,
    "authors": [
        {
            "name": "Arvind",
            "id": "253507310",
            "org": "Computer Science and Artificial Intelligence Lab, Massachusetts Institute of Technology, Cambridge, USA MA 02139#TAB#"
        },
        {
            "name": "Nirav Dave",
            "id": "2171239120",
            "org": "Computer Science and Artificial Intelligence Lab, Massachusetts Institute of Technology, Cambridge, USA MA 02139#TAB#"
        },
        {
            "name": "Michael Katelman",
            "id": "1350948548",
            "org": "Department of Computer Science, University of Illinois at Urbana-Champaign, Urbana, USA IL 61801#TAB#"
        }
    ],
    "fields_of_study": [
        "Software engineering",
        "Grammar systems theory",
        "Formal verification",
        "Theoretical computer science",
        "Design flow",
        "Formal specification",
        "Computer science",
        "Refinement",
        "Systems engineering",
        "Correctness",
        "Formal methods",
        "Debugging"
    ],
    "references": [
        "130862334",
        "1480909796",
        "1516849933",
        "1534850143",
        "1586502670",
        "1592502301",
        "1611084195",
        "1741528175",
        "1857327297",
        "1860410757",
        "1917425894",
        "1973456473",
        "1991391305",
        "1993836075",
        "2000302396",
        "2003915781",
        "2060440626",
        "2066689215",
        "2082000355",
        "2098170468",
        "2098682737",
        "2103953153",
        "2106192381",
        "2108236931",
        "2111422492",
        "2112643551",
        "2117861853",
        "2142785340",
        "2145843790",
        "2168441850"
    ]
}