#! /Users/nick/.bin/oss-cad-suite/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1554-ge3a959196)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/Users/nick/.bin/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x12da4aea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12da31ac0 .scope module, "ex7_9_tb" "ex7_9_tb" 3 7;
 .timescale -9 -12;
v0x12c772e20_0 .net "DataAdr", 31 0, L_0x12c728a00;  1 drivers
v0x12c772eb0_0 .net "MemWrite", 0 0, L_0x12c7554f0;  1 drivers
v0x12c772f40_0 .net "WriteData", 31 0, L_0x12c716910;  1 drivers
v0x12c772fd0_0 .var "clk", 0 0;
v0x12c773060_0 .var "reset", 0 0;
E_0x12c7d35f0 .event negedge, v0x12c71e8c0_0;
S_0x12c783930 .scope module, "dut" "cpu_main" 3 13, 4 3 0, S_0x12da31ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "slow_clk";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /OUTPUT 32 "DataAdr";
    .port_info 5 /OUTPUT 1 "MemWrite";
v0x12da06800_0 .net "DataAdr", 31 0, L_0x12c728a00;  alias, 1 drivers
v0x12da06890_0 .net "Instr", 31 0, L_0x12c759ed0;  1 drivers
v0x12da06920_0 .net "MemWrite", 0 0, L_0x12c7554f0;  alias, 1 drivers
v0x12da069b0_0 .net "PC", 31 0, v0x12c7d8810_0;  1 drivers
v0x12da04e30_0 .net "ReadData", 31 0, v0x12da09350_0;  1 drivers
v0x12da04ec0_0 .net "WriteData", 31 0, L_0x12c716910;  alias, 1 drivers
v0x12da04f50_0 .net "clk", 0 0, v0x12c772fd0_0;  1 drivers
v0x12da04fe0_0 .net "reset", 0 0, v0x12c773060_0;  1 drivers
v0x12da05070_0 .net "slow_clk", 0 0, v0x12c772fd0_0;  alias, 1 drivers
L_0x12c720880 .part L_0x12c728a00, 0, 8;
S_0x12da36a50 .scope module, "arm" "arm" 4 10, 5 2 0, S_0x12c783930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v0x12da3df50_0 .net "ALUControl", 2 0, v0x12c7e7330_0;  1 drivers
v0x12c727800_0 .net "ALUFlags", 3 0, L_0x12c728b40;  1 drivers
v0x12c725050_0 .net "ALUResult", 31 0, L_0x12c728a00;  alias, 1 drivers
v0x12c7250e0_0 .net "ALUSrc", 0 0, L_0x12c77f2e0;  1 drivers
v0x12c725170_0 .net "ImmSrc", 1 0, L_0x12c77f240;  1 drivers
v0x12c725200_0 .net "Instr", 31 0, L_0x12c759ed0;  alias, 1 drivers
v0x12c725290_0 .net "MemWrite", 0 0, L_0x12c7554f0;  alias, 1 drivers
v0x12c7149f0_0 .net "MemtoReg", 0 0, L_0x12c77d9c0;  1 drivers
v0x12c714a80_0 .net "PC", 31 0, v0x12c7d8810_0;  alias, 1 drivers
v0x12c714b10_0 .net "PCSrc", 0 0, L_0x12c754ff0;  1 drivers
v0x12c714ba0_0 .net "ReadData", 31 0, v0x12da09350_0;  alias, 1 drivers
v0x12c714c30_0 .net "RegSrc", 1 0, L_0x12c77f1a0;  1 drivers
v0x12c7bc000_0 .net "RegWrite", 0 0, L_0x12c7553f0;  1 drivers
v0x12c7bc090_0 .net "Shift", 0 0, v0x12c7664a0_0;  1 drivers
v0x12c7bc120_0 .net "WriteData", 31 0, L_0x12c716910;  alias, 1 drivers
v0x12c7bc1b0_0 .net "carry", 0 0, L_0x12c769e60;  1 drivers
v0x12c7bc240_0 .net "clk", 0 0, v0x12c772fd0_0;  alias, 1 drivers
v0x12da0d3b0_0 .net "reset", 0 0, v0x12c773060_0;  alias, 1 drivers
L_0x12c769fa0 .part L_0x12c759ed0, 12, 20;
S_0x12da39830 .scope module, "c" "controller" 5 18, 6 2 0, S_0x12da36a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 1 "carry";
    .port_info 13 /OUTPUT 1 "Shift";
v0x12c771d20_0 .net "ALUControl", 2 0, v0x12c7e7330_0;  alias, 1 drivers
v0x12c76ec40_0 .net "ALUFlags", 3 0, L_0x12c728b40;  alias, 1 drivers
v0x12c76ecd0_0 .net "ALUSrc", 0 0, L_0x12c77f2e0;  alias, 1 drivers
v0x12c77af90_0 .net "FlagW", 1 0, v0x12da3aca0_0;  1 drivers
v0x12c77b020_0 .net "ImmSrc", 1 0, L_0x12c77f240;  alias, 1 drivers
v0x12da3ff70_0 .net "Instr", 31 12, L_0x12c769fa0;  1 drivers
v0x12da40000_0 .net "MemW", 0 0, L_0x12c77db00;  1 drivers
v0x12c759520_0 .net "MemWrite", 0 0, L_0x12c7554f0;  alias, 1 drivers
v0x12c7595b0_0 .net "MemtoReg", 0 0, L_0x12c77d9c0;  alias, 1 drivers
v0x12c7a2230_0 .net "NoWrite", 0 0, v0x12da2f800_0;  1 drivers
v0x12c7a22c0_0 .net "PCS", 0 0, L_0x12c755df0;  1 drivers
v0x12da39dc0_0 .net "PCSrc", 0 0, L_0x12c754ff0;  alias, 1 drivers
v0x12da39e50_0 .net "RegSrc", 1 0, L_0x12c77f1a0;  alias, 1 drivers
v0x12da3f610_0 .net "RegW", 0 0, L_0x12c77da60;  1 drivers
v0x12da3f6a0_0 .net "RegWrite", 0 0, L_0x12c7553f0;  alias, 1 drivers
v0x12da3dd90_0 .net "Shift", 0 0, v0x12c7664a0_0;  alias, 1 drivers
v0x12da3de20_0 .net "carry", 0 0, L_0x12c769e60;  alias, 1 drivers
v0x12da403b0_0 .net "clk", 0 0, v0x12c772fd0_0;  alias, 1 drivers
v0x12da40440_0 .net "reset", 0 0, v0x12c773060_0;  alias, 1 drivers
L_0x12c77d3f0 .part L_0x12c769fa0, 14, 2;
L_0x12c77d490 .part L_0x12c769fa0, 8, 6;
L_0x12c767340 .part L_0x12c769fa0, 0, 4;
L_0x12c769f00 .part L_0x12c769fa0, 16, 4;
S_0x12c7c5150 .scope module, "cl" "condlogic" 6 25, 7 2 0, S_0x12da39830;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
    .port_info 11 /OUTPUT 1 "carry";
    .port_info 12 /INPUT 1 "NoWrite";
L_0x12c7557f0 .functor AND 2, v0x12da3aca0_0, L_0x12c769dc0, C4<11>, C4<11>;
L_0x12c7558f0 .functor AND 1, L_0x12c77da60, v0x12c7d4cf0_0, C4<1>, C4<1>;
L_0x12c7551f0 .functor NOT 1, v0x12da2f800_0, C4<0>, C4<0>, C4<0>;
L_0x12c7553f0 .functor AND 1, L_0x12c7558f0, L_0x12c7551f0, C4<1>, C4<1>;
L_0x12c7554f0 .functor AND 1, L_0x12c77db00, v0x12c7d4cf0_0, C4<1>, C4<1>;
L_0x12c754ff0 .functor AND 1, L_0x12c755df0, v0x12c7d4cf0_0, C4<1>, C4<1>;
v0x12c76c510_0 .net "ALUFlags", 3 0, L_0x12c728b40;  alias, 1 drivers
v0x12c7725d0_0 .net "Cond", 3 0, L_0x12c769f00;  1 drivers
v0x12c76f580_0 .net "CondEx", 0 0, v0x12c7d4cf0_0;  1 drivers
v0x12c715470_0 .net "FlagW", 1 0, v0x12da3aca0_0;  alias, 1 drivers
v0x12c7c56c0_0 .net "FlagWrite", 1 0, L_0x12c7557f0;  1 drivers
v0x12da4bc30_0 .net "Flags", 3 0, L_0x12c72ccd0;  1 drivers
v0x12da37c90_0 .net "MemW", 0 0, L_0x12c77db00;  alias, 1 drivers
v0x12da0a390_0 .net "MemWrite", 0 0, L_0x12c7554f0;  alias, 1 drivers
v0x12c775310_0 .net "NoWrite", 0 0, v0x12da2f800_0;  alias, 1 drivers
v0x12c797510_0 .net "PCS", 0 0, L_0x12c755df0;  alias, 1 drivers
v0x12c7061c0_0 .net "PCSrc", 0 0, L_0x12c754ff0;  alias, 1 drivers
v0x12da399a0_0 .net "RegW", 0 0, L_0x12c77da60;  alias, 1 drivers
v0x12da0c160_0 .net "RegWrite", 0 0, L_0x12c7553f0;  alias, 1 drivers
v0x12c730160_0 .net *"_ivl_13", 1 0, L_0x12c769dc0;  1 drivers
v0x12c78e800_0 .net *"_ivl_17", 0 0, L_0x12c7558f0;  1 drivers
v0x12c710170_0 .net *"_ivl_19", 0 0, L_0x12c7551f0;  1 drivers
v0x12c75d870_0 .net "carry", 0 0, L_0x12c769e60;  alias, 1 drivers
v0x12da37d50_0 .net "clk", 0 0, v0x12c772fd0_0;  alias, 1 drivers
v0x12c7f5b80_0 .net "reset", 0 0, v0x12c773060_0;  alias, 1 drivers
L_0x12c7673e0 .part L_0x12c7557f0, 1, 1;
L_0x12c767480 .part L_0x12c728b40, 2, 2;
L_0x12c767520 .part L_0x12c7557f0, 0, 1;
L_0x12c7675c0 .part L_0x12c728b40, 0, 2;
L_0x12c72ccd0 .concat8 [ 2 2 0 0], v0x12c77cdc0_0, v0x12c766920_0;
L_0x12c769dc0 .concat [ 1 1 0 0], v0x12c7d4cf0_0, v0x12c7d4cf0_0;
L_0x12c769e60 .part L_0x12c72ccd0, 1, 1;
S_0x12c7feed0 .scope module, "cc" "condcheck" 7 21, 8 2 0, S_0x12c7c5150;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_0x12c755cf0 .functor BUFZ 4, L_0x12c72ccd0, C4<0000>, C4<0000>, C4<0000>;
L_0x12c755af0 .functor XNOR 1, L_0x12c72cd70, L_0x12c72cf50, C4<0>, C4<0>;
v0x12c7ea100_0 .net "Cond", 3 0, L_0x12c769f00;  alias, 1 drivers
v0x12c7d4cf0_0 .var "CondEx", 0 0;
v0x12c72c2e0_0 .net "Flags", 3 0, L_0x12c72ccd0;  alias, 1 drivers
v0x12c7295f0_0 .net *"_ivl_6", 3 0, L_0x12c755cf0;  1 drivers
v0x12c72da00_0 .net "carry", 0 0, L_0x12c72ceb0;  1 drivers
v0x12c72ad10_0 .net "ge", 0 0, L_0x12c755af0;  1 drivers
v0x12c71fe90_0 .net "neg", 0 0, L_0x12c72cd70;  1 drivers
v0x12c71d1a0_0 .net "overflow", 0 0, L_0x12c72cf50;  1 drivers
v0x12c7215b0_0 .net "zero", 0 0, L_0x12c72ce10;  1 drivers
E_0x12da3fe60/0 .event anyedge, v0x12c7ea100_0, v0x12c7215b0_0, v0x12c72da00_0, v0x12c71fe90_0;
E_0x12da3fe60/1 .event anyedge, v0x12c71d1a0_0, v0x12c72ad10_0;
E_0x12da3fe60 .event/or E_0x12da3fe60/0, E_0x12da3fe60/1;
L_0x12c72cd70 .part L_0x12c755cf0, 3, 1;
L_0x12c72ce10 .part L_0x12c755cf0, 2, 1;
L_0x12c72ceb0 .part L_0x12c755cf0, 1, 1;
L_0x12c72cf50 .part L_0x12c755cf0, 0, 1;
S_0x12c7ff040 .scope module, "flagreg0" "flopenr" 7 17, 9 2 0, S_0x12c7c5150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x12c77f7a0 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000000010>;
v0x12c71e8c0_0 .net "clk", 0 0, v0x12c772fd0_0;  alias, 1 drivers
v0x12c7d9fe0_0 .net "d", 1 0, L_0x12c7675c0;  1 drivers
v0x12c77ec10_0 .net "en", 0 0, L_0x12c767520;  1 drivers
v0x12c77cdc0_0 .var "q", 1 0;
v0x12c769c20_0 .net "reset", 0 0, v0x12c773060_0;  alias, 1 drivers
E_0x12c7821b0 .event posedge, v0x12c769c20_0, v0x12c71e8c0_0;
S_0x12c7cf530 .scope module, "flagreg1" "flopenr" 7 15, 9 2 0, S_0x12c7c5150;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_0x12c780ab0 .param/l "WIDTH" 0 9 2, +C4<00000000000000000000000000000010>;
v0x12c7693a0_0 .net "clk", 0 0, v0x12c772fd0_0;  alias, 1 drivers
v0x12c7696c0_0 .net "d", 1 0, L_0x12c767480;  1 drivers
v0x12c7671a0_0 .net "en", 0 0, L_0x12c7673e0;  1 drivers
v0x12c766920_0 .var "q", 1 0;
v0x12c766c40_0 .net "reset", 0 0, v0x12c773060_0;  alias, 1 drivers
S_0x12c7cf6a0 .scope module, "dec" "decoder" 6 20, 10 2 0, S_0x12da39830;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 1 "NoWrite";
    .port_info 13 /OUTPUT 1 "Shift";
L_0x12c7559f0 .functor AND 1, L_0x12c77d350, L_0x12c77da60, C4<1>, C4<1>;
L_0x12c755df0 .functor OR 1, L_0x12c7559f0, L_0x12c77dba0, C4<0>, C4<0>;
v0x12c7e7330_0 .var "ALUControl", 2 0;
v0x12c7e2630_0 .net "ALUOp", 0 0, L_0x12c77dc40;  1 drivers
v0x12da36fe0_0 .net "ALUSrc", 0 0, L_0x12c77f2e0;  alias, 1 drivers
v0x12da40220_0 .net "Branch", 0 0, L_0x12c77dba0;  1 drivers
v0x12da3aca0_0 .var "FlagW", 1 0;
v0x12da3a970_0 .net "Funct", 5 0, L_0x12c77d490;  1 drivers
v0x12da38070_0 .net "ImmSrc", 1 0, L_0x12c77f240;  alias, 1 drivers
v0x12da49f60_0 .net "MemW", 0 0, L_0x12c77db00;  alias, 1 drivers
v0x12da2fda0_0 .net "MemtoReg", 0 0, L_0x12c77d9c0;  alias, 1 drivers
v0x12da2f800_0 .var "NoWrite", 0 0;
v0x12da31f30_0 .net "Op", 1 0, L_0x12c77d3f0;  1 drivers
v0x12da32a00_0 .net "PCS", 0 0, L_0x12c755df0;  alias, 1 drivers
v0x12c768e90_0 .net "Rd", 3 0, L_0x12c767340;  1 drivers
v0x12c768f20_0 .net "RegSrc", 1 0, L_0x12c77f1a0;  alias, 1 drivers
v0x12c766410_0 .net "RegW", 0 0, L_0x12c77da60;  alias, 1 drivers
v0x12c7664a0_0 .var "Shift", 0 0;
v0x12da30db0_0 .net *"_ivl_10", 9 0, v0x12c771c90_0;  1 drivers
L_0x130088010 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x12da30e40_0 .net/2u *"_ivl_11", 3 0, L_0x130088010;  1 drivers
v0x12c76bcd0_0 .net *"_ivl_13", 0 0, L_0x12c77d350;  1 drivers
v0x12c76bd60_0 .net *"_ivl_15", 0 0, L_0x12c7559f0;  1 drivers
v0x12c771c90_0 .var "controls", 9 0;
E_0x12c781850 .event anyedge, v0x12c7e2630_0, v0x12da3a970_0, v0x12da3a970_0, v0x12c7e7330_0;
E_0x12c7816f0 .event anyedge, v0x12da31f30_0, v0x12da3a970_0, v0x12da3a970_0;
L_0x12c77f1a0 .part v0x12c771c90_0, 8, 2;
L_0x12c77f240 .part v0x12c771c90_0, 6, 2;
L_0x12c77f2e0 .part v0x12c771c90_0, 5, 1;
L_0x12c77d9c0 .part v0x12c771c90_0, 4, 1;
L_0x12c77da60 .part v0x12c771c90_0, 3, 1;
L_0x12c77db00 .part v0x12c771c90_0, 2, 1;
L_0x12c77dba0 .part v0x12c771c90_0, 1, 1;
L_0x12c77dc40 .part v0x12c771c90_0, 0, 1;
L_0x12c77d350 .cmp/eq 4, L_0x12c767340, L_0x130088010;
S_0x12c7fc960 .scope module, "dp" "datapath" 5 24, 11 3 0, S_0x12da36a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResultOut";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
    .port_info 15 /INPUT 1 "carry";
    .port_info 16 /INPUT 1 "Shift";
v0x12c78cfe0_0 .net "ALUControl", 2 0, v0x12c7e7330_0;  alias, 1 drivers
v0x12c78d070_0 .net "ALUFlags", 3 0, L_0x12c728b40;  alias, 1 drivers
v0x12c704bd0_0 .net "ALUResult", 31 0, v0x12da39130_0;  1 drivers
v0x12c704c60_0 .net "ALUResultOut", 31 0, L_0x12c728a00;  alias, 1 drivers
v0x12c704cf0_0 .net "ALUSrc", 0 0, L_0x12c77f2e0;  alias, 1 drivers
v0x12c704d80_0 .net "ExtImm", 31 0, v0x12da35f60_0;  1 drivers
v0x12c704e10_0 .net "ImmSrc", 1 0, L_0x12c77f240;  alias, 1 drivers
v0x12c7793c0_0 .net "Instr", 31 0, L_0x12c759ed0;  alias, 1 drivers
v0x12c779450_0 .net "MemtoReg", 0 0, L_0x12c77d9c0;  alias, 1 drivers
v0x12c7794e0_0 .net "PC", 31 0, v0x12c7d8810_0;  alias, 1 drivers
v0x12c779570_0 .net "PCNext", 31 0, L_0x12c76a040;  1 drivers
v0x12c779600_0 .net "PCPlus4", 31 0, L_0x12c76cd40;  1 drivers
v0x12c70e970_0 .net "PCPlus8", 31 0, L_0x12c76cde0;  1 drivers
v0x12c70ea00_0 .net "PCSrc", 0 0, L_0x12c754ff0;  alias, 1 drivers
v0x12c70ea90_0 .net "RA1", 3 0, L_0x12c76ce80;  1 drivers
v0x12c70eb20_0 .net "RA2", 3 0, L_0x12c719f00;  1 drivers
v0x12c70ebb0_0 .net "ReadData", 31 0, v0x12da09350_0;  alias, 1 drivers
v0x12c71b270_0 .net "RegSrc", 1 0, L_0x12c77f1a0;  alias, 1 drivers
v0x12c71b300_0 .net "RegWrite", 0 0, L_0x12c7553f0;  alias, 1 drivers
v0x12c71b390_0 .net "Result", 31 0, L_0x12c726350;  1 drivers
v0x12c718c00_0 .net "Shift", 0 0, v0x12c7664a0_0;  alias, 1 drivers
v0x12c718c90_0 .net "SrcA", 31 0, L_0x12c717ad0;  1 drivers
v0x12c718d20_0 .net "SrcB", 31 0, L_0x12c7265d0;  1 drivers
v0x12c718db0_0 .net "WriteData", 31 0, L_0x12c716910;  alias, 1 drivers
v0x12c718e40_0 .net "carry", 0 0, L_0x12c769e60;  alias, 1 drivers
v0x12c7275c0_0 .net "clk", 0 0, v0x12c772fd0_0;  alias, 1 drivers
v0x12c727650_0 .net "reset", 0 0, v0x12c773060_0;  alias, 1 drivers
v0x12c7276e0_0 .net "srcBshifted", 31 0, v0x12c795eb0_0;  1 drivers
L_0x12c76cf20 .part L_0x12c759ed0, 16, 4;
L_0x12c76cfc0 .part L_0x12c77f1a0, 0, 1;
L_0x12c719fa0 .part L_0x12c759ed0, 0, 4;
L_0x12c71a040 .part L_0x12c759ed0, 12, 4;
L_0x12c71a0e0 .part L_0x12c77f1a0, 1, 1;
L_0x12c7169b0 .part L_0x12c759ed0, 12, 4;
L_0x12c7263f0 .part L_0x12c759ed0, 0, 24;
L_0x12c726490 .part L_0x12c759ed0, 7, 5;
L_0x12c726530 .part L_0x12c759ed0, 5, 2;
S_0x12c7f3500 .scope module, "alu" "alu" 11 43, 12 3 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
    .port_info 5 /INPUT 1 "carry";
L_0x12c75a3d0 .functor NOT 32, L_0x12c7265d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x130088370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12c712340 .functor XNOR 1, L_0x12c72b6f0, L_0x130088370, C4<0>, C4<0>;
L_0x12c759cd0 .functor AND 1, L_0x12c712340, L_0x12c729fe0, C4<1>, C4<1>;
L_0x1300883b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x12c759dd0 .functor XNOR 1, L_0x12c72a080, L_0x1300883b8, C4<0>, C4<0>;
L_0x12c759bd0 .functor XOR 1, L_0x12c72a120, L_0x12c72a1c0, C4<0>, C4<0>;
L_0x12c759ad0 .functor XOR 1, L_0x12c759bd0, L_0x12c7288c0, C4<0>, C4<0>;
L_0x12c7598d0 .functor NOT 1, L_0x12c759ad0, C4<0>, C4<0>, C4<0>;
L_0x12c7599d0 .functor AND 1, L_0x12c759dd0, L_0x12c7598d0, C4<1>, C4<1>;
L_0x12c7597d0 .functor XOR 1, L_0x12c728960, L_0x12c728aa0, C4<0>, C4<0>;
L_0x12c74ea50 .functor AND 1, L_0x12c7599d0, L_0x12c7597d0, C4<1>, C4<1>;
v0x12da39fe0_0 .net "ALUControl", 2 0, v0x12c7e7330_0;  alias, 1 drivers
v0x12da3a070_0 .net "ALUFlags", 3 0, L_0x12c728b40;  alias, 1 drivers
v0x12da39130_0 .var "Result", 31 0;
v0x12da391c0_0 .net "SrcA", 31 0, L_0x12c717ad0;  alias, 1 drivers
v0x12da373e0_0 .net "SrcB", 31 0, L_0x12c7265d0;  alias, 1 drivers
v0x12da37470_0 .net *"_ivl_1", 0 0, L_0x12c723de0;  1 drivers
v0x12da38880_0 .net *"_ivl_12", 32 0, L_0x12c722cc0;  1 drivers
L_0x130088250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12da38910_0 .net *"_ivl_15", 0 0, L_0x130088250;  1 drivers
v0x12da43ee0_0 .net *"_ivl_16", 32 0, L_0x12c722d60;  1 drivers
L_0x130088298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12da43f70_0 .net *"_ivl_19", 0 0, L_0x130088298;  1 drivers
v0x12da43850_0 .net *"_ivl_20", 32 0, L_0x12c722e00;  1 drivers
v0x12da438e0_0 .net *"_ivl_22", 32 0, L_0x12c722ea0;  1 drivers
L_0x1300882e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12da31dc0_0 .net *"_ivl_25", 31 0, L_0x1300882e0;  1 drivers
v0x12da31e50_0 .net *"_ivl_3", 0 0, L_0x12c723e80;  1 drivers
L_0x130088328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12da30ef0_0 .net/2u *"_ivl_30", 31 0, L_0x130088328;  1 drivers
v0x12da30f80_0 .net *"_ivl_35", 0 0, L_0x12c72b6f0;  1 drivers
v0x12da36510_0 .net/2u *"_ivl_36", 0 0, L_0x130088370;  1 drivers
v0x12da365a0_0 .net *"_ivl_38", 0 0, L_0x12c712340;  1 drivers
v0x12da385e0_0 .net *"_ivl_41", 0 0, L_0x12c729fe0;  1 drivers
v0x12da38670_0 .net *"_ivl_45", 0 0, L_0x12c72a080;  1 drivers
v0x12da44500_0 .net/2u *"_ivl_46", 0 0, L_0x1300883b8;  1 drivers
v0x12da44590_0 .net *"_ivl_48", 0 0, L_0x12c759dd0;  1 drivers
v0x12da34c70_0 .net *"_ivl_51", 0 0, L_0x12c72a120;  1 drivers
v0x12da34d00_0 .net *"_ivl_53", 0 0, L_0x12c72a1c0;  1 drivers
v0x12da304b0_0 .net *"_ivl_54", 0 0, L_0x12c759bd0;  1 drivers
v0x12da30540_0 .net *"_ivl_57", 0 0, L_0x12c7288c0;  1 drivers
v0x12da3d240_0 .net *"_ivl_58", 0 0, L_0x12c759ad0;  1 drivers
v0x12da3d2d0_0 .net *"_ivl_60", 0 0, L_0x12c7598d0;  1 drivers
v0x12da3bde0_0 .net *"_ivl_62", 0 0, L_0x12c7599d0;  1 drivers
v0x12da3be70_0 .net *"_ivl_65", 0 0, L_0x12c728960;  1 drivers
v0x12da49100_0 .net *"_ivl_67", 0 0, L_0x12c728aa0;  1 drivers
v0x12da49190_0 .net *"_ivl_68", 0 0, L_0x12c7597d0;  1 drivers
v0x12da48c40_0 .net *"_ivl_7", 0 0, L_0x12c723fc0;  1 drivers
v0x12da48cd0_0 .net *"_ivl_8", 31 0, L_0x12c75a3d0;  1 drivers
v0x12c7eb610_0 .net "carry", 0 0, L_0x12c769e60;  alias, 1 drivers
v0x12da30a80_0 .net "carryin", 0 0, L_0x12c723f20;  1 drivers
v0x12da30b10_0 .net "carryout", 0 0, L_0x12c759cd0;  1 drivers
v0x12da45830_0 .net "condinvb", 31 0, L_0x12c724060;  1 drivers
v0x12da458c0_0 .net "neg", 0 0, L_0x12c72b5b0;  1 drivers
v0x12da41130_0 .net "overflow", 0 0, L_0x12c74ea50;  1 drivers
v0x12da411c0_0 .net "sum", 32 0, L_0x12c722f40;  1 drivers
v0x12da41cf0_0 .net "zero", 0 0, L_0x12c72b650;  1 drivers
E_0x12c779e50 .event anyedge, v0x12c7e7330_0, v0x12da411c0_0, v0x12da391c0_0, v0x12da373e0_0;
L_0x12c723de0 .part v0x12c7e7330_0, 2, 1;
L_0x12c723e80 .part v0x12c7e7330_0, 0, 1;
L_0x12c723f20 .functor MUXZ 1, L_0x12c723e80, L_0x12c769e60, L_0x12c723de0, C4<>;
L_0x12c723fc0 .part v0x12c7e7330_0, 0, 1;
L_0x12c724060 .functor MUXZ 32, L_0x12c7265d0, L_0x12c75a3d0, L_0x12c723fc0, C4<>;
L_0x12c722cc0 .concat [ 32 1 0 0], L_0x12c717ad0, L_0x130088250;
L_0x12c722d60 .concat [ 32 1 0 0], L_0x12c724060, L_0x130088298;
L_0x12c722e00 .arith/sum 33, L_0x12c722cc0, L_0x12c722d60;
L_0x12c722ea0 .concat [ 1 32 0 0], L_0x12c723f20, L_0x1300882e0;
L_0x12c722f40 .arith/sum 33, L_0x12c722e00, L_0x12c722ea0;
L_0x12c72b5b0 .part v0x12da39130_0, 31, 1;
L_0x12c72b650 .cmp/eq 32, v0x12da39130_0, L_0x130088328;
L_0x12c72b6f0 .part v0x12c7e7330_0, 1, 1;
L_0x12c729fe0 .part L_0x12c722f40, 32, 1;
L_0x12c72a080 .part v0x12c7e7330_0, 1, 1;
L_0x12c72a120 .part L_0x12c717ad0, 31, 1;
L_0x12c72a1c0 .part L_0x12c7265d0, 31, 1;
L_0x12c7288c0 .part v0x12c7e7330_0, 0, 1;
L_0x12c728960 .part L_0x12c717ad0, 31, 1;
L_0x12c728aa0 .part L_0x12c722f40, 31, 1;
L_0x12c728b40 .concat [ 1 1 1 1], L_0x12c74ea50, L_0x12c759cd0, L_0x12c72b650, L_0x12c72b5b0;
S_0x12c7f3670 .scope module, "aluresultmux" "mux2" 11 46, 13 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x12c77a420 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x12da41d80_0 .net "d0", 31 0, v0x12da39130_0;  alias, 1 drivers
v0x12da2b190_0 .net "d1", 31 0, L_0x12c7265d0;  alias, 1 drivers
v0x12da2b220_0 .net "s", 0 0, v0x12c7664a0_0;  alias, 1 drivers
v0x12da35ed0_0 .net "y", 31 0, L_0x12c728a00;  alias, 1 drivers
L_0x12c728a00 .functor MUXZ 32, v0x12da39130_0, L_0x12c7265d0, v0x12c7664a0_0, C4<>;
S_0x12c7e92d0 .scope module, "ext" "extend" 11 38, 14 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x12da35f60_0 .var "ExtImm", 31 0;
v0x12da35ac0_0 .net "ImmSrc", 1 0, L_0x12c77f240;  alias, 1 drivers
v0x12da35b50_0 .net "Instr", 23 0, L_0x12c7263f0;  1 drivers
E_0x12c77abf0/0 .event anyedge, v0x12da38070_0, v0x12da35b50_0, v0x12da35b50_0, v0x12da35b50_0;
E_0x12c77abf0/1 .event anyedge, v0x12da35b50_0;
E_0x12c77abf0 .event/or E_0x12c77abf0/0, E_0x12c77abf0/1;
S_0x12c7e9440 .scope module, "pcadd1" "adder" 11 28, 15 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x12c70f210 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v0x12da356d0_0 .net "a", 31 0, v0x12c7d8810_0;  alias, 1 drivers
L_0x130088058 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12da35760_0 .net "b", 31 0, L_0x130088058;  1 drivers
v0x12c7e4c70_0 .net "y", 31 0, L_0x12c76cd40;  alias, 1 drivers
L_0x12c76cd40 .arith/sum 32, v0x12c7d8810_0, L_0x130088058;
S_0x12c7e4d00 .scope module, "pcadd2" "adder" 11 29, 15 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x12c70f5d0 .param/l "WIDTH" 0 15 2, +C4<00000000000000000000000000100000>;
v0x12c7e4e70_0 .net "a", 31 0, L_0x12c76cd40;  alias, 1 drivers
L_0x1300880a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12c7e0500_0 .net "b", 31 0, L_0x1300880a0;  1 drivers
v0x12c7e0590_0 .net "y", 31 0, L_0x12c76cde0;  alias, 1 drivers
L_0x12c76cde0 .arith/sum 32, L_0x12c76cd40, L_0x1300880a0;
S_0x12c7e0620 .scope module, "pcmux" "mux2" 11 26, 13 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x12c711c20 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x12c7dc8c0_0 .net "d0", 31 0, L_0x12c76cd40;  alias, 1 drivers
v0x12c7dc950_0 .net "d1", 31 0, L_0x12c726350;  alias, 1 drivers
v0x12c7dc9e0_0 .net "s", 0 0, L_0x12c754ff0;  alias, 1 drivers
v0x12c7dca70_0 .net "y", 31 0, L_0x12c76a040;  alias, 1 drivers
L_0x12c76a040 .functor MUXZ 32, L_0x12c76cd40, L_0x12c726350, L_0x12c754ff0, C4<>;
S_0x12c7d8610 .scope module, "pcreg" "flopr" 11 27, 16 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x12c717ee0 .param/l "WIDTH" 0 16 2, +C4<00000000000000000000000000100000>;
v0x12c7dcb00_0 .net "clk", 0 0, v0x12c772fd0_0;  alias, 1 drivers
v0x12c7d8780_0 .net "d", 31 0, L_0x12c76a040;  alias, 1 drivers
v0x12c7d8810_0 .var "q", 31 0;
v0x12c7d3910_0 .net "reset", 0 0, v0x12c773060_0;  alias, 1 drivers
S_0x12c7d39a0 .scope module, "ra1mux" "mux2" 11 32, 13 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x12c7f5c10 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000000100>;
v0x12c7d3b10_0 .net "d0", 3 0, L_0x12c76cf20;  1 drivers
L_0x1300880e8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x12c7d2870_0 .net "d1", 3 0, L_0x1300880e8;  1 drivers
v0x12c7d2900_0 .net "s", 0 0, L_0x12c76cfc0;  1 drivers
v0x12c7d2990_0 .net "y", 3 0, L_0x12c76ce80;  alias, 1 drivers
L_0x12c76ce80 .functor MUXZ 4, L_0x12c76cf20, L_0x1300880e8, L_0x12c76cfc0, C4<>;
S_0x12c7737a0 .scope module, "ra2mux" "mux2" 11 33, 13 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x12c70ee40 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000000100>;
v0x12c7d2a20_0 .net "d0", 3 0, L_0x12c719fa0;  1 drivers
v0x12c7d2ab0_0 .net "d1", 3 0, L_0x12c71a040;  1 drivers
v0x12c773910_0 .net "s", 0 0, L_0x12c71a0e0;  1 drivers
v0x12c7739a0_0 .net "y", 3 0, L_0x12c719f00;  alias, 1 drivers
L_0x12c719f00 .functor MUXZ 4, L_0x12c719fa0, L_0x12c71a040, L_0x12c71a0e0, C4<>;
S_0x12c783ae0 .scope module, "resmux" "mux2" 11 37, 13 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x12c726a90 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x12c783c50_0 .net "d0", 31 0, L_0x12c728a00;  alias, 1 drivers
v0x12c783ce0_0 .net "d1", 31 0, v0x12da09350_0;  alias, 1 drivers
v0x12c77bba0_0 .net "s", 0 0, L_0x12c77d9c0;  alias, 1 drivers
v0x12c77bc30_0 .net "y", 31 0, L_0x12c726350;  alias, 1 drivers
L_0x12c726350 .functor MUXZ 32, L_0x12c728a00, v0x12da09350_0, L_0x12c77d9c0, C4<>;
S_0x12c77bcc0 .scope module, "rf" "regfile" 11 34, 17 3 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_0x130088130 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x12c74e520_0 .net/2u *"_ivl_0", 3 0, L_0x130088130;  1 drivers
L_0x1300881c0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x12c74e5b0_0 .net/2u *"_ivl_12", 3 0, L_0x1300881c0;  1 drivers
v0x12c74e640_0 .net *"_ivl_14", 0 0, L_0x12c717b70;  1 drivers
v0x12c72e260_0 .net *"_ivl_16", 31 0, L_0x12c717c10;  1 drivers
v0x12c72e2f0_0 .net *"_ivl_18", 5 0, L_0x12c716870;  1 drivers
v0x12c72e380_0 .net *"_ivl_2", 0 0, L_0x12c71a180;  1 drivers
L_0x130088208 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c72e410_0 .net *"_ivl_21", 1 0, L_0x130088208;  1 drivers
v0x12c72e4a0_0 .net *"_ivl_4", 31 0, L_0x12c717990;  1 drivers
v0x12c7648d0_0 .net *"_ivl_6", 5 0, L_0x12c717a30;  1 drivers
L_0x130088178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12c764960_0 .net *"_ivl_9", 1 0, L_0x130088178;  1 drivers
v0x12c7649f0_0 .net "clk", 0 0, v0x12c772fd0_0;  alias, 1 drivers
v0x12c764a80_0 .net "r15", 31 0, L_0x12c76cde0;  alias, 1 drivers
v0x12c764b10_0 .net "ra1", 3 0, L_0x12c76ce80;  alias, 1 drivers
v0x12c76fdb0_0 .net "ra2", 3 0, L_0x12c719f00;  alias, 1 drivers
v0x12c76fe40_0 .net "rd1", 31 0, L_0x12c717ad0;  alias, 1 drivers
v0x12c76fed0_0 .net "rd2", 31 0, L_0x12c716910;  alias, 1 drivers
v0x12c76ff60 .array "rf", 0 14, 31 0;
v0x12c76fff0_0 .net "wa3", 3 0, L_0x12c7169b0;  1 drivers
v0x12c79e9a0_0 .net "wd3", 31 0, L_0x12c726350;  alias, 1 drivers
v0x12c79ea30_0 .net "we3", 0 0, L_0x12c7553f0;  alias, 1 drivers
E_0x12c727ef0 .event posedge, v0x12c71e8c0_0;
L_0x12c71a180 .cmp/eq 4, L_0x12c76ce80, L_0x130088130;
L_0x12c717990 .array/port v0x12c76ff60, L_0x12c717a30;
L_0x12c717a30 .concat [ 4 2 0 0], L_0x12c76ce80, L_0x130088178;
L_0x12c717ad0 .functor MUXZ 32, L_0x12c717990, L_0x12c76cde0, L_0x12c71a180, C4<>;
L_0x12c717b70 .cmp/eq 4, L_0x12c719f00, L_0x1300881c0;
L_0x12c717c10 .array/port v0x12c76ff60, L_0x12c716870;
L_0x12c716870 .concat [ 4 2 0 0], L_0x12c719f00, L_0x130088208;
L_0x12c716910 .functor MUXZ 32, L_0x12c717c10, L_0x12c76cde0, L_0x12c717b70, C4<>;
S_0x12c7120b0 .scope module, "sh" "shifter" 11 41, 18 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "shamt";
    .port_info 2 /INPUT 2 "shtype";
    .port_info 3 /OUTPUT 32 "y";
v0x12c79eac0_0 .net "a", 31 0, L_0x12c716910;  alias, 1 drivers
v0x12c712220_0 .net "shamt", 4 0, L_0x12c726490;  1 drivers
v0x12c7122b0_0 .net "shtype", 1 0, L_0x12c726530;  1 drivers
v0x12c795eb0_0 .var "y", 31 0;
E_0x12c72bb00 .event anyedge, v0x12c7122b0_0, v0x12c76fed0_0, v0x12c712220_0;
S_0x12c795f40 .scope module, "srcbmux" "mux2" 11 42, 13 2 0, S_0x12c7fc960;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x12c729200 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v0x12c7960b0_0 .net "d0", 31 0, v0x12c795eb0_0;  alias, 1 drivers
v0x12c78ce30_0 .net "d1", 31 0, v0x12da35f60_0;  alias, 1 drivers
v0x12c78cec0_0 .net "s", 0 0, L_0x12c77f2e0;  alias, 1 drivers
v0x12c78cf50_0 .net "y", 31 0, L_0x12c7265d0;  alias, 1 drivers
L_0x12c7265d0 .functor MUXZ 32, v0x12c795eb0_0, v0x12da35f60_0, L_0x12c77f2e0, C4<>;
S_0x12da0d440 .scope module, "dmem" "dmem" 4 13, 19 4 0, S_0x12c783930;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 8 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
P_0x12c773a30 .param/l "ADDR_W" 0 19 5, +C4<00000000000000000000000000001000>;
P_0x12c773a70 .param/l "DATA_W" 0 19 6, +C4<00000000000000000000000000100000>;
v0x12da0a790 .array "RAM", 255 0, 7 0;
v0x12da0a820_0 .net "a", 7 0, L_0x12c720880;  1 drivers
v0x12da0a8b0_0 .net "clk", 0 0, v0x12c772fd0_0;  alias, 1 drivers
v0x12da09350_0 .var "rd", 31 0;
v0x12da093e0_0 .net "wd", 31 0, L_0x12c716910;  alias, 1 drivers
v0x12da09470_0 .net "we", 0 0, L_0x12c7554f0;  alias, 1 drivers
S_0x12da07e20 .scope module, "imem" "imem" 4 12, 20 10 0, S_0x12c783930;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x12c759ed0 .functor BUFZ 32, L_0x12c722000, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12da09500 .array "RAM", 0 64, 31 0;
v0x12da09590_0 .net *"_ivl_0", 31 0, L_0x12c722000;  1 drivers
v0x12da07f90_0 .net *"_ivl_3", 29 0, L_0x12c7220a0;  1 drivers
v0x12da08020_0 .net "a", 31 0, v0x12c7d8810_0;  alias, 1 drivers
v0x12da06770_0 .net "rd", 31 0, L_0x12c759ed0;  alias, 1 drivers
L_0x12c722000 .array/port v0x12da09500, L_0x12c7220a0;
L_0x12c7220a0 .part v0x12c7d8810_0, 2, 30;
    .scope S_0x12c7cf6a0;
T_0 ;
Ewait_0 .event/or E_0x12c7816f0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x12da31f30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 1023, 1023, 10;
    %store/vec4 v0x12c771c90_0, 0, 10;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x12da3a970_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 41, 0, 10;
    %store/vec4 v0x12c771c90_0, 0, 10;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 9, 0, 10;
    %store/vec4 v0x12c771c90_0, 0, 10;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x12da3a970_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 120, 0, 10;
    %store/vec4 v0x12c771c90_0, 0, 10;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 628, 0, 10;
    %store/vec4 v0x12c771c90_0, 0, 10;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 418, 0, 10;
    %store/vec4 v0x12c771c90_0, 0, 10;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x12c7cf6a0;
T_1 ;
Ewait_1 .event/or E_0x12c781850, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x12c7e2630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x12da3a970_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x12c7e7330_0, 0, 3;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12da2f800_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12c7664a0_0, 0, 1;
    %jmp T_1.11;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12c7e7330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12da2f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7664a0_0, 0, 1;
    %jmp T_1.11;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x12c7e7330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12da2f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7664a0_0, 0, 1;
    %jmp T_1.11;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12c7e7330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12da2f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7664a0_0, 0, 1;
    %jmp T_1.11;
T_1.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x12c7e7330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12da2f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7664a0_0, 0, 1;
    %jmp T_1.11;
T_1.6 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x12c7e7330_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12da2f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7664a0_0, 0, 1;
    %jmp T_1.11;
T_1.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12c7e7330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12da2f800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7664a0_0, 0, 1;
    %jmp T_1.11;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12c7e7330_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12da2f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7664a0_0, 0, 1;
    %jmp T_1.11;
T_1.9 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x12c7e7330_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12da2f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7664a0_0, 0, 1;
    %jmp T_1.11;
T_1.11 ;
    %pop/vec4 1;
    %load/vec4 v0x12da3a970_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12da3aca0_0, 4, 1;
    %load/vec4 v0x12da3a970_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x12c7e7330_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x12c7e7330_0;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12da3aca0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12c7e7330_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12da3aca0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12da2f800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12c7664a0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x12c7cf530;
T_2 ;
    %wait E_0x12c7821b0;
    %load/vec4 v0x12c766c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12c766920_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12c7671a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x12c7696c0_0;
    %assign/vec4 v0x12c766920_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x12c7ff040;
T_3 ;
    %wait E_0x12c7821b0;
    %load/vec4 v0x12c769c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12c77cdc0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x12c77ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x12c7d9fe0_0;
    %assign/vec4 v0x12c77cdc0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12c7feed0;
T_4 ;
Ewait_2 .event/or E_0x12da3fe60, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x12c7ea100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x12c7215b0_0;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x12c7215b0_0;
    %inv;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x12c72da00_0;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x12c72da00_0;
    %inv;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x12c71fe90_0;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x12c71fe90_0;
    %inv;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x12c71d1a0_0;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x12c71d1a0_0;
    %inv;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x12c72da00_0;
    %load/vec4 v0x12c7215b0_0;
    %inv;
    %and;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x12c72da00_0;
    %load/vec4 v0x12c7215b0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x12c72ad10_0;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x12c72ad10_0;
    %inv;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x12c7215b0_0;
    %inv;
    %load/vec4 v0x12c72ad10_0;
    %and;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x12c7215b0_0;
    %inv;
    %load/vec4 v0x12c72ad10_0;
    %and;
    %inv;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12c7d4cf0_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12c7d8610;
T_5 ;
    %wait E_0x12c7821b0;
    %load/vec4 v0x12c7d3910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12c7d8810_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12c7d8780_0;
    %assign/vec4 v0x12c7d8810_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12c77bcc0;
T_6 ;
    %wait E_0x12c727ef0;
    %load/vec4 v0x12c79ea30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x12c79e9a0_0;
    %load/vec4 v0x12c76fff0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12c76ff60, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x12c7e92d0;
T_7 ;
Ewait_3 .event/or E_0x12c77abf0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x12da35ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x12da35f60_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12da35b50_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12da35f60_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x12da35b50_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12da35f60_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x12da35b50_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x12da35b50_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12da35f60_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12c7120b0;
T_8 ;
Ewait_4 .event/or E_0x12c72bb00, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x12c7122b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %load/vec4 v0x12c79eac0_0;
    %store/vec4 v0x12c795eb0_0, 0, 32;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0x12c79eac0_0;
    %ix/getv 4, v0x12c712220_0;
    %shiftl 4;
    %store/vec4 v0x12c795eb0_0, 0, 32;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12c7f3500;
T_9 ;
Ewait_5 .event/or E_0x12c779e50, E_0x0;
    %wait Ewait_5;
    %load/vec4 v0x12da39fe0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 1, 2;
    %cmp/x;
    %jmp/1 T_9.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_9.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/x;
    %jmp/1 T_9.2, 4;
    %jmp T_9.3;
T_9.0 ;
    %load/vec4 v0x12da411c0_0;
    %pad/u 32;
    %store/vec4 v0x12da39130_0, 0, 32;
    %jmp T_9.3;
T_9.1 ;
    %load/vec4 v0x12da391c0_0;
    %load/vec4 v0x12da373e0_0;
    %and;
    %store/vec4 v0x12da39130_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12da391c0_0;
    %load/vec4 v0x12da373e0_0;
    %or;
    %store/vec4 v0x12da39130_0, 0, 32;
    %jmp T_9.3;
T_9.3 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x12da07e20;
T_10 ;
    %vpi_call/w 20 18 "$readmemh", "rtl/mems/ex7_9memfile.dat", v0x12da09500 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x12da0d440;
T_11 ;
    %wait E_0x12c727ef0;
    %load/vec4 v0x12da09470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x12da093e0_0;
    %pad/u 8;
    %load/vec4 v0x12da0a820_0;
    %parti/s 6, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12da0a790, 0, 4;
T_11.0 ;
    %load/vec4 v0x12da0a820_0;
    %parti/s 6, 2, 3;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x12da0a790, 4;
    %pad/u 32;
    %assign/vec4 v0x12da09350_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12da31ac0;
T_12 ;
    %vpi_call/w 3 18 "$dumpfile", "logs/ex7_9_tb.fst" {0 0 0};
    %vpi_call/w 3 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12c783930 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12c773060_0, 0;
    %delay 22000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c773060_0, 0;
    %end;
    .thread T_12;
    .scope S_0x12da31ac0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12c772fd0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12c772fd0_0, 0;
    %delay 5000, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x12da31ac0;
T_14 ;
    %wait E_0x12c7d35f0;
    %vpi_call/w 3 31 "$display", "PC: %x Instr: %h ALUFlags: %b R3: %h R4: %h DataAdr: %h WriteData: %h", v0x12da069b0_0, v0x12da06890_0, v0x12c727800_0, &A<v0x12c76ff60, 3>, &A<v0x12c76ff60, 4>, v0x12c772e20_0, v0x12c772f40_0 {0 0 0};
    %load/vec4 v0x12c772eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x12c772e20_0;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x12c772f40_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call/w 3 34 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 3 35 "$finish" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 37 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 3 38 "$finish" {0 0 0};
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "isim/ex7_9_tb.sv";
    "rtl/cpu_main.sv";
    "rtl/arm.sv";
    "rtl/controller.sv";
    "rtl/condlogic.sv";
    "rtl/condcheck.sv";
    "rtl/flopenr.sv";
    "rtl/decoder.sv";
    "rtl/datapath.sv";
    "rtl/alu.sv";
    "rtl/mux2.sv";
    "rtl/extend.sv";
    "rtl/adder.sv";
    "rtl/flopr.sv";
    "rtl/regfile.sv";
    "rtl/shifter.sv";
    "rtl/dmem.sv";
    "rtl/imem.sv";
