{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 11:56:53 2019 " "Info: Processing started: Fri Oct 11 11:56:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1264 -16 152 1280 "clk" "" } } } } { "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Controle:inst4\|ALUControl\[0\]~DUPLICATE register Registrador:ALUOutControl\|Saida\[30\] 148.46 MHz 6.736 ns Internal " "Info: Clock \"clk\" has Internal fmax of 148.46 MHz between source register \"Controle:inst4\|ALUControl\[0\]~DUPLICATE\" and destination register \"Registrador:ALUOutControl\|Saida\[30\]\" (period= 6.736 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.545 ns + Longest register register " "Info: + Longest register to register delay is 6.545 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUControl\[0\]~DUPLICATE 1 REG LCFF_X17_Y14_N7 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y14_N7; Fanout = 30; REG Node = 'Controle:inst4\|ALUControl\[0\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUControl[0]~DUPLICATE } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.154 ns) 0.830 ns Ula32:ALUControl\|carry_temp\[1\]~0 2 COMB LCCOMB_X18_Y17_N16 3 " "Info: 2: + IC(0.676 ns) + CELL(0.154 ns) = 0.830 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.830 ns" { Controle:inst4|ALUControl[0]~DUPLICATE Ula32:ALUControl|carry_temp[1]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 1.109 ns Ula32:ALUControl\|carry_temp\[2\]~1 3 COMB LCCOMB_X18_Y17_N22 2 " "Info: 3: + IC(0.226 ns) + CELL(0.053 ns) = 1.109 ns; Loc. = LCCOMB_X18_Y17_N22; Fanout = 2; COMB Node = 'Ula32:ALUControl\|carry_temp\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:ALUControl|carry_temp[1]~0 Ula32:ALUControl|carry_temp[2]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.154 ns) 1.482 ns Ula32:ALUControl\|carry_temp\[3\]~3 4 COMB LCCOMB_X18_Y17_N14 3 " "Info: 4: + IC(0.219 ns) + CELL(0.154 ns) = 1.482 ns; Loc. = LCCOMB_X18_Y17_N14; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.373 ns" { Ula32:ALUControl|carry_temp[2]~1 Ula32:ALUControl|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 1.760 ns Ula32:ALUControl\|carry_temp\[4\]~5 5 COMB LCCOMB_X18_Y17_N24 5 " "Info: 5: + IC(0.225 ns) + CELL(0.053 ns) = 1.760 ns; Loc. = LCCOMB_X18_Y17_N24; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[4]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.154 ns) 2.249 ns Ula32:ALUControl\|carry_temp\[6\]~8DUPLICATE 6 COMB LCCOMB_X17_Y17_N26 1 " "Info: 6: + IC(0.335 ns) + CELL(0.154 ns) = 2.249 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[6\]~8DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.489 ns" { Ula32:ALUControl|carry_temp[4]~5 Ula32:ALUControl|carry_temp[6]~8DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.053 ns) 2.591 ns Ula32:ALUControl\|carry_temp\[9\]~10 7 COMB LCCOMB_X18_Y17_N4 3 " "Info: 7: + IC(0.289 ns) + CELL(0.053 ns) = 2.591 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.342 ns" { Ula32:ALUControl|carry_temp[6]~8DUPLICATE Ula32:ALUControl|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.861 ns Ula32:ALUControl\|carry_temp\[11\]~11 8 COMB LCCOMB_X18_Y17_N10 3 " "Info: 8: + IC(0.217 ns) + CELL(0.053 ns) = 2.861 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.133 ns Ula32:ALUControl\|carry_temp\[13\]~12 9 COMB LCCOMB_X18_Y17_N30 3 " "Info: 9: + IC(0.219 ns) + CELL(0.053 ns) = 3.133 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.053 ns) 3.761 ns Ula32:ALUControl\|carry_temp\[15\]~13 10 COMB LCCOMB_X17_Y16_N0 3 " "Info: 10: + IC(0.575 ns) + CELL(0.053 ns) = 3.761 ns; Loc. = LCCOMB_X17_Y16_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.628 ns" { Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.032 ns Ula32:ALUControl\|carry_temp\[17\]~14 11 COMB LCCOMB_X17_Y16_N16 3 " "Info: 11: + IC(0.218 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X17_Y16_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 4.391 ns Ula32:ALUControl\|carry_temp\[19\]~15 12 COMB LCCOMB_X18_Y16_N26 4 " "Info: 12: + IC(0.306 ns) + CELL(0.053 ns) = 4.391 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:ALUControl|carry_temp[17]~14 Ula32:ALUControl|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.662 ns Ula32:ALUControl\|carry_temp\[21\]~16 13 COMB LCCOMB_X18_Y16_N14 3 " "Info: 13: + IC(0.218 ns) + CELL(0.053 ns) = 4.662 ns; Loc. = LCCOMB_X18_Y16_N14; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALUControl|carry_temp[19]~15 Ula32:ALUControl|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.930 ns Ula32:ALUControl\|carry_temp\[23\]~17 14 COMB LCCOMB_X18_Y16_N0 3 " "Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 4.930 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 5.201 ns Ula32:ALUControl\|carry_temp\[25\]~18 15 COMB LCCOMB_X18_Y16_N20 3 " "Info: 15: + IC(0.218 ns) + CELL(0.053 ns) = 5.201 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 5.474 ns Ula32:ALUControl\|carry_temp\[27\]~19 16 COMB LCCOMB_X18_Y16_N10 3 " "Info: 16: + IC(0.220 ns) + CELL(0.053 ns) = 5.474 ns; Loc. = LCCOMB_X18_Y16_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 5.741 ns Ula32:ALUControl\|carry_temp\[29\]~20 17 COMB LCCOMB_X18_Y16_N30 2 " "Info: 17: + IC(0.214 ns) + CELL(0.053 ns) = 5.741 ns; Loc. = LCCOMB_X18_Y16_N30; Fanout = 2; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 6.006 ns Ula32:ALUControl\|Mux1~0 18 COMB LCCOMB_X18_Y16_N6 4 " "Info: 18: + IC(0.212 ns) + CELL(0.053 ns) = 6.006 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 4; COMB Node = 'Ula32:ALUControl\|Mux1~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|Mux1~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.230 ns) + CELL(0.309 ns) 6.545 ns Registrador:ALUOutControl\|Saida\[30\] 19 REG LCFF_X18_Y16_N23 1 " "Info: 19: + IC(0.230 ns) + CELL(0.309 ns) = 6.545 ns; Loc. = LCFF_X18_Y16_N23; Fanout = 1; REG Node = 'Registrador:ALUOutControl\|Saida\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.539 ns" { Ula32:ALUControl|Mux1~0 Registrador:ALUOutControl|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.513 ns ( 23.12 % ) " "Info: Total cell delay = 1.513 ns ( 23.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.032 ns ( 76.88 % ) " "Info: Total interconnect delay = 5.032 ns ( 76.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.545 ns" { Controle:inst4|ALUControl[0]~DUPLICATE Ula32:ALUControl|carry_temp[1]~0 Ula32:ALUControl|carry_temp[2]~1 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[4]~5 Ula32:ALUControl|carry_temp[6]~8DUPLICATE Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14 Ula32:ALUControl|carry_temp[19]~15 Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|Mux1~0 Registrador:ALUOutControl|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.545 ns" { Controle:inst4|ALUControl[0]~DUPLICATE {} Ula32:ALUControl|carry_temp[1]~0 {} Ula32:ALUControl|carry_temp[2]~1 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[4]~5 {} Ula32:ALUControl|carry_temp[6]~8DUPLICATE {} Ula32:ALUControl|carry_temp[9]~10 {} Ula32:ALUControl|carry_temp[11]~11 {} Ula32:ALUControl|carry_temp[13]~12 {} Ula32:ALUControl|carry_temp[15]~13 {} Ula32:ALUControl|carry_temp[17]~14 {} Ula32:ALUControl|carry_temp[19]~15 {} Ula32:ALUControl|carry_temp[21]~16 {} Ula32:ALUControl|carry_temp[23]~17 {} Ula32:ALUControl|carry_temp[25]~18 {} Ula32:ALUControl|carry_temp[27]~19 {} Ula32:ALUControl|carry_temp[29]~20 {} Ula32:ALUControl|Mux1~0 {} Registrador:ALUOutControl|Saida[30] {} } { 0.000ns 0.676ns 0.226ns 0.219ns 0.225ns 0.335ns 0.289ns 0.217ns 0.219ns 0.575ns 0.218ns 0.306ns 0.218ns 0.215ns 0.218ns 0.220ns 0.214ns 0.212ns 0.230ns } { 0.000ns 0.154ns 0.053ns 0.154ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.007 ns - Smallest " "Info: - Smallest clock skew is -0.007 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.459 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.459 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1264 -16 152 1280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1517 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1517; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1264 -16 152 1280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.644 ns) + CELL(0.618 ns) 2.459 ns Registrador:ALUOutControl\|Saida\[30\] 3 REG LCFF_X18_Y16_N23 1 " "Info: 3: + IC(0.644 ns) + CELL(0.618 ns) = 2.459 ns; Loc. = LCFF_X18_Y16_N23; Fanout = 1; REG Node = 'Registrador:ALUOutControl\|Saida\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.262 ns" { clk~clkctrl Registrador:ALUOutControl|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.86 % ) " "Info: Total cell delay = 1.472 ns ( 59.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.987 ns ( 40.14 % ) " "Info: Total interconnect delay = 0.987 ns ( 40.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl Registrador:ALUOutControl|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:ALUOutControl|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.466 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1264 -16 152 1280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1517 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1517; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1264 -16 152 1280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns Controle:inst4\|ALUControl\[0\]~DUPLICATE 3 REG LCFF_X17_Y14_N7 30 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X17_Y14_N7; Fanout = 30; REG Node = 'Controle:inst4\|ALUControl\[0\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.269 ns" { clk~clkctrl Controle:inst4|ALUControl[0]~DUPLICATE } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl Controle:inst4|ALUControl[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl Registrador:ALUOutControl|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:ALUOutControl|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl Controle:inst4|ALUControl[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "6.545 ns" { Controle:inst4|ALUControl[0]~DUPLICATE Ula32:ALUControl|carry_temp[1]~0 Ula32:ALUControl|carry_temp[2]~1 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[4]~5 Ula32:ALUControl|carry_temp[6]~8DUPLICATE Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14 Ula32:ALUControl|carry_temp[19]~15 Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|Mux1~0 Registrador:ALUOutControl|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "6.545 ns" { Controle:inst4|ALUControl[0]~DUPLICATE {} Ula32:ALUControl|carry_temp[1]~0 {} Ula32:ALUControl|carry_temp[2]~1 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[4]~5 {} Ula32:ALUControl|carry_temp[6]~8DUPLICATE {} Ula32:ALUControl|carry_temp[9]~10 {} Ula32:ALUControl|carry_temp[11]~11 {} Ula32:ALUControl|carry_temp[13]~12 {} Ula32:ALUControl|carry_temp[15]~13 {} Ula32:ALUControl|carry_temp[17]~14 {} Ula32:ALUControl|carry_temp[19]~15 {} Ula32:ALUControl|carry_temp[21]~16 {} Ula32:ALUControl|carry_temp[23]~17 {} Ula32:ALUControl|carry_temp[25]~18 {} Ula32:ALUControl|carry_temp[27]~19 {} Ula32:ALUControl|carry_temp[29]~20 {} Ula32:ALUControl|Mux1~0 {} Registrador:ALUOutControl|Saida[30] {} } { 0.000ns 0.676ns 0.226ns 0.219ns 0.225ns 0.335ns 0.289ns 0.217ns 0.219ns 0.575ns 0.218ns 0.306ns 0.218ns 0.215ns 0.218ns 0.220ns 0.214ns 0.212ns 0.230ns } { 0.000ns 0.154ns 0.053ns 0.154ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.309ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.459 ns" { clk clk~clkctrl Registrador:ALUOutControl|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.459 ns" { clk {} clk~combout {} clk~clkctrl {} Registrador:ALUOutControl|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.644ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl Controle:inst4|ALUControl[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk S\[31\] Controle:inst4\|ALUControl\[0\]~DUPLICATE 13.143 ns register " "Info: tco from clock \"clk\" to destination pin \"S\[31\]\" through register \"Controle:inst4\|ALUControl\[0\]~DUPLICATE\" is 13.143 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.466 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1264 -16 152 1280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1517 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1517; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { 1264 -16 152 1280 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns Controle:inst4\|ALUControl\[0\]~DUPLICATE 3 REG LCFF_X17_Y14_N7 30 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X17_Y14_N7; Fanout = 30; REG Node = 'Controle:inst4\|ALUControl\[0\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.269 ns" { clk~clkctrl Controle:inst4|ALUControl[0]~DUPLICATE } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl Controle:inst4|ALUControl[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.583 ns + Longest register pin " "Info: + Longest register to pin delay is 10.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:inst4\|ALUControl\[0\]~DUPLICATE 1 REG LCFF_X17_Y14_N7 30 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y14_N7; Fanout = 30; REG Node = 'Controle:inst4\|ALUControl\[0\]~DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controle:inst4|ALUControl[0]~DUPLICATE } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Controle.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.154 ns) 0.830 ns Ula32:ALUControl\|carry_temp\[1\]~0 2 COMB LCCOMB_X18_Y17_N16 3 " "Info: 2: + IC(0.676 ns) + CELL(0.154 ns) = 0.830 ns; Loc. = LCCOMB_X18_Y17_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[1\]~0'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.830 ns" { Controle:inst4|ALUControl[0]~DUPLICATE Ula32:ALUControl|carry_temp[1]~0 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.053 ns) 1.109 ns Ula32:ALUControl\|carry_temp\[2\]~1 3 COMB LCCOMB_X18_Y17_N22 2 " "Info: 3: + IC(0.226 ns) + CELL(0.053 ns) = 1.109 ns; Loc. = LCCOMB_X18_Y17_N22; Fanout = 2; COMB Node = 'Ula32:ALUControl\|carry_temp\[2\]~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.279 ns" { Ula32:ALUControl|carry_temp[1]~0 Ula32:ALUControl|carry_temp[2]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.154 ns) 1.482 ns Ula32:ALUControl\|carry_temp\[3\]~3 4 COMB LCCOMB_X18_Y17_N14 3 " "Info: 4: + IC(0.219 ns) + CELL(0.154 ns) = 1.482 ns; Loc. = LCCOMB_X18_Y17_N14; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[3\]~3'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.373 ns" { Ula32:ALUControl|carry_temp[2]~1 Ula32:ALUControl|carry_temp[3]~3 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.225 ns) + CELL(0.053 ns) 1.760 ns Ula32:ALUControl\|carry_temp\[4\]~5 5 COMB LCCOMB_X18_Y17_N24 5 " "Info: 5: + IC(0.225 ns) + CELL(0.053 ns) = 1.760 ns; Loc. = LCCOMB_X18_Y17_N24; Fanout = 5; COMB Node = 'Ula32:ALUControl\|carry_temp\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.278 ns" { Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[4]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.154 ns) 2.249 ns Ula32:ALUControl\|carry_temp\[6\]~8DUPLICATE 6 COMB LCCOMB_X17_Y17_N26 1 " "Info: 6: + IC(0.335 ns) + CELL(0.154 ns) = 2.249 ns; Loc. = LCCOMB_X17_Y17_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl\|carry_temp\[6\]~8DUPLICATE'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.489 ns" { Ula32:ALUControl|carry_temp[4]~5 Ula32:ALUControl|carry_temp[6]~8DUPLICATE } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.053 ns) 2.591 ns Ula32:ALUControl\|carry_temp\[9\]~10 7 COMB LCCOMB_X18_Y17_N4 3 " "Info: 7: + IC(0.289 ns) + CELL(0.053 ns) = 2.591 ns; Loc. = LCCOMB_X18_Y17_N4; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[9\]~10'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.342 ns" { Ula32:ALUControl|carry_temp[6]~8DUPLICATE Ula32:ALUControl|carry_temp[9]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.053 ns) 2.861 ns Ula32:ALUControl\|carry_temp\[11\]~11 8 COMB LCCOMB_X18_Y17_N10 3 " "Info: 8: + IC(0.217 ns) + CELL(0.053 ns) = 2.861 ns; Loc. = LCCOMB_X18_Y17_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[11\]~11'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.270 ns" { Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 3.133 ns Ula32:ALUControl\|carry_temp\[13\]~12 9 COMB LCCOMB_X18_Y17_N30 3 " "Info: 9: + IC(0.219 ns) + CELL(0.053 ns) = 3.133 ns; Loc. = LCCOMB_X18_Y17_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[13\]~12'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.575 ns) + CELL(0.053 ns) 3.761 ns Ula32:ALUControl\|carry_temp\[15\]~13 10 COMB LCCOMB_X17_Y16_N0 3 " "Info: 10: + IC(0.575 ns) + CELL(0.053 ns) = 3.761 ns; Loc. = LCCOMB_X17_Y16_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[15\]~13'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.628 ns" { Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.032 ns Ula32:ALUControl\|carry_temp\[17\]~14 11 COMB LCCOMB_X17_Y16_N16 3 " "Info: 11: + IC(0.218 ns) + CELL(0.053 ns) = 4.032 ns; Loc. = LCCOMB_X17_Y16_N16; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[17\]~14'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 4.391 ns Ula32:ALUControl\|carry_temp\[19\]~15 12 COMB LCCOMB_X18_Y16_N26 4 " "Info: 12: + IC(0.306 ns) + CELL(0.053 ns) = 4.391 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 4; COMB Node = 'Ula32:ALUControl\|carry_temp\[19\]~15'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:ALUControl|carry_temp[17]~14 Ula32:ALUControl|carry_temp[19]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 4.662 ns Ula32:ALUControl\|carry_temp\[21\]~16 13 COMB LCCOMB_X18_Y16_N14 3 " "Info: 13: + IC(0.218 ns) + CELL(0.053 ns) = 4.662 ns; Loc. = LCCOMB_X18_Y16_N14; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[21\]~16'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALUControl|carry_temp[19]~15 Ula32:ALUControl|carry_temp[21]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 4.930 ns Ula32:ALUControl\|carry_temp\[23\]~17 14 COMB LCCOMB_X18_Y16_N0 3 " "Info: 14: + IC(0.215 ns) + CELL(0.053 ns) = 4.930 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[23\]~17'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.218 ns) + CELL(0.053 ns) 5.201 ns Ula32:ALUControl\|carry_temp\[25\]~18 15 COMB LCCOMB_X18_Y16_N20 3 " "Info: 15: + IC(0.218 ns) + CELL(0.053 ns) = 5.201 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[25\]~18'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.271 ns" { Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.053 ns) 5.474 ns Ula32:ALUControl\|carry_temp\[27\]~19 16 COMB LCCOMB_X18_Y16_N10 3 " "Info: 16: + IC(0.220 ns) + CELL(0.053 ns) = 5.474 ns; Loc. = LCCOMB_X18_Y16_N10; Fanout = 3; COMB Node = 'Ula32:ALUControl\|carry_temp\[27\]~19'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.273 ns" { Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.214 ns) + CELL(0.053 ns) 5.741 ns Ula32:ALUControl\|carry_temp\[29\]~20 17 COMB LCCOMB_X18_Y16_N30 2 " "Info: 17: + IC(0.214 ns) + CELL(0.053 ns) = 5.741 ns; Loc. = LCCOMB_X18_Y16_N30; Fanout = 2; COMB Node = 'Ula32:ALUControl\|carry_temp\[29\]~20'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.267 ns" { Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.210 ns) + CELL(0.053 ns) 6.004 ns Ula32:ALUControl\|Mux0~1 18 COMB LCCOMB_X18_Y16_N18 4 " "Info: 18: + IC(0.210 ns) + CELL(0.053 ns) = 6.004 ns; Loc. = LCCOMB_X18_Y16_N18; Fanout = 4; COMB Node = 'Ula32:ALUControl\|Mux0~1'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.263 ns" { Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|Mux0~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/alpvj/Desktop/pasta/ProjetoHw/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.425 ns) + CELL(2.154 ns) 10.583 ns S\[31\] 19 PIN PIN_V1 0 " "Info: 19: + IC(2.425 ns) + CELL(2.154 ns) = 10.583 ns; Loc. = PIN_V1; Fanout = 0; PIN Node = 'S\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.579 ns" { Ula32:ALUControl|Mux0~1 S[31] } "NODE_NAME" } } { "Hardware.bdf" "" { Schematic "C:/Users/alpvj/Desktop/pasta/ProjetoHw/Hardware.bdf" { { -352 3584 3600 -176 "S\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.358 ns ( 31.73 % ) " "Info: Total cell delay = 3.358 ns ( 31.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.225 ns ( 68.27 % ) " "Info: Total interconnect delay = 7.225 ns ( 68.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.583 ns" { Controle:inst4|ALUControl[0]~DUPLICATE Ula32:ALUControl|carry_temp[1]~0 Ula32:ALUControl|carry_temp[2]~1 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[4]~5 Ula32:ALUControl|carry_temp[6]~8DUPLICATE Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14 Ula32:ALUControl|carry_temp[19]~15 Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|Mux0~1 S[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.583 ns" { Controle:inst4|ALUControl[0]~DUPLICATE {} Ula32:ALUControl|carry_temp[1]~0 {} Ula32:ALUControl|carry_temp[2]~1 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[4]~5 {} Ula32:ALUControl|carry_temp[6]~8DUPLICATE {} Ula32:ALUControl|carry_temp[9]~10 {} Ula32:ALUControl|carry_temp[11]~11 {} Ula32:ALUControl|carry_temp[13]~12 {} Ula32:ALUControl|carry_temp[15]~13 {} Ula32:ALUControl|carry_temp[17]~14 {} Ula32:ALUControl|carry_temp[19]~15 {} Ula32:ALUControl|carry_temp[21]~16 {} Ula32:ALUControl|carry_temp[23]~17 {} Ula32:ALUControl|carry_temp[25]~18 {} Ula32:ALUControl|carry_temp[27]~19 {} Ula32:ALUControl|carry_temp[29]~20 {} Ula32:ALUControl|Mux0~1 {} S[31] {} } { 0.000ns 0.676ns 0.226ns 0.219ns 0.225ns 0.335ns 0.289ns 0.217ns 0.219ns 0.575ns 0.218ns 0.306ns 0.218ns 0.215ns 0.218ns 0.220ns 0.214ns 0.210ns 2.425ns } { 0.000ns 0.154ns 0.053ns 0.154ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.154ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.466 ns" { clk clk~clkctrl Controle:inst4|ALUControl[0]~DUPLICATE } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.466 ns" { clk {} clk~combout {} clk~clkctrl {} Controle:inst4|ALUControl[0]~DUPLICATE {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "10.583 ns" { Controle:inst4|ALUControl[0]~DUPLICATE Ula32:ALUControl|carry_temp[1]~0 Ula32:ALUControl|carry_temp[2]~1 Ula32:ALUControl|carry_temp[3]~3 Ula32:ALUControl|carry_temp[4]~5 Ula32:ALUControl|carry_temp[6]~8DUPLICATE Ula32:ALUControl|carry_temp[9]~10 Ula32:ALUControl|carry_temp[11]~11 Ula32:ALUControl|carry_temp[13]~12 Ula32:ALUControl|carry_temp[15]~13 Ula32:ALUControl|carry_temp[17]~14 Ula32:ALUControl|carry_temp[19]~15 Ula32:ALUControl|carry_temp[21]~16 Ula32:ALUControl|carry_temp[23]~17 Ula32:ALUControl|carry_temp[25]~18 Ula32:ALUControl|carry_temp[27]~19 Ula32:ALUControl|carry_temp[29]~20 Ula32:ALUControl|Mux0~1 S[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "10.583 ns" { Controle:inst4|ALUControl[0]~DUPLICATE {} Ula32:ALUControl|carry_temp[1]~0 {} Ula32:ALUControl|carry_temp[2]~1 {} Ula32:ALUControl|carry_temp[3]~3 {} Ula32:ALUControl|carry_temp[4]~5 {} Ula32:ALUControl|carry_temp[6]~8DUPLICATE {} Ula32:ALUControl|carry_temp[9]~10 {} Ula32:ALUControl|carry_temp[11]~11 {} Ula32:ALUControl|carry_temp[13]~12 {} Ula32:ALUControl|carry_temp[15]~13 {} Ula32:ALUControl|carry_temp[17]~14 {} Ula32:ALUControl|carry_temp[19]~15 {} Ula32:ALUControl|carry_temp[21]~16 {} Ula32:ALUControl|carry_temp[23]~17 {} Ula32:ALUControl|carry_temp[25]~18 {} Ula32:ALUControl|carry_temp[27]~19 {} Ula32:ALUControl|carry_temp[29]~20 {} Ula32:ALUControl|Mux0~1 {} S[31] {} } { 0.000ns 0.676ns 0.226ns 0.219ns 0.225ns 0.335ns 0.289ns 0.217ns 0.219ns 0.575ns 0.218ns 0.306ns 0.218ns 0.215ns 0.218ns 0.220ns 0.214ns 0.210ns 2.425ns } { 0.000ns 0.154ns 0.053ns 0.154ns 0.053ns 0.154ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 2.154ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4386 " "Info: Peak virtual memory: 4386 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 11:56:54 2019 " "Info: Processing ended: Fri Oct 11 11:56:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
