
#
# Preferences
#
preferences set toolbar-Standard-WatchWindow {
  usual
  shown 0
}
preferences set plugin-enable-svdatabrowser-new 1
preferences set toolbar-Windows-WatchWindow {
  usual
  shown 0
}
preferences set toolbar-txe_waveform_toggle-WaveWindow {
  usual
  position -pos 1
}
preferences set plugin-enable-groupscope 0
preferences set plugin-enable-interleaveandcompare 0
preferences set plugin-enable-waveformfrequencyplot 0
preferences set toolbar-SimControl-WatchWindow {
  usual
  shown 0
}
preferences set toolbar-Windows-WaveWindow {
  usual
  position -pos 2
}
preferences set savedlg-simulator ppe
preferences set toolbar-TimeSearch-WatchWindow {
  usual
  shown 0
}
#
# Groups
#
catch {group new -name {Group 1} -overlay 0}
catch {group new -name {__assert_3 contributors} -overlay 0}
catch {group new -name {__assert_2 contributors} -overlay 0}
catch {group new -name {__assert_1 contributors} -overlay 0}
catch {group new -name {__assert_3 contributors (1)} -overlay 0}
catch {group new -name {__assert_2 contributors (1)} -overlay 0}
catch {group new -name {__assert_1 contributors (1)} -overlay 0}
catch {group new -name {p_branch_taken_ex contributors} -overlay 0}
catch {group new -name {a_branch_taken_ex contributors} -overlay 0}
catch {group new -name {__assert_3 contributors (2)} -overlay 0}
catch {group new -name {__assert_2 contributors (2)} -overlay 0}
catch {group new -name {__assert_1 contributors (2)} -overlay 0}
group using {Group 1}
group set -overlay 0
group set -comment {}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.ASIZE \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.BULK_NUMBER \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.DSIZE \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.FALLTHROUGH \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.WATCHDOG_LIMIT \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.empty_req \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.error_flag \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.fifo_almost_empty \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.fifo_almost_full \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.fifo_data[31:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.fifo_data_del[31:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.fifo_empty \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.fifo_full \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.r_clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.r_rst_n \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.re \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.read_gnt_dly \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.read_gnt_empty \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.read_gnt_evt \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.read_gnt_fifo \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.read_inflight \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.reg_offset_read[1:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.w_clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.w_rst_n \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.we \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.write_gnt_dly \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.write_gnt_evt \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.fifo_west_i.write_inflight \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.read_west_if.slave.addr[31:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.read_west_if.slave.be[3:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.read_west_if.slave.gnt \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.read_west_if.slave.rdata[31:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.read_west_if.slave.req \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.read_west_if.slave.rvalid \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.read_west_if.slave.we \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.master_write_if_b[3].slave.addr[31:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.master_write_if_b[3].slave.be[3:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.master_write_if_b[3].slave.gnt \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.master_write_if_b[3].slave.rdata[31:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.master_write_if_b[3].slave.req \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.master_write_if_b[3].slave.rvalid \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.master_write_if_b[3].slave.wdata[31:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.master_write_if_b[3].slave.we
group using {__assert_3 contributors}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.__assert_3 contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.data_req_o \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.data_addr_o[31:0]
group using {__assert_2 contributors}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.__assert_2 contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.CS[1:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.data_rvalid_i
group using {__assert_1 contributors}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.__assert_1 contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.CS[1:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.data_gnt_i \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[0].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.data_rvalid_i
group using {__assert_3 contributors (1)}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.__assert_3 contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.data_req_o \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.data_addr_o[31:0]
group using {__assert_2 contributors (1)}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.__assert_2 contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.CS[1:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.data_rvalid_i
group using {__assert_1 contributors (1)}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.__assert_1 contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.CS[1:0] \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.data_gnt_i \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.load_store_unit_i.data_rvalid_i
group using {p_branch_taken_ex contributors}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.p_branch_taken_ex contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.branch_taken_ex \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.ex_ready_i \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_en \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_en \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_en \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_int_en \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_dot_en \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_we_id \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_we_id \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_req_id \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.rst_n
group using {a_branch_taken_ex contributors}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.a_branch_taken_ex contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.rst_n \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.branch_taken_ex \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.ex_ready_i \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_en \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_en \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_en \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_int_en \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_dot_en \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_we_id \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_we_id \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_req_id
group using {__assert_3 contributors (2)}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.__assert_3 contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.instr_valid_i \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.illegal_c_insn_i \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.instr_rdata_i[31:0]
group using {__assert_2 contributors (2)}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.__assert_2 contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.clk \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.branch_in_ex_o \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.branch_decision_i
group using {__assert_1 contributors (2)}
group set -overlay 0
group set -comment {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.__assert_1 contributors}
group clear 0 end

group insert \
    simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.APU_NDSFLAGS_CPU \
    simulator::worklib.riscv_defines::C_RM \
    simulator::worklib.riscv_defines::C_FPNEW_FMTBITS \
    simulator::worklib.riscv_defines::C_FPNEW_IFMTBITS

#
# Mnemonic Maps
#
mmap new  -reuse -name {Boolean as Logic} -radix %b -contents {{%c=FALSE -edgepriority 1 -shape low}
{%c=TRUE -edgepriority 1 -shape high}}
mmap new  -reuse -name {Example Map} -radix %x -contents {{%b=11???? -bgcolor orange -label REG:%x -linecolor yellow -shape bus}
{%x=1F -bgcolor red -label ERROR -linecolor white -shape EVENT}
{%x=2C -bgcolor red -label ERROR -linecolor white -shape EVENT}
{%x=* -label %x -linecolor gray -shape bus}}

#
# Design Browser windows
#
if {[catch {window new WatchList -name "Design Browser 1" -geometry 730x500+261+33}] != ""} {
    window geometry "Design Browser 1" 730x500+261+33
}
window target "Design Browser 1" on
browser using {Design Browser 1}
browser set -scope  {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i} 
browser set \
    -signalsort name
browser yview see  {simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i} 
browser timecontrol set -lock 0

#
# Waveform windows
#
if {[catch {window new WaveWindow -name "Waveform 1" -geometry 2736x1533+0+27}] != ""} {
    window geometry "Waveform 1" 2736x1533+0+27
}
window target "Waveform 1" on
waveform using {Waveform 1}
waveform sidebar visibility partial
waveform set \
    -primarycursor TimeA \
    -signalnames path \
    -signalwidth 279 \
    -units fs \
    -valuewidth 75
waveform baseline set -time 0


set groupId0 [waveform add -groups {{Group 1}}]

set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.APU}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.APU_NARGS_CPU}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.APU_NDSFLAGS_CPU}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.APU_NUSFLAGS_CPU}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.APU_WOP_CPU}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.FPU}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.FP_DIVSQRT}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.N_HWLP}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.N_HWLP_BITS}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.PULP_SECURE}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.SHARED_DSP_MULT}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.SHARED_FP}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.SHARED_FP_DIVSQRT}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.SHARED_INT_DIV}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.SHARED_INT_MULT}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.WAPUTYPE}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.Zfinx}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.__assert_1}
	} ]

set groupId0 [waveform add -groups {{__assert_1 contributors (2)}}]

set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.__assert_2}
	} ]

set groupId0 [waveform add -groups {{__assert_2 contributors (2)}}]

set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.__assert_3}
	} ]

set groupId0 [waveform add -groups {{__assert_3 contributors (2)}}]

set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.a_branch_taken_ex}
	} ]

set groupId0 [waveform add -groups {{a_branch_taken_ex contributors}}]

set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_bmask_a_mux_sel}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_bmask_b_mux_sel}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_clpx_shift_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_en}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_en_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_is_clpx_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_is_subrot_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_op_a_mux_sel[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_op_b_mux_sel[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_op_c_mux_sel[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_operand_a[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_operand_a_ex_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_operand_b[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_operand_b_ex_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_operand_c[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_operand_c_ex_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_operator[6:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_operator_ex_o[6:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_vec_mode[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.alu_vec_mode_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_busy_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_en}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_en_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_flags[14:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_flags_ex_o[14:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_flags_src[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_lat[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_lat_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_op[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_op_ex_o[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_operands[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_operands_ex_o[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_perf_dep_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_read_dep_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_read_regs[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_read_regs_o[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_read_regs_valid[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_read_regs_valid_o[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_stall}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_type[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_type_ex_o[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_waddr[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_waddr_ex_o[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_write_dep_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_write_regs[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_write_regs_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_write_regs_valid[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.apu_write_regs_valid_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.bmask_a_ex_o[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.bmask_a_id[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.bmask_a_id_imm[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.bmask_a_mux[0:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.bmask_b_ex_o[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.bmask_b_id[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.bmask_b_id_imm[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.bmask_b_mux[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.branch_decision_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.branch_in_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.branch_taken_ex}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.clear_instr_valid_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.clk}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.core_ctrl_firstfetch_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_access}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_access_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_apu_stall}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_cause_o[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_hwlp_data_i[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_hwlp_regid_i[0:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_hwlp_we_i[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_irq_sec_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_op[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_op_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_restore_dret_id_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_restore_mret_id_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_restore_uret_id_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_save_cause_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_save_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_save_id_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_save_if_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.csr_status}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.ctrl_busy_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.current_priv_lvl_i[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_err_ack_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_err_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_load_event_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_load_event_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_misaligned_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_misaligned_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_reg_offset_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_reg_offset_id[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_req_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_req_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_sign_ext_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_sign_ext_id[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_type_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_type_id[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_we_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.data_we_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.deassert_we}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.debug_cause_o[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.debug_csr_save_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.debug_ebreakm_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.debug_ebreaku_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.debug_mode_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.debug_req_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.debug_single_step_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.dret_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.dret_insn_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.ebrk_insn}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.ecall_insn_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.ex_ready_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.ex_valid_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.exc_ack}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.exc_cause_o[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.exc_kill}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.exc_pc_mux_o[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.fencei_insn_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.fetch_enable_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.fp_rnd_mode[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.fpu_dst_fmt[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.fpu_int_fmt[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.fpu_src_fmt[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.fregfile_disable_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.fregfile_ena}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.frm_i[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.halt_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.halt_if_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_cnt[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_cnt_int[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_cnt_mux_sel}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_end[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_mask}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_regid[0:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_regid_int[0:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_start[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_start_int[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_start_mux_sel}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_target[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_target_mux_sel}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_valid}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_we[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_we_int[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwloop_we_masked[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwlp_cnt_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwlp_dec_cnt_i[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwlp_end_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.hwlp_start_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.id_ready_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.id_valid_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.illegal_c_insn_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.illegal_insn_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_a[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_a_mux_sel[0:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_b[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_b_mux_sel[3:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_bi_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_clip_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_i_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_iz_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_s2_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_s3_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_s_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_sb_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_shuffle_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_shuffleb_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_shuffleh_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_u_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_uj_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_vec_ext_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_vec_ext_id[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_vs_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_vu_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.imm_z_type[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.instr[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.instr_multicycle}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.instr_rdata_i[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.instr_req_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.instr_valid_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.irq_ack_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.irq_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.irq_id_ctrl[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.irq_id_i[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.irq_id_o[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.irq_req_ctrl}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.irq_sec_ctrl}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.irq_sec_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.is_clpx}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.is_compressed_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.is_decoding_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.is_fetch_failed_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.is_hwlp_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.is_subrot}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.jr_stall}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.jump_in_dec[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.jump_in_id[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.jump_target[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.jump_target_mux_sel[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.jump_target_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.load_stall}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.m_irq_enable_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.misaligned_stall}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mret_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mret_insn_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_clpx_img_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_clpx_shift_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_dot_en}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_dot_op_a_ex_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_dot_op_b_ex_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_dot_op_c_ex_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_dot_signed[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_dot_signed_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_en}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_en_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_imm_ex_o[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_imm_id[4:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_imm_mux[0:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_int_en}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_is_clpx_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_multicycle_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_operand_a_ex_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_operand_b_ex_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_operand_c_ex_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_operator[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_operator_ex_o[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_sel_subword}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_sel_subword_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_signed_mode[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.mult_signed_mode_ex_o[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.operand_a_fw_id[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.operand_a_fw_mux_sel[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.operand_b[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.operand_b_fw_id[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.operand_b_fw_mux_sel[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.operand_b_vec[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.operand_c[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.operand_c_fw_id[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.operand_c_fw_mux_sel[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.operand_c_vec[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.p_branch_taken_ex}
	} ]

set groupId0 [waveform add -groups {{p_branch_taken_ex contributors}}]

set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.pc_ex_o[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.pc_id_i[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.pc_if_i[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.pc_mux_o[2:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.pc_set_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.perf_jr_stall_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.perf_jump_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.perf_ld_stall_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.perf_pipeline_stall_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.pipe_flush_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.prepost_useincr}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.prepost_useincr_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.reg_d_alu_is_reg_a_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.reg_d_alu_is_reg_b_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.reg_d_alu_is_reg_c_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.reg_d_ex_is_reg_a_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.reg_d_ex_is_reg_b_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.reg_d_ex_is_reg_c_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.reg_d_wb_is_reg_a_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.reg_d_wb_is_reg_b_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.reg_d_wb_is_reg_c_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.rega_used_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regb_used_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regc_mux[1:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regc_used_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_addr_ra_id[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_addr_rb_id[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_addr_rc_id[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_waddr_ex_o[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_waddr_fw_i[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_waddr_id[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_waddr_mux_sel}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_wdata_fw_i[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_we_dec_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_we_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_we_fw_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_alu_we_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_data_ra_id[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_data_rb_id[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_data_rc_id[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_fp_a}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_fp_b}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_fp_c}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_fp_d}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_waddr_ex_o[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_waddr_id[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_waddr_wb_i[5:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_wdata_wb_i[31:0]}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_we_ex_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_we_id}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.regfile_we_wb_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.rst_n}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.scalar_replication}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.scalar_replication_c}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.test_en_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.trap_addr_mux_o}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.u_irq_enable_i}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.uret_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.uret_insn_dec}
	} ]
set id [waveform add -signals  {
	{simulator::tb_pulp.i_dut.cluster_domain_i.cluster_i.CORE[1].core_region_i.CL_CORE.RISCV_CORE.id_stage_i.wb_ready_i}
	} ]

waveform xview limits 7275303009421fs 7278180931031fs

#
# Waveform Window Links
#

#
# Console windows
#
console set -windowname Console
window geometry Console 730x250+261+564

#
# Layout selection
#
