-- "lpACLib" is a library for Low-Power Approximate Computing Modules.
-- Copyright (C) 2016, Walaa El-Harouni, Muhammad Shafique, CES, KIT.
â€”- E-mail: walaa.elharouny@gmail.com, swahlah@yahoo.com

-- This program is free software: you can redistribute it and/or modify
-- it under the terms of the GNU General Public License as published by
-- the Free Software Foundation, either version 3 of the License, or
-- (at your option) any later version.

-- This program is distributed in the hope that it will be useful,
-- but WITHOUT ANY WARRANTY; without even the implied warranty of
-- MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-- GNU General Public License for more details.

-- You should have received a copy of the GNU General Public License
-- along with this program. If not, see <http://www.gnu.org/licenses/>.

--------------------------------------------
-- Testbench for all 8x8 multipliers except the accuracy configurable ones
-- Author: Walaa El-Harouni  
--------------------------------------------

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.all;
use ieee.numeric_std.ALL;

library VITAL;
use VITAL.all;

ENTITY testbench IS
END testbench;

ARCHITECTURE behavior OF testbench IS
	
	COMPONENT Accurate8x8Mult
		port (A  : in std_logic_vector(7 downto 0);
		      B  : in std_logic_vector(7 downto 0);
		  Output : out std_logic_vector(15 downto 0) );
	END COMPONENT;

	signal a: std_logic_vector (7 downto 0);
	signal b: std_logic_vector (7 downto 0);
	signal Product: std_logic_vector (15 downto 0);

BEGIN
	uut: Accurate8x8Mult port map (A => a, B => b, Output => Product);
		
	stim_proc : process
	begin
		wait for 2 ns;
		for l in 0 to 256 loop
			a <= std_logic_vector(to_unsigned(l, 8));
			for l in 0 to 256 loop
				b <= std_logic_vector(to_unsigned(l, 8));
				wait for 5 ns;
			end loop;
		end loop;
		wait;
	end process;
end;
