<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../zxd.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="../ipcore_dir/clock.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VEO" xil_pn:name="../ipcore_dir/clock.veo" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="../ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="zxd.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="zxd.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="zxd.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="zxd.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="zxd.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="zxd.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="zxd.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="zxd.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="zxd.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="zxd.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="zxd.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="zxd.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="zxd.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="zxd.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="zxd.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="zxd.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="zxd.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="zxd.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="zxd.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="zxd.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="zxd.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="zxd.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="zxd.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="zxd_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="zxd_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="zxd_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="zxd_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="zxd_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="zxd_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zxd_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zxd_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="zxd_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="zxd_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zxd_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="zxd_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="zxd_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="zxd_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="zxd_xst.xrpt"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1657103194" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1657103194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657103194" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1920584424149664555" xil_pn:start_ts="1657103194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659429640" xil_pn:in_ck="-5111984416595381261" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8826986535256240319" xil_pn:start_ts="1659429640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../ipcore_dir/clock.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657103223" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1823853250911656941" xil_pn:start_ts="1657103223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657103223" xil_pn:in_ck="-2674789084261610302" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-1970394750299821092" xil_pn:start_ts="1657103223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1657103223" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8020945632095855093" xil_pn:start_ts="1657103223">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659429737" xil_pn:in_ck="-4499421848482702319" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="338624675974488135" xil_pn:start_ts="1659429679">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
      <outfile xil_pn:name="zxd.lso"/>
      <outfile xil_pn:name="zxd.ngc"/>
      <outfile xil_pn:name="zxd.ngr"/>
      <outfile xil_pn:name="zxd.prj"/>
      <outfile xil_pn:name="zxd.stx"/>
      <outfile xil_pn:name="zxd.syr"/>
      <outfile xil_pn:name="zxd.xst"/>
      <outfile xil_pn:name="zxd_xst.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1659429644" xil_pn:in_ck="-3210325051730149527" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3734212952618776" xil_pn:start_ts="1659429644">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1659429743" xil_pn:in_ck="-4703369379499912770" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3622535595020594558" xil_pn:start_ts="1659429737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="zxd.bld"/>
      <outfile xil_pn:name="zxd.ngd"/>
      <outfile xil_pn:name="zxd_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1659429817" xil_pn:in_ck="-4703369336881469793" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-3157948956992232037" xil_pn:start_ts="1659429743">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="zxd.pcf"/>
      <outfile xil_pn:name="zxd_map.map"/>
      <outfile xil_pn:name="zxd_map.mrp"/>
      <outfile xil_pn:name="zxd_map.ncd"/>
      <outfile xil_pn:name="zxd_map.ngm"/>
      <outfile xil_pn:name="zxd_map.xrpt"/>
      <outfile xil_pn:name="zxd_summary.xml"/>
      <outfile xil_pn:name="zxd_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1659429883" xil_pn:in_ck="-4733640925555796456" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6937897011652631087" xil_pn:start_ts="1659429817">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="zxd.ncd"/>
      <outfile xil_pn:name="zxd.pad"/>
      <outfile xil_pn:name="zxd.par"/>
      <outfile xil_pn:name="zxd.ptwx"/>
      <outfile xil_pn:name="zxd.unroutes"/>
      <outfile xil_pn:name="zxd.xpi"/>
      <outfile xil_pn:name="zxd_pad.csv"/>
      <outfile xil_pn:name="zxd_pad.txt"/>
      <outfile xil_pn:name="zxd_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1659430001" xil_pn:in_ck="182881697298259609" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1659429984">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="zxd.bgn"/>
      <outfile xil_pn:name="zxd.bit"/>
      <outfile xil_pn:name="zxd.drc"/>
      <outfile xil_pn:name="zxd.ut"/>
    </transform>
    <transform xil_pn:end_ts="1657372108" xil_pn:in_ck="182881697298246755" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="3122465119863851480" xil_pn:start_ts="1657372108">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1659429883" xil_pn:in_ck="-4703374962515942757" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1659429872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="zxd.twr"/>
      <outfile xil_pn:name="zxd.twx"/>
    </transform>
  </transforms>

</generated_project>
