# Serial_Communication_SPI_I2C

ğŸ”§ Serial Communication Project
SPI & I2C Build & Validation

ğŸ‘¤ Author: ì´ë™ê´€
ğŸ“… 2025-11-17

HARMAN System Semiconductor â€“ SystemVerilog ê¸°ë°˜ ì‹œë¦¬ì–¼ í†µì‹  Master/Slave ì„¤ê³„ + Simulation + HW ê²€ì¦ í”„ë¡œì íŠ¸


harman2_25_11_17--000

ğŸ“Œ Project Overview

ë³¸ í”„ë¡œì íŠ¸ëŠ” SPI / I2C ì‹œë¦¬ì–¼ í†µì‹  ì²´ê³„ì˜ ì´í•´ì™€ ì§ì ‘ êµ¬í˜„,
ê·¸ë¦¬ê³  Vivado Simulation, UVM Verification, ì‹¤ì œ FPGA ë³´ë“œ ê°„ í†µì‹  ê²€ì¦ì„ ëª©í‘œë¡œ í•©ë‹ˆë‹¤.


harman2_25_11_17--000

ğŸ¯ Goals

SPI / I2C Master & Slave RTL ì„¤ê³„

Vivado ê¸°ë°˜ Simulation & Logic Analyzer ì‹¤ì¸¡ ì‹ í˜¸ ë¶„ì„

UVM ê²€ì¦ í™˜ê²½ êµ¬ì„±

Vitis C í”„ë¡œê·¸ë¨ì„ í†µí•œ I2C HW ë™ì‘ ê²€ì¦


harman2_25_11_17--000

ğŸ§© Architecture
ğŸŸ¦ SPI Block Diagram

4-Wire Communication: SCLK, MOSI, MISO, SS bar

Counter ëª¨ë“ˆ ë°ì´í„° ì†¡ìˆ˜ì‹  ë°˜ë³µ


harman2_25_11_17--000

Simulation ê²°ê³¼

ì •ìƒì ì¸ 8-bit ì „ì†¡ ê²€ì¦

ëœë¤ ë°ì´í„°(ì˜ˆ: 0x3E) ì „ì†¡ í™•ì¸ ì™„ë£Œ


harman2_25_11_17--000

ê¸°ëŠ¥	ìƒì„¸
í†µì‹  ë°©ì‹	Synchronous / Full-duplex
ë°ì´í„° ë°©í–¥	Master <-> Slave
ê²€ì¦	Vivado Sim + ì˜ìƒ ë°ëª¨
ğŸŸ© I2C Block Diagram

4ê°œì˜ Registerë¥¼ ê°–ëŠ” Slave

Address + R/W bit ì²˜ë¦¬

Write/Read ëª¨ë‘ MSB First


harman2_25_11_17--000

Simulation ê²°ê³¼

0xA0(Write) ì •ìƒ ìˆ˜ì‹ 

Slave Registers(0~3) ë°ì´í„° ì €ì¥ ë° ì—…ë°ì´íŠ¸

Logic Analyzer ë¡œ Read í™•ì¸


harman2_25_11_17--000

ê¸°ëŠ¥	ìƒì„¸
í†µì‹  ë°©ì‹	Synchronous / Half-duplex
Addressing	7-bit Address + R/W bit
ê²€ì¦	Vivado Sim + Saleae Logic + Vitis
ğŸ§ª Verification Environment
í•­ëª©	SPI	I2C
Simulation	Vivado	Vivado
HW Debug	FPGA ë³´ë“œ 2ëŒ€ ì—°ê²°	Saleae Logic Analyzer
Additional	UART ê¸°ë°˜ Debug ì—°ê²°	Vitis C ì½”ë“œ
UVM ì ìš©	âœ”ï¸	âœ”ï¸
ğŸš§ Trouble Shooting & Fixes
Issue	Cause	Solution
I2C Masterê°€ READ ìƒíƒœë¡œ ì§„ì… ëª»í•¨	FSM ì²˜ë¦¬ ì˜¤ë¥˜	ìƒíƒœ ë¶„ê¸° ì¡°ê±´ ìˆ˜ì •
Read ì‹œ FF ê°’ ìˆ˜ì‹ 	ë§ˆì§€ë§‰ ë¹„íŠ¸ ì²˜ë¦¬ ë¬¸ì œ	bit_cnt == 0 ì¼ ë•Œ shift ê¸ˆì§€


harman2_25_11_17--000

		
ğŸ™Œ Retrospective (Thought)

Master / Slave ë‹¨ì¼ ì„¤ê³„ë³´ë‹¤ ì—°ë™ ë‹¨ê³„ì—ì„œ ë³µì¡ë„ê°€ ê¸‰ì¦

ì‘ì€ ì‹¤ìˆ˜ë„ CRC, ACK ë“± ì‹ ë¢°ì„± ë¬¸ì œ ë°œìƒ â†’ ì •ë°€í•œ ë””ë²„ê¹… í•„ìš”

í˜‘ì—…í•œë‹¤ë©´ í†µì‹  í”„ë¡œí† ì½œ/ì¸í„°í˜ì´ìŠ¤ ëª…ì„¸ ê³µìœ ì˜ í•„ìˆ˜ì„± ì²´ê°

í–¥í›„ ê°œì„ :

Multi-Byte Read/Write êµ¬ì¡° í™•ì¥ ê³„íš


harman2_25_11_17--000

ğŸ“ Project Structure (ì˜ˆì‹œ)
ğŸ“¦ serial-communication
â”œâ”€â”€ spi/
â”‚   â”œâ”€â”€ spi_master.sv
â”‚   â”œâ”€â”€ spi_slave.sv
â”‚   â”œâ”€â”€ tb_spi.sv
â”‚   â””â”€â”€ uvm_env_spi/
â”œâ”€â”€ i2c/
â”‚   â”œâ”€â”€ i2c_master.sv
â”‚   â”œâ”€â”€ i2c_slave.sv
â”‚   â”œâ”€â”€ tb_i2c.sv
â”‚   â””â”€â”€ uvm_env_i2c/
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ presentation.pdf  # ë°œí‘œ ìë£Œ
â””â”€â”€ README.md

ğŸ¥ Demo & Results
í•­ëª©	ë§í¬
SPI HW Demo ì˜ìƒ	(ì¶”ê°€ ì˜ˆì •)
I2C HW Demo ì˜ìƒ	(ì¶”ê°€ ì˜ˆì •)
Simulation Waveforms	í¬í•¨ ì™„ë£Œ
ğŸŒ± Future Work

I2C Multi-Byte Burst Transfer

Error Handling / Repeated START / Timing Margin ê°œì„ 

UVM Coverage Refine

AXI Bus Wrapper ì—°ë™

ğŸ· Skills Used

SystemVerilog RTL Design

Vivado Simulation & ILA Debug

Saleae Logic 2 ë¶„ì„

UVM Verification

FPGA SoC Firmware (Vitis)

ğŸ“ Contact

ì´ë™ê´€ (DongGwan Lee)
Email: (ì›í•˜ë©´ ì¶”ê°€)
GitHub: ì¶”ê°€ ì˜ˆì • ë§í¬
