///Register `AHB5FZ1` reader
pub type R = crate::R<AHB5FZ1rs>;
///Register `AHB5FZ1` writer
pub type W = crate::W<AHB5FZ1rs>;
///Field `DBG_HPDMA1_CH0_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH0_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH0_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH0_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH1_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH1_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH1_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH1_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH2_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH2_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH2_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH2_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH3_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH3_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH3_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH3_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH4_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH4_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH4_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH4_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH5_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH5_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH5_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH5_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH6_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH6_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH6_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH6_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH7_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH7_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH7_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH7_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH8_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH8_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH8_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH8_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH9_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH9_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH9_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH9_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH10_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH10_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH10_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH10_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH11_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH11_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH11_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH11_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH12_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH12_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH12_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH12_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH13_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH13_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH13_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH13_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH14_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH14_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH14_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH14_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `DBG_HPDMA1_CH15_STOP` reader - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH15_STOP_R = crate::BitReader;
///Field `DBG_HPDMA1_CH15_STOP` writer - HPDMA3_CHn suspend in debug
pub type DBG_HPDMA1_CH15_STOP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `NPU_DBG_FREEZE` reader - NPU stop in debug mode
pub type NPU_DBG_FREEZE_R = crate::BitReader;
///Field `NPU_DBG_FREEZE` writer - NPU stop in debug mode
pub type NPU_DBG_FREEZE_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch0_stop(&self) -> DBG_HPDMA1_CH0_STOP_R {
        DBG_HPDMA1_CH0_STOP_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch1_stop(&self) -> DBG_HPDMA1_CH1_STOP_R {
        DBG_HPDMA1_CH1_STOP_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch2_stop(&self) -> DBG_HPDMA1_CH2_STOP_R {
        DBG_HPDMA1_CH2_STOP_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch3_stop(&self) -> DBG_HPDMA1_CH3_STOP_R {
        DBG_HPDMA1_CH3_STOP_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch4_stop(&self) -> DBG_HPDMA1_CH4_STOP_R {
        DBG_HPDMA1_CH4_STOP_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch5_stop(&self) -> DBG_HPDMA1_CH5_STOP_R {
        DBG_HPDMA1_CH5_STOP_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch6_stop(&self) -> DBG_HPDMA1_CH6_STOP_R {
        DBG_HPDMA1_CH6_STOP_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch7_stop(&self) -> DBG_HPDMA1_CH7_STOP_R {
        DBG_HPDMA1_CH7_STOP_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch8_stop(&self) -> DBG_HPDMA1_CH8_STOP_R {
        DBG_HPDMA1_CH8_STOP_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch9_stop(&self) -> DBG_HPDMA1_CH9_STOP_R {
        DBG_HPDMA1_CH9_STOP_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch10_stop(&self) -> DBG_HPDMA1_CH10_STOP_R {
        DBG_HPDMA1_CH10_STOP_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch11_stop(&self) -> DBG_HPDMA1_CH11_STOP_R {
        DBG_HPDMA1_CH11_STOP_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch12_stop(&self) -> DBG_HPDMA1_CH12_STOP_R {
        DBG_HPDMA1_CH12_STOP_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch13_stop(&self) -> DBG_HPDMA1_CH13_STOP_R {
        DBG_HPDMA1_CH13_STOP_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch14_stop(&self) -> DBG_HPDMA1_CH14_STOP_R {
        DBG_HPDMA1_CH14_STOP_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch15_stop(&self) -> DBG_HPDMA1_CH15_STOP_R {
        DBG_HPDMA1_CH15_STOP_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - NPU stop in debug mode
    #[inline(always)]
    pub fn npu_dbg_freeze(&self) -> NPU_DBG_FREEZE_R {
        NPU_DBG_FREEZE_R::new(((self.bits >> 16) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("AHB5FZ1")
            .field("dbg_hpdma1_ch0_stop", &self.dbg_hpdma1_ch0_stop())
            .field("dbg_hpdma1_ch1_stop", &self.dbg_hpdma1_ch1_stop())
            .field("dbg_hpdma1_ch2_stop", &self.dbg_hpdma1_ch2_stop())
            .field("dbg_hpdma1_ch3_stop", &self.dbg_hpdma1_ch3_stop())
            .field("dbg_hpdma1_ch4_stop", &self.dbg_hpdma1_ch4_stop())
            .field("dbg_hpdma1_ch5_stop", &self.dbg_hpdma1_ch5_stop())
            .field("dbg_hpdma1_ch6_stop", &self.dbg_hpdma1_ch6_stop())
            .field("dbg_hpdma1_ch7_stop", &self.dbg_hpdma1_ch7_stop())
            .field("dbg_hpdma1_ch8_stop", &self.dbg_hpdma1_ch8_stop())
            .field("dbg_hpdma1_ch9_stop", &self.dbg_hpdma1_ch9_stop())
            .field("dbg_hpdma1_ch10_stop", &self.dbg_hpdma1_ch10_stop())
            .field("dbg_hpdma1_ch11_stop", &self.dbg_hpdma1_ch11_stop())
            .field("dbg_hpdma1_ch12_stop", &self.dbg_hpdma1_ch12_stop())
            .field("dbg_hpdma1_ch13_stop", &self.dbg_hpdma1_ch13_stop())
            .field("dbg_hpdma1_ch14_stop", &self.dbg_hpdma1_ch14_stop())
            .field("dbg_hpdma1_ch15_stop", &self.dbg_hpdma1_ch15_stop())
            .field("npu_dbg_freeze", &self.npu_dbg_freeze())
            .finish()
    }
}
impl W {
    ///Bit 0 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch0_stop(&mut self) -> DBG_HPDMA1_CH0_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH0_STOP_W::new(self, 0)
    }
    ///Bit 1 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch1_stop(&mut self) -> DBG_HPDMA1_CH1_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH1_STOP_W::new(self, 1)
    }
    ///Bit 2 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch2_stop(&mut self) -> DBG_HPDMA1_CH2_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH2_STOP_W::new(self, 2)
    }
    ///Bit 3 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch3_stop(&mut self) -> DBG_HPDMA1_CH3_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH3_STOP_W::new(self, 3)
    }
    ///Bit 4 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch4_stop(&mut self) -> DBG_HPDMA1_CH4_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH4_STOP_W::new(self, 4)
    }
    ///Bit 5 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch5_stop(&mut self) -> DBG_HPDMA1_CH5_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH5_STOP_W::new(self, 5)
    }
    ///Bit 6 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch6_stop(&mut self) -> DBG_HPDMA1_CH6_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH6_STOP_W::new(self, 6)
    }
    ///Bit 7 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch7_stop(&mut self) -> DBG_HPDMA1_CH7_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH7_STOP_W::new(self, 7)
    }
    ///Bit 8 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch8_stop(&mut self) -> DBG_HPDMA1_CH8_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH8_STOP_W::new(self, 8)
    }
    ///Bit 9 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch9_stop(&mut self) -> DBG_HPDMA1_CH9_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH9_STOP_W::new(self, 9)
    }
    ///Bit 10 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch10_stop(&mut self) -> DBG_HPDMA1_CH10_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH10_STOP_W::new(self, 10)
    }
    ///Bit 11 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch11_stop(&mut self) -> DBG_HPDMA1_CH11_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH11_STOP_W::new(self, 11)
    }
    ///Bit 12 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch12_stop(&mut self) -> DBG_HPDMA1_CH12_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH12_STOP_W::new(self, 12)
    }
    ///Bit 13 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch13_stop(&mut self) -> DBG_HPDMA1_CH13_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH13_STOP_W::new(self, 13)
    }
    ///Bit 14 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch14_stop(&mut self) -> DBG_HPDMA1_CH14_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH14_STOP_W::new(self, 14)
    }
    ///Bit 15 - HPDMA3_CHn suspend in debug
    #[inline(always)]
    pub fn dbg_hpdma1_ch15_stop(&mut self) -> DBG_HPDMA1_CH15_STOP_W<AHB5FZ1rs> {
        DBG_HPDMA1_CH15_STOP_W::new(self, 15)
    }
    ///Bit 16 - NPU stop in debug mode
    #[inline(always)]
    pub fn npu_dbg_freeze(&mut self) -> NPU_DBG_FREEZE_W<AHB5FZ1rs> {
        NPU_DBG_FREEZE_W::new(self, 16)
    }
}
/**DBGMCU AHB5 peripheral freeze register

You can [`read`](crate::Reg::read) this register and get [`ahb5fz1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ahb5fz1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32N655.html#DBGMCU:AHB5FZ1)*/
pub struct AHB5FZ1rs;
impl crate::RegisterSpec for AHB5FZ1rs {
    type Ux = u32;
}
///`read()` method returns [`ahb5fz1::R`](R) reader structure
impl crate::Readable for AHB5FZ1rs {}
///`write(|w| ..)` method takes [`ahb5fz1::W`](W) writer structure
impl crate::Writable for AHB5FZ1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets AHB5FZ1 to value 0
impl crate::Resettable for AHB5FZ1rs {}
