v 20100214 1
C 1100 300 1 0 0 in_port_v.sym   
{
T 1100 300 5 10 1 1 0 6 1 1
refdes=s2[7:0]
}
C 1100 700 1 0 0 in_port_v.sym   
{
T 1100 700 5 10 1 1 0 6 1 1
refdes=s1[7:0]
}
C 1100 1100 1 0 0 in_port_v.sym   
{
T 1100 1100 5 10 1 1 0 6 1 1
refdes=op[3:0]
}
C 1100 1500 1 0 0 in_port_v.sym   
{
T 1100 1500 5 10 1 1 0 6 1 1
refdes=mask[7:0]
}
C 1100 1900 1 0 0 in_port.sym  
{
T 1100 1900 5 10 1 1 0 6 1 1 
refdes=c_in
}
C 3200 300  1 0  0 out_port_v.sym
{
T 4200 300 5  10 1 1 0 0 1 1 
refdes=out[7:0]
}
C 3200 700  1 0 0 out_port.sym
{
T 4200 700 5  10 1 1 0 0 1 1
refdes=z
}
C 3200 1100  1 0 0 out_port.sym
{
T 4200 1100 5  10 1 1 0 0 1 1
refdes=dc
}
C 3200 1500  1 0 0 out_port.sym
{
T 4200 1500 5  10 1 1 0 0 1 1
refdes=c
}
