0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/Home/Downloads/p_encode_16to4.v,1617044538,verilog,,D:/ApproximateCircuitsVerilog/Approximate_Divider/Approximate_Divider.srcs/sim_1/new/p_encode_16to4_test.v,,p_encode_16to4,,,,,,,,
D:/ApproximateCircuitsVerilog/Approximate_Divider/Approximate_Divider.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
D:/ApproximateCircuitsVerilog/Approximate_Divider/Approximate_Divider.srcs/sim_1/new/main_test.v,1617046469,verilog,,,,main_test,,,,,,,,
D:/ApproximateCircuitsVerilog/Approximate_Divider/Approximate_Divider.srcs/sim_1/new/p_encode_16to4_test.v,1617047913,verilog,,,,p_encode_16to4_test,,,,,,,,
D:/ApproximateCircuitsVerilog/Approximate_Divider/Approximate_Divider.srcs/sources_1/new/main.v,1617047609,verilog,,C:/Users/Home/Downloads/p_encode_16to4.v,,main,,,,,,,,
