# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sun Sep 19 15:53:40 2021
# 
# Allegro PCB Router v17-4-0 made 2019/09/12 at 15:39:59
# Running on: desktop-e5h89n4, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Batch File Name: pasde.do
# Did File Name: E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro/specctra.did
# Current time = Sun Sep 19 15:53:43 2021
# PCB E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-200.0000 ylo=-200.0000 xhi=4200.0000 yhi=4200.0000
# Total 31 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# <<WARNING:>> Potential non fixed positive shape alignment with the host CAD system exists.
#              Allegro PCB Router does not perform any operations to remove or identify slivers and isolations.
#              If the host CAD system performs such an operation, the user may experience unrouted
#              or DRC alignment issues.
#              The user must perform final unrouted/DRC validation within the host CAD system.
# Wires Processed 1, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 39, Images Processed 47, Padstacks Processed 10
# Nets Processed 93, Net Terminals 346
# PCB Area=16000000.000  EIC=28  Area/EIC=571428.571  SMDs=0
# Total Pin Count: 405
# Signal Connections Created 253
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 253
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 198100.0000 Horizontal 102593.9200 Vertical 95506.0800
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 198100.0000 Horizontal 103725.0000 Vertical 94375.0000
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Loading Do File pasde.do ...
# Loading Do File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/colli/AppData/Local/Temp/#Taaaaan02248.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout on) (auto_fanout_via_share on) (auto_fanout_pin_share on) (auto_testpoint on (side Both) ) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Sun Sep 19 15:54:03 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 253
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 198100.0000 Horizontal 102593.9200 Vertical 95506.0800
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 198100.0000 Horizontal 103725.0000 Vertical 94375.0000
# Attempts 19 Successes 15 Failures 4 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 238
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    5.93
# Manhattan Length 198100.0000 Horizontal 102593.9200 Vertical 95506.0800
# Routed Length 6223.5281 Horizontal 5975.0000 Vertical 600.0000
# Ratio Actual / Manhattan   0.0314
# Unconnected Length 192125.0000 Horizontal 97750.0000 Vertical 94375.0000
# <<WARNING:>> Smart Route: 21.05 percent of bus attempts failed.
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Sun Sep 19 15:54:03 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 238
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    5.93
# Manhattan Length 198100.0000 Horizontal 102593.9200 Vertical 95506.0800
# Routed Length 6223.5281 Horizontal 5975.0000 Vertical 600.0000
# Ratio Actual / Manhattan   0.0314
# Unconnected Length 192125.0000 Horizontal 97750.0000 Vertical 94375.0000
# Start Route Pass 1 of 25
# Routing 238 wires.
# Total Conflicts: 516 (Cross: 516, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 238 Successes 232 Failures 6 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 25
# <<WARNING:>> Non positive shape width (0) near the point 3900000/100000.
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 291 wires.
# Total Conflicts: 432 (Cross: 432, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 280 Successes 279 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.1628
# End Pass 2 of 25
# <<WARNING:>> Non positive shape width (0) near the point 3900000/100000.
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 16 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 347 wires.
# Total Conflicts: 358 (Cross: 358, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 297 Successes 297 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Conflict Reduction  0.1713
# End Pass 3 of 25
# <<WARNING:>> Non positive shape width (0) near the point 3900000/100000.
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 17 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 366 wires.
# Total Conflicts: 289 (Cross: 289, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 306 Successes 306 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Conflict Reduction  0.1927
# End Pass 4 of 25
# <<WARNING:>> Non positive shape width (0) near the point 3900000/100000.
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 17 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 372 wires.
# 112 bend points have been removed.
# 0 bend points have been removed.
# 4 bend points have been removed.
# Total Conflicts: 246 (Cross: 246, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 326 Successes 326 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Conflict Reduction  0.1488
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# <<WARNING:>> Non positive shape width (0) near the point 3900000/100000.
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 17 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 216 wires.
# Total Conflicts: 215 (Cross: 215, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 207 Successes 207 Failures 0 Vias 0
# Cpu Time = 0:00:02  Elapsed Time = 0:00:00
# End Pass 6 of 25
# <<WARNING:>> Non positive shape width (0) near the point 3900000/100000.
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 202 wires.
# Total Conflicts: 196 (Cross: 196, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 186 Successes 186 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 7 of 25
# <<WARNING:>> Non positive shape width (0) near the point 3900000/100000.
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 233 wires.
# Total Conflicts: 186 (Cross: 186, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 220 Successes 220 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 8 of 25
# <<WARNING:>> Non positive shape width (0) near the point 3900000/100000.
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 199 wires.
# Total Conflicts: 177 (Cross: 177, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 187 Successes 187 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 9 of 25
# <<WARNING:>> Non positive shape width (0) near the point 3900000/100000.
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 217 wires.
# 126 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 173 (Cross: 173, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 206 Successes 206 Failures 0 Vias 0
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 10 of 25
# <<WARNING:>> Non positive shape width (0) near the point 3900000/100000.
# <<WARNING:>> Number of warnings on non positive widths exceeded limit (10). No more messages will be printed.
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 183 wires.
# 110 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 156 (Cross: 149, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 175 Successes 175 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 11 of 25
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 186 wires.
# Total Conflicts: 135 (Cross: 135, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 181 Successes 181 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 162 wires.
# Total Conflicts: 145 (Cross: 143, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 152 Successes 152 Failures 0 Vias 0
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 13 of 25
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 189 wires.
# Total Conflicts: 133 (Cross: 130, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 172 Successes 172 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 14 of 25
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 143 wires.
# 108 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 121 (Cross: 121, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 135 Successes 135 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 15 of 25
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 157 wires.
# Total Conflicts: 127 (Cross: 127, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 151 Successes 151 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 16 of 25
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 133 wires.
# Total Conflicts: 205 (Cross: 200, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 122 Successes 102 Failures 20 Vias 0
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 17 of 25
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 218 wires.
# Total Conflicts: 143 (Cross: 135, Clear: 8, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 190 Successes 188 Failures 2 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 154 wires.
# Total Conflicts: 105 (Cross: 105, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 139 Successes 138 Failures 1 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 19 of 25
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 166 wires.
# 102 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 102 (Cross: 102, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 158 Successes 155 Failures 3 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 133 wires.
# Total Conflicts: 115 (Cross: 114, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 127 Successes 126 Failures 1 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 21 of 25
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 159 wires.
# 96 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 156 (Cross: 155, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 146 Successes 118 Failures 28 Vias 0
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 22 of 25
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 152 wires.
# Total Conflicts: 107 (Cross: 105, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 141 Successes 141 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 171 wires.
# 86 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 126 (Cross: 123, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 152 Successes 124 Failures 28 Vias 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 143 wires.
# 87 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 72 (Cross: 72, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 3
# Attempts 136 Successes 133 Failures 3 Vias 2
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 25 of 25
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:30  Elapsed Time = 0:00:15
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:30
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 3
# Signal Layers 2 Power Layers 0
# Wire Junctions 110, at vias 0 Total Vias 2
# Percent Connected   66.80
# Manhattan Length 236720.4500 Horizontal 122917.0140 Vertical 113803.4360
# Routed Length 321590.5700 Horizontal 160508.5200 Vertical 161082.0500
# Ratio Actual / Manhattan   1.3585
# Unconnected Length 5320.0000 Horizontal 1872.5000 Vertical 3447.5000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Sep 19 15:54:18 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 3
# Signal Layers 2 Power Layers 0
# Wire Junctions 110, at vias 0 Total Vias 2
# Percent Connected   66.80
# Manhattan Length 236720.4500 Horizontal 122917.0140 Vertical 113803.4360
# Routed Length 321590.5700 Horizontal 160508.5200 Vertical 161082.0500
# Ratio Actual / Manhattan   1.3585
# Unconnected Length 5320.0000 Horizontal 1872.5000 Vertical 3447.5000
# Start Clean Pass 1 of 2
# Routing 364 wires.
# Total Conflicts: 72 (Cross: 72, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 3
# Attempts 355 Successes 273 Failures 82 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Clean Pass 2 of 2
# Routing 389 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 72 (Cross: 72, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 3
# Attempts 362 Successes 278 Failures 84 Vias 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:30
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 3
# Signal Layers 2 Power Layers 0
# Wire Junctions 115, at vias 0 Total Vias 2
# Percent Connected   66.80
# Manhattan Length 234829.5350 Horizontal 122087.9150 Vertical 112741.6200
# Routed Length 318578.1550 Horizontal 159222.0850 Vertical 159356.0700
# Ratio Actual / Manhattan   1.3566
# Unconnected Length 5425.0000 Horizontal 1975.0000 Vertical 3450.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Sep 19 15:54:18 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 3
# Signal Layers 2 Power Layers 0
# Wire Junctions 115, at vias 0 Total Vias 2
# Percent Connected   66.80
# Manhattan Length 234829.5350 Horizontal 122087.9150 Vertical 112741.6200
# Routed Length 318578.1550 Horizontal 159222.0850 Vertical 159356.0700
# Ratio Actual / Manhattan   1.3566
# Unconnected Length 5425.0000 Horizontal 1975.0000 Vertical 3450.0000
# Start Route Pass 1 of 50
# Routing 118 wires.
# Total Conflicts: 75 (Cross: 74, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 3
# Attempts 113 Successes 110 Failures 3 Vias 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Smart Route: Smart_route progressing normally after 26 passes.
# Start Route Pass 2 of 50
# Routing 137 wires.
# Total Conflicts: 139 (Cross: 137, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 123 Successes 113 Failures 10 Vias 4
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 2 of 50
# Smart Route: Smart_route progressing normally after 27 passes.
# Start Route Pass 3 of 50
# Routing 156 wires.
# Total Conflicts: 100 (Cross: 97, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 136 Successes 135 Failures 1 Vias 12
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 3 of 50
# Smart Route: Smart_route progressing normally after 28 passes.
# Start Route Pass 4 of 50
# Routing 152 wires.
# Total Conflicts: 137 (Cross: 130, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 137 Successes 124 Failures 13 Vias 16
# Cpu Time = 0:00:02  Elapsed Time = 0:00:00
# End Pass 4 of 50
# Smart Route: Smart_route progressing normally after 29 passes.
# Start Route Pass 5 of 50
# Routing 143 wires.
# 101 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 92 (Cross: 92, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 121 Successes 121 Failures 0 Vias 14
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 5 of 50
# Cpu Time = 0:00:06  Elapsed Time = 0:00:03
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Route    | 28|    74|     1|   3|    3|    2|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 29|   137|     2|  10|    0|    4|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 30|    97|     3|   1|    0|   12|    0|   0| 28|  0:00:01|  0:00:33|
# Route    | 31|   130|     7|  13|    0|   16|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 32|    92|     0|   0|    0|   14|    0|   0| 32|  0:00:01|  0:00:36|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:36
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 115, at vias 0 Total Vias 14
# Percent Connected   61.66
# Manhattan Length 239222.1400 Horizontal 125810.0850 Vertical 113412.0550
# Routed Length 331504.4300 Horizontal 165922.2700 Vertical 165582.1600
# Ratio Actual / Manhattan   1.3858
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Sun Sep 19 15:54:21 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 115, at vias 0 Total Vias 14
# Percent Connected   61.66
# Manhattan Length 239222.1400 Horizontal 125810.0850 Vertical 113412.0550
# Routed Length 331504.4300 Horizontal 165922.2700 Vertical 165582.1600
# Ratio Actual / Manhattan   1.3858
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 128 wires.
# Total Conflicts: 72 (Cross: 69, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 122 Successes 121 Failures 1 Vias 16
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 131 wires.
# Total Conflicts: 136 (Cross: 133, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 118 Successes 112 Failures 6 Vias 18
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 135 wires.
# Total Conflicts: 97 (Cross: 93, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 122 Successes 121 Failures 1 Vias 18
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 132 wires.
# Total Conflicts: 113 (Cross: 110, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 115 Successes 107 Failures 8 Vias 23
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 137 wires.
# 92 bend points have been removed.
# 0 bend points have been removed.
# 3 bend points have been removed.
# Total Conflicts: 70 (Cross: 70, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 122 Successes 120 Failures 2 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Cpu Time = 0:00:05  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Route    | 28|    74|     1|   3|    3|    2|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 29|   137|     2|  10|    0|    4|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 30|    97|     3|   1|    0|   12|    0|   0| 28|  0:00:01|  0:00:33|
# Route    | 31|   130|     7|  13|    0|   16|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 32|    92|     0|   0|    0|   14|    0|   0| 32|  0:00:01|  0:00:36|
# Route    | 33|    69|     3|   1|    1|   16|    0|   0| 21|  0:00:01|  0:00:37|
# Route    | 34|   133|     3|   6|    0|   18|    0|   0|  0|  0:00:01|  0:00:38|
# Route    | 35|    93|     4|   1|    0|   18|    0|   0| 28|  0:00:01|  0:00:39|
# Route    | 36|   110|     3|   8|    1|   23|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 37|    70|     0|   2|    1|   31|    0|   0| 38|  0:00:01|  0:00:41|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:41
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 114, at vias 2 Total Vias 31
# Percent Connected   69.57
# Manhattan Length 242844.7000 Horizontal 128920.8940 Vertical 113923.8060
# Routed Length 340978.4300 Horizontal 179194.8500 Vertical 161783.5800
# Ratio Actual / Manhattan   1.4041
# Unconnected Length 2325.0000 Horizontal 300.0000 Vertical 2025.0000
# Current time = Sun Sep 19 15:54:23 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 114, at vias 2 Total Vias 31
# Percent Connected   69.57
# Manhattan Length 242844.7000 Horizontal 128920.8940 Vertical 113923.8060
# Routed Length 340978.4300 Horizontal 179194.8500 Vertical 161783.5800
# Ratio Actual / Manhattan   1.4041
# Unconnected Length 2325.0000 Horizontal 300.0000 Vertical 2025.0000
# Start Route Pass 1 of 5
# Routing 102 wires.
# Total Conflicts: 65 (Cross: 58, Clear: 7, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 99 Successes 98 Failures 1 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 113 wires.
# 99 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 94 (Cross: 93, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 102 Successes 94 Failures 8 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 110 wires.
# 94 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 57 (Cross: 56, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 107 Successes 104 Failures 3 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 105 wires.
# Total Conflicts: 73 (Cross: 68, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 101 Successes 94 Failures 7 Vias 29
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 97 wires.
# 79 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 58 (Cross: 58, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 88 Successes 87 Failures 1 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Cpu Time = 0:00:04  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Route    | 28|    74|     1|   3|    3|    2|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 29|   137|     2|  10|    0|    4|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 30|    97|     3|   1|    0|   12|    0|   0| 28|  0:00:01|  0:00:33|
# Route    | 31|   130|     7|  13|    0|   16|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 32|    92|     0|   0|    0|   14|    0|   0| 32|  0:00:01|  0:00:36|
# Route    | 33|    69|     3|   1|    1|   16|    0|   0| 21|  0:00:01|  0:00:37|
# Route    | 34|   133|     3|   6|    0|   18|    0|   0|  0|  0:00:01|  0:00:38|
# Route    | 35|    93|     4|   1|    0|   18|    0|   0| 28|  0:00:01|  0:00:39|
# Route    | 36|   110|     3|   8|    1|   23|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 37|    70|     0|   2|    1|   31|    0|   0| 38|  0:00:01|  0:00:41|
# Route    | 38|    58|     7|   1|    1|   27|    0|   0|  7|  0:00:01|  0:00:42|
# Route    | 39|    93|     1|   8|    2|   27|    0|   0|  0|  0:00:00|  0:00:42|
# Route    | 40|    56|     1|   3|    2|   27|    0|   0| 39|  0:00:01|  0:00:43|
# Route    | 41|    68|     5|   7|    2|   29|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 42|    58|     0|   1|    1|   27|    0|   0| 20|  0:00:01|  0:00:45|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:45
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 115, at vias 2 Total Vias 27
# Percent Connected   70.75
# Manhattan Length 242443.1600 Horizontal 129432.1850 Vertical 113010.9750
# Routed Length 342115.7800 Horizontal 181843.1800 Vertical 160272.6000
# Ratio Actual / Manhattan   1.4111
# Unconnected Length 2325.0000 Horizontal 300.0000 Vertical 2025.0000
# Current time = Sun Sep 19 15:54:25 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 115, at vias 2 Total Vias 27
# Percent Connected   70.75
# Manhattan Length 242443.1600 Horizontal 129432.1850 Vertical 113010.9750
# Routed Length 342115.7800 Horizontal 181843.1800 Vertical 160272.6000
# Ratio Actual / Manhattan   1.4111
# Unconnected Length 2325.0000 Horizontal 300.0000 Vertical 2025.0000
# Start Route Pass 1 of 5
# Routing 91 wires.
# Total Conflicts: 54 (Cross: 50, Clear: 4, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 87 Successes 86 Failures 1 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 108 wires.
# Total Conflicts: 80 (Cross: 71, Clear: 9, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 96 Successes 87 Failures 9 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 103 wires.
# 87 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 53 (Cross: 52, Clear: 1, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 95 Successes 93 Failures 2 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 107 wires.
# Total Conflicts: 69 (Cross: 67, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 101 Successes 93 Failures 8 Vias 29
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 102 wires.
# 89 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 53 (Cross: 53, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 96 Successes 95 Failures 1 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Route    | 28|    74|     1|   3|    3|    2|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 29|   137|     2|  10|    0|    4|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 30|    97|     3|   1|    0|   12|    0|   0| 28|  0:00:01|  0:00:33|
# Route    | 31|   130|     7|  13|    0|   16|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 32|    92|     0|   0|    0|   14|    0|   0| 32|  0:00:01|  0:00:36|
# Route    | 33|    69|     3|   1|    1|   16|    0|   0| 21|  0:00:01|  0:00:37|
# Route    | 34|   133|     3|   6|    0|   18|    0|   0|  0|  0:00:01|  0:00:38|
# Route    | 35|    93|     4|   1|    0|   18|    0|   0| 28|  0:00:01|  0:00:39|
# Route    | 36|   110|     3|   8|    1|   23|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 37|    70|     0|   2|    1|   31|    0|   0| 38|  0:00:01|  0:00:41|
# Route    | 38|    58|     7|   1|    1|   27|    0|   0|  7|  0:00:01|  0:00:42|
# Route    | 39|    93|     1|   8|    2|   27|    0|   0|  0|  0:00:00|  0:00:42|
# Route    | 40|    56|     1|   3|    2|   27|    0|   0| 39|  0:00:01|  0:00:43|
# Route    | 41|    68|     5|   7|    2|   29|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 42|    58|     0|   1|    1|   27|    0|   0| 20|  0:00:01|  0:00:45|
# Route    | 43|    50|     4|   1|    1|   27|    0|   0|  6|  0:00:00|  0:00:45|
# Route    | 44|    71|     9|   9|    1|   27|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 45|    52|     1|   2|    1|   27|    0|   0| 33|  0:00:01|  0:00:47|
# Route    | 46|    67|     2|   8|    1|   29|    0|   0|  0|  0:00:00|  0:00:47|
# Route    | 47|    53|     0|   1|    1|   31|    0|   0| 23|  0:00:01|  0:00:48|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:48
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 111, at vias 3 Total Vias 31
# Percent Connected   71.94
# Manhattan Length 242204.0700 Horizontal 130195.9030 Vertical 112008.1670
# Routed Length 350168.1900 Horizontal 187200.5900 Vertical 162967.6000
# Ratio Actual / Manhattan   1.4458
# Unconnected Length 2325.0000 Horizontal 300.0000 Vertical 2025.0000
# Current time = Sun Sep 19 15:54:27 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 1
# Signal Layers 2 Power Layers 0
# Wire Junctions 111, at vias 3 Total Vias 31
# Percent Connected   71.94
# Manhattan Length 242204.0700 Horizontal 130195.9030 Vertical 112008.1670
# Routed Length 350168.1900 Horizontal 187200.5900 Vertical 162967.6000
# Ratio Actual / Manhattan   1.4458
# Unconnected Length 2325.0000 Horizontal 300.0000 Vertical 2025.0000
# Start Route Pass 1 of 5
# Routing 89 wires.
# 88 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 41 (Cross: 41, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 85 Successes 83 Failures 2 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 98 wires.
# 89 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 71 (Cross: 71, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 3
# Attempts 93 Successes 81 Failures 12 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 85 wires.
# 85 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 56 (Cross: 56, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 83 Successes 81 Failures 2 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 103 wires.
# Total Conflicts: 70 (Cross: 68, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 2
# Attempts 101 Successes 90 Failures 11 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 99 wires.
# 84 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 39 (Cross: 39, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 4
# Attempts 94 Successes 90 Failures 4 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Route    | 28|    74|     1|   3|    3|    2|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 29|   137|     2|  10|    0|    4|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 30|    97|     3|   1|    0|   12|    0|   0| 28|  0:00:01|  0:00:33|
# Route    | 31|   130|     7|  13|    0|   16|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 32|    92|     0|   0|    0|   14|    0|   0| 32|  0:00:01|  0:00:36|
# Route    | 33|    69|     3|   1|    1|   16|    0|   0| 21|  0:00:01|  0:00:37|
# Route    | 34|   133|     3|   6|    0|   18|    0|   0|  0|  0:00:01|  0:00:38|
# Route    | 35|    93|     4|   1|    0|   18|    0|   0| 28|  0:00:01|  0:00:39|
# Route    | 36|   110|     3|   8|    1|   23|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 37|    70|     0|   2|    1|   31|    0|   0| 38|  0:00:01|  0:00:41|
# Route    | 38|    58|     7|   1|    1|   27|    0|   0|  7|  0:00:01|  0:00:42|
# Route    | 39|    93|     1|   8|    2|   27|    0|   0|  0|  0:00:00|  0:00:42|
# Route    | 40|    56|     1|   3|    2|   27|    0|   0| 39|  0:00:01|  0:00:43|
# Route    | 41|    68|     5|   7|    2|   29|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 42|    58|     0|   1|    1|   27|    0|   0| 20|  0:00:01|  0:00:45|
# Route    | 43|    50|     4|   1|    1|   27|    0|   0|  6|  0:00:00|  0:00:45|
# Route    | 44|    71|     9|   9|    1|   27|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 45|    52|     1|   2|    1|   27|    0|   0| 33|  0:00:01|  0:00:47|
# Route    | 46|    67|     2|   8|    1|   29|    0|   0|  0|  0:00:00|  0:00:47|
# Route    | 47|    53|     0|   1|    1|   31|    0|   0| 23|  0:00:01|  0:00:48|
# Route    | 48|    41|     0|   2|    2|   31|    0|   0| 22|  0:00:01|  0:00:49|
# Route    | 49|    71|     0|  12|    3|   27|    0|   0|  0|  0:00:00|  0:00:49|
# Route    | 50|    56|     0|   2|    2|   27|    0|   0| 21|  0:00:01|  0:00:50|
# Route    | 51|    68|     2|  11|    2|   31|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 52|    39|     0|   4|    4|   27|    0|   0| 44|  0:00:00|  0:00:51|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:51
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 4
# Signal Layers 2 Power Layers 0
# Wire Junctions 112, at vias 3 Total Vias 27
# Percent Connected   78.26
# Manhattan Length 240938.7100 Horizontal 128356.8090 Vertical 112581.9010
# Routed Length 341265.2800 Horizontal 180247.5800 Vertical 161017.7000
# Ratio Actual / Manhattan   1.4164
# Unconnected Length 6490.0000 Horizontal 2180.0000 Vertical 4310.0000
# Current time = Sun Sep 19 15:54:29 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 4
# Signal Layers 2 Power Layers 0
# Wire Junctions 112, at vias 3 Total Vias 27
# Percent Connected   78.26
# Manhattan Length 240938.7100 Horizontal 128356.8090 Vertical 112581.9010
# Routed Length 341265.2800 Horizontal 180247.5800 Vertical 161017.7000
# Ratio Actual / Manhattan   1.4164
# Unconnected Length 6490.0000 Horizontal 2180.0000 Vertical 4310.0000
# Start Route Pass 1 of 5
# Routing 70 wires.
# Total Conflicts: 40 (Cross: 35, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 5
# Attempts 69 Successes 64 Failures 5 Vias 27
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 87 wires.
# Total Conflicts: 48 (Cross: 45, Clear: 3, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 83 Successes 71 Failures 12 Vias 29
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 76 wires.
# Total Conflicts: 44 (Cross: 44, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 72 Successes 65 Failures 7 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 98 wires.
# Total Conflicts: 28 (Cross: 23, Clear: 5, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 12
# Attempts 93 Successes 77 Failures 16 Vias 29
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 55 wires.
# 90 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 30 (Cross: 30, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 52 Successes 45 Failures 7 Vias 29
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Cpu Time = 0:00:04  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Route    | 28|    74|     1|   3|    3|    2|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 29|   137|     2|  10|    0|    4|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 30|    97|     3|   1|    0|   12|    0|   0| 28|  0:00:01|  0:00:33|
# Route    | 31|   130|     7|  13|    0|   16|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 32|    92|     0|   0|    0|   14|    0|   0| 32|  0:00:01|  0:00:36|
# Route    | 33|    69|     3|   1|    1|   16|    0|   0| 21|  0:00:01|  0:00:37|
# Route    | 34|   133|     3|   6|    0|   18|    0|   0|  0|  0:00:01|  0:00:38|
# Route    | 35|    93|     4|   1|    0|   18|    0|   0| 28|  0:00:01|  0:00:39|
# Route    | 36|   110|     3|   8|    1|   23|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 37|    70|     0|   2|    1|   31|    0|   0| 38|  0:00:01|  0:00:41|
# Route    | 38|    58|     7|   1|    1|   27|    0|   0|  7|  0:00:01|  0:00:42|
# Route    | 39|    93|     1|   8|    2|   27|    0|   0|  0|  0:00:00|  0:00:42|
# Route    | 40|    56|     1|   3|    2|   27|    0|   0| 39|  0:00:01|  0:00:43|
# Route    | 41|    68|     5|   7|    2|   29|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 42|    58|     0|   1|    1|   27|    0|   0| 20|  0:00:01|  0:00:45|
# Route    | 43|    50|     4|   1|    1|   27|    0|   0|  6|  0:00:00|  0:00:45|
# Route    | 44|    71|     9|   9|    1|   27|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 45|    52|     1|   2|    1|   27|    0|   0| 33|  0:00:01|  0:00:47|
# Route    | 46|    67|     2|   8|    1|   29|    0|   0|  0|  0:00:00|  0:00:47|
# Route    | 47|    53|     0|   1|    1|   31|    0|   0| 23|  0:00:01|  0:00:48|
# Route    | 48|    41|     0|   2|    2|   31|    0|   0| 22|  0:00:01|  0:00:49|
# Route    | 49|    71|     0|  12|    3|   27|    0|   0|  0|  0:00:00|  0:00:49|
# Route    | 50|    56|     0|   2|    2|   27|    0|   0| 21|  0:00:01|  0:00:50|
# Route    | 51|    68|     2|  11|    2|   31|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 52|    39|     0|   4|    4|   27|    0|   0| 44|  0:00:00|  0:00:51|
# Route    | 53|    35|     5|   5|    5|   27|    0|   0|  0|  0:00:01|  0:00:52|
# Route    | 54|    45|     3|  12|    7|   29|    0|   0|  0|  0:00:01|  0:00:53|
# Route    | 55|    44|     0|   7|    6|   27|    0|   0|  8|  0:00:00|  0:00:53|
# Route    | 56|    23|     5|  16|   12|   29|    0|   0| 36|  0:00:01|  0:00:54|
# Route    | 57|    30|     0|   7|    7|   29|    0|   0|  0|  0:00:01|  0:00:55|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:55
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 7
# Signal Layers 2 Power Layers 0
# Wire Junctions 111, at vias 3 Total Vias 29
# Percent Connected   81.82
# Manhattan Length 240893.7000 Horizontal 128992.7350 Vertical 111900.9650
# Routed Length 336678.2300 Horizontal 176323.1100 Vertical 160355.1200
# Ratio Actual / Manhattan   1.3976
# Unconnected Length 9967.5000 Horizontal 4242.5000 Vertical 5725.0000
# Current time = Sun Sep 19 15:54:31 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 7
# Signal Layers 2 Power Layers 0
# Wire Junctions 111, at vias 3 Total Vias 29
# Percent Connected   81.82
# Manhattan Length 240893.7000 Horizontal 128992.7350 Vertical 111900.9650
# Routed Length 336678.2300 Horizontal 176323.1100 Vertical 160355.1200
# Ratio Actual / Manhattan   1.3976
# Unconnected Length 9967.5000 Horizontal 4242.5000 Vertical 5725.0000
# Start Route Pass 1 of 5
# Routing 67 wires.
# Total Conflicts: 12 (Cross: 10, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 66 Successes 52 Failures 14 Vias 27
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Route Pass 2 of 5
# Routing 56 wires.
# 89 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 12, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 52 Successes 41 Failures 11 Vias 31
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 48 wires.
# 92 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 12, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 44 Successes 33 Failures 11 Vias 35
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Route Pass 4 of 5
# Routing 51 wires.
# Total Conflicts: 13 (Cross: 11, Clear: 2, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 47 Successes 33 Failures 14 Vias 35
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 30 wires.
# 89 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 7 (Cross: 7, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 30 Successes 19 Failures 11 Vias 35
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Wiring Written to File E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\bestsave.w
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Route    | 28|    74|     1|   3|    3|    2|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 29|   137|     2|  10|    0|    4|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 30|    97|     3|   1|    0|   12|    0|   0| 28|  0:00:01|  0:00:33|
# Route    | 31|   130|     7|  13|    0|   16|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 32|    92|     0|   0|    0|   14|    0|   0| 32|  0:00:01|  0:00:36|
# Route    | 33|    69|     3|   1|    1|   16|    0|   0| 21|  0:00:01|  0:00:37|
# Route    | 34|   133|     3|   6|    0|   18|    0|   0|  0|  0:00:01|  0:00:38|
# Route    | 35|    93|     4|   1|    0|   18|    0|   0| 28|  0:00:01|  0:00:39|
# Route    | 36|   110|     3|   8|    1|   23|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 37|    70|     0|   2|    1|   31|    0|   0| 38|  0:00:01|  0:00:41|
# Route    | 38|    58|     7|   1|    1|   27|    0|   0|  7|  0:00:01|  0:00:42|
# Route    | 39|    93|     1|   8|    2|   27|    0|   0|  0|  0:00:00|  0:00:42|
# Route    | 40|    56|     1|   3|    2|   27|    0|   0| 39|  0:00:01|  0:00:43|
# Route    | 41|    68|     5|   7|    2|   29|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 42|    58|     0|   1|    1|   27|    0|   0| 20|  0:00:01|  0:00:45|
# Route    | 43|    50|     4|   1|    1|   27|    0|   0|  6|  0:00:00|  0:00:45|
# Route    | 44|    71|     9|   9|    1|   27|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 45|    52|     1|   2|    1|   27|    0|   0| 33|  0:00:01|  0:00:47|
# Route    | 46|    67|     2|   8|    1|   29|    0|   0|  0|  0:00:00|  0:00:47|
# Route    | 47|    53|     0|   1|    1|   31|    0|   0| 23|  0:00:01|  0:00:48|
# Route    | 48|    41|     0|   2|    2|   31|    0|   0| 22|  0:00:01|  0:00:49|
# Route    | 49|    71|     0|  12|    3|   27|    0|   0|  0|  0:00:00|  0:00:49|
# Route    | 50|    56|     0|   2|    2|   27|    0|   0| 21|  0:00:01|  0:00:50|
# Route    | 51|    68|     2|  11|    2|   31|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 52|    39|     0|   4|    4|   27|    0|   0| 44|  0:00:00|  0:00:51|
# Route    | 53|    35|     5|   5|    5|   27|    0|   0|  0|  0:00:01|  0:00:52|
# Route    | 54|    45|     3|  12|    7|   29|    0|   0|  0|  0:00:01|  0:00:53|
# Route    | 55|    44|     0|   7|    6|   27|    0|   0|  8|  0:00:00|  0:00:53|
# Route    | 56|    23|     5|  16|   12|   29|    0|   0| 36|  0:00:01|  0:00:54|
# Route    | 57|    30|     0|   7|    7|   29|    0|   0|  0|  0:00:01|  0:00:55|
# Route    | 58|    10|     2|  14|   13|   27|    0|   0| 60|  0:00:00|  0:00:55|
# Route    | 59|    12|     2|  11|   11|   31|    0|   0|  0|  0:00:01|  0:00:56|
# Route    | 60|    12|     2|  11|   11|   35|    0|   0|  0|  0:00:00|  0:00:56|
# Route    | 61|    11|     2|  14|   10|   35|    0|   0|  7|  0:00:01|  0:00:57|
# Route    | 62|     7|     0|  11|   11|   35|    0|   0| 46|  0:00:00|  0:00:57|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:57
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 110, at vias 4 Total Vias 35
# Percent Connected   90.91
# Manhattan Length 245024.6400 Horizontal 130516.7230 Vertical 114507.9170
# Routed Length 338512.7000 Horizontal 184270.1500 Vertical 154242.5500
# Ratio Actual / Manhattan   1.3815
# Unconnected Length 17850.0100 Horizontal 8407.5000 Vertical 9442.5100
# Current time = Sun Sep 19 15:54:32 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 110, at vias 4 Total Vias 35
# Percent Connected   90.91
# Manhattan Length 245024.6400 Horizontal 130516.7230 Vertical 114507.9170
# Routed Length 338512.7000 Horizontal 184270.1500 Vertical 154242.5500
# Ratio Actual / Manhattan   1.3815
# Unconnected Length 17850.0100 Horizontal 8407.5000 Vertical 9442.5100
# Start Route Pass 1 of 5
# Routing 28 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 16
# Attempts 28 Successes 12 Failures 16 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 16 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 16
# Attempts 16 Successes 0 Failures 16 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Start Route Pass 3 of 5
# Routing 16 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 16
# Attempts 16 Successes 0 Failures 16 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 16 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 16
# Attempts 16 Successes 0 Failures 16 Vias 33
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 16 wires.
# 84 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 16
# Attempts 16 Successes 0 Failures 16 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Route    | 28|    74|     1|   3|    3|    2|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 29|   137|     2|  10|    0|    4|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 30|    97|     3|   1|    0|   12|    0|   0| 28|  0:00:01|  0:00:33|
# Route    | 31|   130|     7|  13|    0|   16|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 32|    92|     0|   0|    0|   14|    0|   0| 32|  0:00:01|  0:00:36|
# Route    | 33|    69|     3|   1|    1|   16|    0|   0| 21|  0:00:01|  0:00:37|
# Route    | 34|   133|     3|   6|    0|   18|    0|   0|  0|  0:00:01|  0:00:38|
# Route    | 35|    93|     4|   1|    0|   18|    0|   0| 28|  0:00:01|  0:00:39|
# Route    | 36|   110|     3|   8|    1|   23|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 37|    70|     0|   2|    1|   31|    0|   0| 38|  0:00:01|  0:00:41|
# Route    | 38|    58|     7|   1|    1|   27|    0|   0|  7|  0:00:01|  0:00:42|
# Route    | 39|    93|     1|   8|    2|   27|    0|   0|  0|  0:00:00|  0:00:42|
# Route    | 40|    56|     1|   3|    2|   27|    0|   0| 39|  0:00:01|  0:00:43|
# Route    | 41|    68|     5|   7|    2|   29|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 42|    58|     0|   1|    1|   27|    0|   0| 20|  0:00:01|  0:00:45|
# Route    | 43|    50|     4|   1|    1|   27|    0|   0|  6|  0:00:00|  0:00:45|
# Route    | 44|    71|     9|   9|    1|   27|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 45|    52|     1|   2|    1|   27|    0|   0| 33|  0:00:01|  0:00:47|
# Route    | 46|    67|     2|   8|    1|   29|    0|   0|  0|  0:00:00|  0:00:47|
# Route    | 47|    53|     0|   1|    1|   31|    0|   0| 23|  0:00:01|  0:00:48|
# Route    | 48|    41|     0|   2|    2|   31|    0|   0| 22|  0:00:01|  0:00:49|
# Route    | 49|    71|     0|  12|    3|   27|    0|   0|  0|  0:00:00|  0:00:49|
# Route    | 50|    56|     0|   2|    2|   27|    0|   0| 21|  0:00:01|  0:00:50|
# Route    | 51|    68|     2|  11|    2|   31|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 52|    39|     0|   4|    4|   27|    0|   0| 44|  0:00:00|  0:00:51|
# Route    | 53|    35|     5|   5|    5|   27|    0|   0|  0|  0:00:01|  0:00:52|
# Route    | 54|    45|     3|  12|    7|   29|    0|   0|  0|  0:00:01|  0:00:53|
# Route    | 55|    44|     0|   7|    6|   27|    0|   0|  8|  0:00:00|  0:00:53|
# Route    | 56|    23|     5|  16|   12|   29|    0|   0| 36|  0:00:01|  0:00:54|
# Route    | 57|    30|     0|   7|    7|   29|    0|   0|  0|  0:00:01|  0:00:55|
# Route    | 58|    10|     2|  14|   13|   27|    0|   0| 60|  0:00:00|  0:00:55|
# Route    | 59|    12|     2|  11|   11|   31|    0|   0|  0|  0:00:01|  0:00:56|
# Route    | 60|    12|     2|  11|   11|   35|    0|   0|  0|  0:00:00|  0:00:56|
# Route    | 61|    11|     2|  14|   10|   35|    0|   0|  7|  0:00:01|  0:00:57|
# Route    | 62|     7|     0|  11|   11|   35|    0|   0| 46|  0:00:00|  0:00:57|
# Route    | 63|     0|     0|  16|   16|   33|    0|   0|100|  0:00:00|  0:00:57|
# Route    | 64|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:00|  0:00:57|
# Route    | 65|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:00|  0:00:57|
# Route    | 66|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:01|  0:00:58|
# Route    | 67|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:00|  0:00:58|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:58
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 16
# Signal Layers 2 Power Layers 0
# Wire Junctions 110, at vias 4 Total Vias 33
# Percent Connected   93.68
# Manhattan Length 243776.6400 Horizontal 129549.0770 Vertical 114227.5630
# Routed Length 322708.7000 Horizontal 172931.6300 Vertical 149777.0700
# Ratio Actual / Manhattan   1.3238
# Unconnected Length 21420.0100 Horizontal 11070.0000 Vertical 10350.0100
# <<ERROR:>> Smart Route: Unable to reach 100% with smart_route. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Sun Sep 19 15:54:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 16
# Signal Layers 2 Power Layers 0
# Wire Junctions 110, at vias 4 Total Vias 33
# Percent Connected   93.68
# Manhattan Length 243776.6400 Horizontal 129549.0770 Vertical 114227.5630
# Routed Length 322708.7000 Horizontal 172931.6300 Vertical 149777.0700
# Ratio Actual / Manhattan   1.3238
# Unconnected Length 21420.0100 Horizontal 11070.0000 Vertical 10350.0100
# Start Clean Pass 1 of 2
# Routing 391 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 16
# Attempts 350 Successes 334 Failures 16 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 413 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 16
# Attempts 351 Successes 335 Failures 16 Vias 31
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Route    | 28|    74|     1|   3|    3|    2|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 29|   137|     2|  10|    0|    4|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 30|    97|     3|   1|    0|   12|    0|   0| 28|  0:00:01|  0:00:33|
# Route    | 31|   130|     7|  13|    0|   16|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 32|    92|     0|   0|    0|   14|    0|   0| 32|  0:00:01|  0:00:36|
# Route    | 33|    69|     3|   1|    1|   16|    0|   0| 21|  0:00:01|  0:00:37|
# Route    | 34|   133|     3|   6|    0|   18|    0|   0|  0|  0:00:01|  0:00:38|
# Route    | 35|    93|     4|   1|    0|   18|    0|   0| 28|  0:00:01|  0:00:39|
# Route    | 36|   110|     3|   8|    1|   23|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 37|    70|     0|   2|    1|   31|    0|   0| 38|  0:00:01|  0:00:41|
# Route    | 38|    58|     7|   1|    1|   27|    0|   0|  7|  0:00:01|  0:00:42|
# Route    | 39|    93|     1|   8|    2|   27|    0|   0|  0|  0:00:00|  0:00:42|
# Route    | 40|    56|     1|   3|    2|   27|    0|   0| 39|  0:00:01|  0:00:43|
# Route    | 41|    68|     5|   7|    2|   29|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 42|    58|     0|   1|    1|   27|    0|   0| 20|  0:00:01|  0:00:45|
# Route    | 43|    50|     4|   1|    1|   27|    0|   0|  6|  0:00:00|  0:00:45|
# Route    | 44|    71|     9|   9|    1|   27|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 45|    52|     1|   2|    1|   27|    0|   0| 33|  0:00:01|  0:00:47|
# Route    | 46|    67|     2|   8|    1|   29|    0|   0|  0|  0:00:00|  0:00:47|
# Route    | 47|    53|     0|   1|    1|   31|    0|   0| 23|  0:00:01|  0:00:48|
# Route    | 48|    41|     0|   2|    2|   31|    0|   0| 22|  0:00:01|  0:00:49|
# Route    | 49|    71|     0|  12|    3|   27|    0|   0|  0|  0:00:00|  0:00:49|
# Route    | 50|    56|     0|   2|    2|   27|    0|   0| 21|  0:00:01|  0:00:50|
# Route    | 51|    68|     2|  11|    2|   31|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 52|    39|     0|   4|    4|   27|    0|   0| 44|  0:00:00|  0:00:51|
# Route    | 53|    35|     5|   5|    5|   27|    0|   0|  0|  0:00:01|  0:00:52|
# Route    | 54|    45|     3|  12|    7|   29|    0|   0|  0|  0:00:01|  0:00:53|
# Route    | 55|    44|     0|   7|    6|   27|    0|   0|  8|  0:00:00|  0:00:53|
# Route    | 56|    23|     5|  16|   12|   29|    0|   0| 36|  0:00:01|  0:00:54|
# Route    | 57|    30|     0|   7|    7|   29|    0|   0|  0|  0:00:01|  0:00:55|
# Route    | 58|    10|     2|  14|   13|   27|    0|   0| 60|  0:00:00|  0:00:55|
# Route    | 59|    12|     2|  11|   11|   31|    0|   0|  0|  0:00:01|  0:00:56|
# Route    | 60|    12|     2|  11|   11|   35|    0|   0|  0|  0:00:00|  0:00:56|
# Route    | 61|    11|     2|  14|   10|   35|    0|   0|  7|  0:00:01|  0:00:57|
# Route    | 62|     7|     0|  11|   11|   35|    0|   0| 46|  0:00:00|  0:00:57|
# Route    | 63|     0|     0|  16|   16|   33|    0|   0|100|  0:00:00|  0:00:57|
# Route    | 64|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:00|  0:00:57|
# Route    | 65|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:00|  0:00:57|
# Route    | 66|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:01|  0:00:58|
# Route    | 67|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:00|  0:00:58|
# Clean    | 68|     0|     0|  16|   16|   31|    0|   0|   |  0:00:00|  0:00:58|
# Clean    | 69|     0|     0|  16|   16|   31|    0|   0|   |  0:00:00|  0:00:58|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:58
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 16
# Signal Layers 2 Power Layers 0
# Wire Junctions 104, at vias 6 Total Vias 31
# Percent Connected   93.68
# Manhattan Length 242356.6250 Horizontal 129039.0370 Vertical 113317.5880
# Routed Length 319725.6550 Horizontal 170327.5800 Vertical 149398.0750
# Ratio Actual / Manhattan   1.3192
# Unconnected Length 21300.0100 Horizontal 11430.0000 Vertical 9870.0100
# Smart Route: Activating PCB testpoint rule.
# Current time = Sun Sep 19 15:54:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 16
# Signal Layers 2 Power Layers 0
# Wire Junctions 104, at vias 6 Total Vias 31
# Percent Connected   93.68
# Manhattan Length 242356.6250 Horizontal 129039.0370 Vertical 113317.5880
# Routed Length 319725.6550 Horizontal 170327.5800 Vertical 149398.0750
# Ratio Actual / Manhattan   1.3192
# Unconnected Length 21300.0100 Horizontal 11430.0000 Vertical 9870.0100
# Attempts 87 Successes 87 Failures 0 Vias 106
# 4 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 16
# Signal Layers 2 Power Layers 0
# Wire Junctions 104, at vias 6 Total Vias 106
# Percent Connected   93.68
# Manhattan Length 242356.6250 Horizontal 129343.8710 Vertical 113012.7540
# Routed Length 320047.6550 Horizontal 170515.5800 Vertical 149532.0750
# Ratio Actual / Manhattan   1.3206
# Unconnected Length 21300.0100 Horizontal 11430.0000 Vertical 9870.0100
# Smart Route: Executing 2 clean passes.
# Current time = Sun Sep 19 15:54:33 2021
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 16
# Signal Layers 2 Power Layers 0
# Wire Junctions 104, at vias 6 Total Vias 106
# Percent Connected   93.68
# Manhattan Length 242356.6250 Horizontal 129343.8710 Vertical 113012.7540
# Routed Length 320047.6550 Horizontal 170515.5800 Vertical 149532.0750
# Ratio Actual / Manhattan   1.3206
# Unconnected Length 21300.0100 Horizontal 11430.0000 Vertical 9870.0100
# Start Clean Pass 1 of 2
# Routing 456 wires.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 16
# Attempts 355 Successes 339 Failures 16 Vias 106
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 461 wires.
# 3 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 16
# Attempts 352 Successes 336 Failures 16 Vias 106
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   4|  238|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|   516|     0|   6|    6|    0|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|   432|     0|   1|    0|    0|    0|   0| 16|  0:00:00|  0:00:01|
# Route    |  3|   358|     0|   0|    0|    0|    0|   0| 17|  0:00:01|  0:00:02|
# Route    |  4|   289|     0|   0|    0|    0|    0|   0| 19|  0:00:01|  0:00:03|
# Route    |  5|   246|     0|   0|    0|    0|    0|   0| 14|  0:00:01|  0:00:04|
# Route    |  6|   215|     0|   0|    0|    0|    0|   0| 12|  0:00:02|  0:00:06|
# Route    |  7|   196|     0|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:07|
# Route    |  8|   186|     0|   0|    0|    0|    0|   0|  5|  0:00:01|  0:00:08|
# Route    |  9|   177|     0|   0|    0|    0|    0|   0|  4|  0:00:01|  0:00:09|
# Route    | 10|   173|     0|   0|    0|    0|    0|   0|  2|  0:00:02|  0:00:11|
# Route    | 11|   149|     7|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 12|   135|     0|   0|    0|    0|    0|   0| 13|  0:00:01|  0:00:13|
# Route    | 13|   143|     2|   0|    0|    0|    0|   0|  0|  0:00:02|  0:00:15|
# Route    | 14|   130|     3|   0|    0|    0|    0|   0|  8|  0:00:01|  0:00:16|
# Route    | 15|   121|     0|   0|    0|    0|    0|   0|  9|  0:00:01|  0:00:17|
# Route    | 16|   127|     0|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:18|
# Route    | 17|   200|     5|  20|    0|    0|    0|   0|  0|  0:00:02|  0:00:20|
# Route    | 18|   135|     8|   2|    1|    0|    0|   0| 30|  0:00:01|  0:00:21|
# Route    | 19|   105|     0|   1|    1|    0|    0|   0| 26|  0:00:01|  0:00:22|
# Route    | 20|   102|     0|   3|    1|    0|    0|   0|  2|  0:00:01|  0:00:23|
# Route    | 21|   114|     1|   1|    0|    0|    0|   0|  0|  0:00:01|  0:00:24|
# Route    | 22|   155|     1|  28|    0|    0|    0|   0|  0|  0:00:02|  0:00:26|
# Route    | 23|   105|     2|   0|    0|    0|    0|   0| 31|  0:00:01|  0:00:27|
# Route    | 24|   123|     3|  28|    0|    2|    0|   0|  0|  0:00:01|  0:00:28|
# Route    | 25|    72|     0|   3|    3|    2|    0|   0| 42|  0:00:02|  0:00:30|
# Clean    | 26|    72|     0|  82|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Clean    | 27|    72|     0|  84|    3|    2|    0|   0|   |  0:00:00|  0:00:30|
# Route    | 28|    74|     1|   3|    3|    2|    0|   0|  0|  0:00:01|  0:00:31|
# Route    | 29|   137|     2|  10|    0|    4|    0|   0|  0|  0:00:01|  0:00:32|
# Route    | 30|    97|     3|   1|    0|   12|    0|   0| 28|  0:00:01|  0:00:33|
# Route    | 31|   130|     7|  13|    0|   16|    0|   0|  0|  0:00:02|  0:00:35|
# Route    | 32|    92|     0|   0|    0|   14|    0|   0| 32|  0:00:01|  0:00:36|
# Route    | 33|    69|     3|   1|    1|   16|    0|   0| 21|  0:00:01|  0:00:37|
# Route    | 34|   133|     3|   6|    0|   18|    0|   0|  0|  0:00:01|  0:00:38|
# Route    | 35|    93|     4|   1|    0|   18|    0|   0| 28|  0:00:01|  0:00:39|
# Route    | 36|   110|     3|   8|    1|   23|    0|   0|  0|  0:00:01|  0:00:40|
# Route    | 37|    70|     0|   2|    1|   31|    0|   0| 38|  0:00:01|  0:00:41|
# Route    | 38|    58|     7|   1|    1|   27|    0|   0|  7|  0:00:01|  0:00:42|
# Route    | 39|    93|     1|   8|    2|   27|    0|   0|  0|  0:00:00|  0:00:42|
# Route    | 40|    56|     1|   3|    2|   27|    0|   0| 39|  0:00:01|  0:00:43|
# Route    | 41|    68|     5|   7|    2|   29|    0|   0|  0|  0:00:01|  0:00:44|
# Route    | 42|    58|     0|   1|    1|   27|    0|   0| 20|  0:00:01|  0:00:45|
# Route    | 43|    50|     4|   1|    1|   27|    0|   0|  6|  0:00:00|  0:00:45|
# Route    | 44|    71|     9|   9|    1|   27|    0|   0|  0|  0:00:01|  0:00:46|
# Route    | 45|    52|     1|   2|    1|   27|    0|   0| 33|  0:00:01|  0:00:47|
# Route    | 46|    67|     2|   8|    1|   29|    0|   0|  0|  0:00:00|  0:00:47|
# Route    | 47|    53|     0|   1|    1|   31|    0|   0| 23|  0:00:01|  0:00:48|
# Route    | 48|    41|     0|   2|    2|   31|    0|   0| 22|  0:00:01|  0:00:49|
# Route    | 49|    71|     0|  12|    3|   27|    0|   0|  0|  0:00:00|  0:00:49|
# Route    | 50|    56|     0|   2|    2|   27|    0|   0| 21|  0:00:01|  0:00:50|
# Route    | 51|    68|     2|  11|    2|   31|    0|   0|  0|  0:00:01|  0:00:51|
# Route    | 52|    39|     0|   4|    4|   27|    0|   0| 44|  0:00:00|  0:00:51|
# Route    | 53|    35|     5|   5|    5|   27|    0|   0|  0|  0:00:01|  0:00:52|
# Route    | 54|    45|     3|  12|    7|   29|    0|   0|  0|  0:00:01|  0:00:53|
# Route    | 55|    44|     0|   7|    6|   27|    0|   0|  8|  0:00:00|  0:00:53|
# Route    | 56|    23|     5|  16|   12|   29|    0|   0| 36|  0:00:01|  0:00:54|
# Route    | 57|    30|     0|   7|    7|   29|    0|   0|  0|  0:00:01|  0:00:55|
# Route    | 58|    10|     2|  14|   13|   27|    0|   0| 60|  0:00:00|  0:00:55|
# Route    | 59|    12|     2|  11|   11|   31|    0|   0|  0|  0:00:01|  0:00:56|
# Route    | 60|    12|     2|  11|   11|   35|    0|   0|  0|  0:00:00|  0:00:56|
# Route    | 61|    11|     2|  14|   10|   35|    0|   0|  7|  0:00:01|  0:00:57|
# Route    | 62|     7|     0|  11|   11|   35|    0|   0| 46|  0:00:00|  0:00:57|
# Route    | 63|     0|     0|  16|   16|   33|    0|   0|100|  0:00:00|  0:00:57|
# Route    | 64|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:00|  0:00:57|
# Route    | 65|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:00|  0:00:57|
# Route    | 66|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:01|  0:00:58|
# Route    | 67|     0|     0|  16|   16|   33|    0|   0|  0|  0:00:00|  0:00:58|
# Clean    | 68|     0|     0|  16|   16|   31|    0|   0|   |  0:00:00|  0:00:58|
# Clean    | 69|     0|     0|  16|   16|   31|    0|   0|   |  0:00:00|  0:00:58|
# Testpoint| 69|     0|     0|   0|   16|  106|    0|   0|   |  0:00:00|  0:00:58|
# Clean    | 70|     0|     0|  16|   16|  106|    0|   0|   |  0:00:01|  0:00:59|
# Clean    | 71|     0|     0|  16|   16|  106|    0|   0|   |  0:00:00|  0:00:59|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:59
# 
# Wiring Statistics ----------------- E:/local/college/classes/2021bF/ECEN4013/ECEN4013/ADC/pspice/schematic/allegro\adc.dsn
# Nets 93 Connections 253 Unroutes 16
# Signal Layers 2 Power Layers 0
# Wire Junctions 101, at vias 6 Total Vias 106
# Percent Connected   93.68
# Manhattan Length 240769.6450 Horizontal 128706.1490 Vertical 112063.4960
# Routed Length 319844.7650 Horizontal 170308.6700 Vertical 149536.0950
# Ratio Actual / Manhattan   1.3284
# Unconnected Length 20015.0000 Horizontal 10702.5000 Vertical 9312.5000
# Smart Route: Smart_route finished, completion rate: 93.68.
write routes (changed_only) (reset_changed) C:/Users/colli/AppData/Local/Temp/#Taaaaao02248.tmp
# Routing Written to File C:/Users/colli/AppData/Local/Temp/#Taaaaao02248.tmp
quit
