\doxysubsection{EFM32\+GG\+\_\+\+RTC\+\_\+\+Bit\+Fields}
\hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields}{}\label{group___e_f_m32_g_g___r_t_c___bit_fields}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gad587a7a3cb9e78ff6e7f917fd3f46b18}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gad7544cb8adfd05dd15b8594a313ad323}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+MASK}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga465ba8fa99f362d2a5d187f22f79bb5b}{RTC\+\_\+\+CTRL\+\_\+\+EN}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gad7890f03e9970ddb575e2d266b5dc225}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaefe9462858e69c071be905da9b242cfc}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga34ccb064ac64c9b159f608a553b22b9a}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaf3052e8c27c3ee105c010509c8c11f44}{RTC\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga34ccb064ac64c9b159f608a553b22b9a}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gac490e8ca5272759fe765080ace810a53}{RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga9f18dea3e701aa15609772a46cac97bd}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga88486a0b37cfa40539d1fcec308f0e3c}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga051aaa3a8739c964e186cb8d57e5f583}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga91d31bb49d7ac8344f87a0ed852ec744}{RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga051aaa3a8739c964e186cb8d57e5f583}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga25a30ef124ecd8b19eccf5b414ef0d4b}{RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaa3cb387ca463ac791c0f5e36f9058a3a}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga34db155cd5f0364052cf524235fd69d6}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gafab74ed519b373399b72e623ead1a011}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gac371b880bd2c95409aaba9f12c8c42d1}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DISABLE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga11efffde63d9d2b4abc464a50c054280}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+ENABLE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga6a1f009051e95cd2e4b3ab4024407ad3}{RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gafab74ed519b373399b72e623ead1a011}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga25ee8e2e98ee4e5ebd77918bdac81666}{RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DISABLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gac371b880bd2c95409aaba9f12c8c42d1}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DISABLE}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga2e799d53696b35a6923adc358197ac69}{RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+ENABLE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga11efffde63d9d2b4abc464a50c054280}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+ENABLE}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga5fdf36954920ca36e4caebf4a4469880}{\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga6640b6f25569f1a43a571f009ff757f4}{\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+MASK}}~0x00\+FFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga008b7a68d57c209a09a704f2fb59e2c6}{\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1eafc9ff1c8b44d3446322682d92e418}{\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+MASK}}~0x\+FFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gab97b54166e18d2916e15e1756752f139}{\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga3124c3e3153ed6a20eb27613025edf78}{RTC\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gab97b54166e18d2916e15e1756752f139}{\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga446268ccd428117e8d38885b6bf6ac56}{\+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga84638718efbb6facc8c950de83147b71}{\+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+MASK}}~0x00\+FFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaaf00d97db0919931d6b7bfe99000bba7}{\+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+COMP0\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaaf29e8f646fe9c95aa7511aa253dff95}{\+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+COMP0\+\_\+\+MASK}}~0x\+FFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga68eccaa8b1ad978c429c4302f51caca3}{\+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+COMP0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga5fa6d833fb7b45b4fdad39d20d28a9a3}{RTC\+\_\+\+COMP0\+\_\+\+COMP0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga68eccaa8b1ad978c429c4302f51caca3}{\+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga8cf055e598e02976ac4947ac919e5ef7}{\+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga0e2a3ab122a1abcefe5adb5f1cfaf0f6}{\+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+MASK}}~0x00\+FFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga3725c31c2b0eea6121255d5376a34d36}{\+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+COMP1\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaa2d19e58de524d3ba5844d6440969607}{\+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+COMP1\+\_\+\+MASK}}~0x\+FFFFFFUL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gab48aa4a52f60143c27a0d06e325bdff5}{\+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+COMP1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga9790d1d19e9b4ec044f67b8363edea97}{RTC\+\_\+\+COMP1\+\_\+\+COMP1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gab48aa4a52f60143c27a0d06e325bdff5}{\+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga467f8d03c55befd72f9637ff307dbd56}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga3d25212538ee7a0603ce8219bfea98a7}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+MASK}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga23e251e553da4cd059a9bea31b864a73}{RTC\+\_\+\+IF\+\_\+\+OF}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga42bd092de5417f0fc2cae44317be4dc0}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+OF\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga6cc0dc6594425a76e04b46c2bc76042d}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+OF\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga0d4f20253d5c3bb304dbbda914337cbd}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+OF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga5e01b4c372646dd1cbac97fec0fd4616}{RTC\+\_\+\+IF\+\_\+\+OF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga0d4f20253d5c3bb304dbbda914337cbd}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+OF\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga97609cfaa4ad7df33c3917048c15be32}{RTC\+\_\+\+IF\+\_\+\+COMP0}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga20bb48836151672ccb4eb7eccdc83032}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP0\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1ff720f2cdb3bee40ec652eccf23f555}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP0\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaea48a964bb840efcf336151eda60c39a}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga8808195ade7fd714ae16c347913bdfe8}{RTC\+\_\+\+IF\+\_\+\+COMP0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaea48a964bb840efcf336151eda60c39a}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga56eaacb77ea0fdec74b675e139557cc5}{RTC\+\_\+\+IF\+\_\+\+COMP1}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaec7d1a9d1d464ec32566e34e270605ac}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP1\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga49663e5f1ef2122368d097766a3bda00}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP1\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga46c0412d3f5ee49e1dddac63dc61fbc0}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga39121698239c67c3a4907f608b460e0c}{RTC\+\_\+\+IF\+\_\+\+COMP1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga46c0412d3f5ee49e1dddac63dc61fbc0}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga46fbbd69ad40a8f496bc5dead1b4ef22}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga13900caebc2881848d4c167b40dfdbfe}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+MASK}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gacde13c09564ce9bb9c8221a70898448e}{RTC\+\_\+\+IFS\+\_\+\+OF}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga91c2dbc7c71f5848f26fd30a75d6b09a}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+OF\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaa376083c817d585966f5844245d81671}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+OF\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga4d84b02e259b9ab033845c012872fe2b}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+OF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gae192a2bd37c1203e3c307158ded0e8f0}{RTC\+\_\+\+IFS\+\_\+\+OF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga4d84b02e259b9ab033845c012872fe2b}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+OF\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga4d93a252dcbe530a80ef20e90176eccf}{RTC\+\_\+\+IFS\+\_\+\+COMP0}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga83b9d06f7cd7e65f525f61db6f665f0f}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP0\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga82ec74c120b7c5052c3b5b3e0c457af9}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP0\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gac6c7557c71b3f90e443434a1f1186c16}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga0987eba32ea5a1700ae5dd8eb8940e1d}{RTC\+\_\+\+IFS\+\_\+\+COMP0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gac6c7557c71b3f90e443434a1f1186c16}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1600bdf5f85a6e440290971a1de814a1}{RTC\+\_\+\+IFS\+\_\+\+COMP1}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga414a6f7bdff82993f063c3304c7f2e25}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP1\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga8bcd91c3fa2dc74251e853e9de911cf8}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP1\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1ee2d880d1583ec283051f26c2e77cf1}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga0093e2605316216adcb32b8504a77889}{RTC\+\_\+\+IFS\+\_\+\+COMP1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1ee2d880d1583ec283051f26c2e77cf1}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaa1b138bb824ff5026a075eaa405e7ea4}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga452dd1944de05552cadc2d264216ca03}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+MASK}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga314389d3617b411eecbf530cee3c505d}{RTC\+\_\+\+IFC\+\_\+\+OF}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gae1986c7bab16af350d967319ea041f86}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+OF\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga6c85b650a4c2786cac4d956809e20392}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+OF\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gabbaa8cc22141b47c47ab42ec0ea09017}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+OF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga605cf2a3029556a9bd28ef0c3cba2c15}{RTC\+\_\+\+IFC\+\_\+\+OF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gabbaa8cc22141b47c47ab42ec0ea09017}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+OF\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga752e49378771c642d7d2f91e82cbbe87}{RTC\+\_\+\+IFC\+\_\+\+COMP0}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga8583aa95d4cf580515f1b01f0830ffb7}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP0\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaa90363d20147bbac3b35fef347b0335a}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP0\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaf1a72e467ca96b5a4b1b3a0c49c7e920}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gae9ea6dd29c1bee78559a88d22220b1e5}{RTC\+\_\+\+IFC\+\_\+\+COMP0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaf1a72e467ca96b5a4b1b3a0c49c7e920}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga871e53cafb948644d6386dd75a85de5e}{RTC\+\_\+\+IFC\+\_\+\+COMP1}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga06d346fd25c9fbab2452c9247373a2c8}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP1\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaedef517199ee0042559e29563758c041}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP1\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga4b3158e5e9c208f5f2b0561e889c1d67}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga22800fefa3b8334de1db285cd197a02f}{RTC\+\_\+\+IFC\+\_\+\+COMP1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga4b3158e5e9c208f5f2b0561e889c1d67}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaad54f56f7b64f58ae30504d85bbee433}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gab3b3efb1620ee0bcb653298c53fa00cf}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+MASK}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga3a6d961b2da88a746c0aa13bf903e654}{RTC\+\_\+\+IEN\+\_\+\+OF}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gacdc6a2759b8aa96e90b05bc65873e14e}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+OF\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga9e4ca7c967a6b6e5e461c846d9fbe91c}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+OF\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga0bae023acb4bde8aba026b8b87f267cb}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+OF\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1a5a54cebf3f0d5e7c43ef88be2b2528}{RTC\+\_\+\+IEN\+\_\+\+OF\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga0bae023acb4bde8aba026b8b87f267cb}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+OF\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga160a7e2794859bf0799133a6a1571175}{RTC\+\_\+\+IEN\+\_\+\+COMP0}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gae9c6217eb12b17e224b4069ef842b8cc}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP0\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gae49474a0c94aab756ab2162b3b73d617}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP0\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaaa1b226c09dc28625b8df1f24c363300}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga9129eb95cd18a43b2447ddaaf3a6f556}{RTC\+\_\+\+IEN\+\_\+\+COMP0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaaa1b226c09dc28625b8df1f24c363300}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1be736190e10972bb65a06c65c0db7c5}{RTC\+\_\+\+IEN\+\_\+\+COMP1}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga063021ee201cf6ea30ccfe69bc773f4c}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP1\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaeedc2a5b26dc476916528585534f1c81}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP1\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaeeef51f9e9f6d60555efc4d3628b6fc7}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga3eb99c68fdd1d5451af66e11ad5c6f35}{RTC\+\_\+\+IEN\+\_\+\+COMP1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaeeef51f9e9f6d60555efc4d3628b6fc7}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gae2be75ba3548987288e600a73a3d7204}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga3d54fd150379cc74806dc47d11dce84b}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+MASK}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga75be11d7aaa836be24d268602a3b6be6}{RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gacacf020ba3bc63a80baa897d65dc75dc}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga257ed8984ccd06d4710db8a25f169d63}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga000e338a8c98092b9818519055ff85e9}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gad15c0a0af1f85cd834566a34145e815e}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1e388237d81bd814d0de9aa6e3bafa6d}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE}}~0x00000001\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga24f70b323933a99242735cdb04534af5}{RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga000e338a8c98092b9818519055ff85e9}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga2b9464d83c55940c84eb29cabde5146c}{RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gad15c0a0af1f85cd834566a34145e815e}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga7ddf4b1ae5db245df3fd26ebf53353cb}{RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1e388237d81bd814d0de9aa6e3bafa6d}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaf6970cfbced3c5cebba5892d53e8bfdf}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+RESETVALUE}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gabbdcd25b10f3c9cfede75db5f19eaf01}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+MASK}}~0x00000007\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga6653e84ae07a0a80e6a4799091d913c0}{RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL}}~(0x1\+UL $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gad8117ae45d3f9aa35740544a16d9ec35}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL\+\_\+\+SHIFT}}~0
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga353ec213b992139b1ed0b17d8627ee23}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL\+\_\+\+MASK}}~0x1\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gafd2ad92e0b19a07c0fc3c990d9c9ec4c}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga9c266ac67d13ccc1214c90eb7474dead}{RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gafd2ad92e0b19a07c0fc3c990d9c9ec4c}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL\+\_\+\+DEFAULT}} $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga771b2899b19d3d8aad2be95b9b12f653}{RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0}}~(0x1\+UL $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga235c91188e3e71215e8c00c709e2df2c}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0\+\_\+\+SHIFT}}~1
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga6cc3260217aadfe0634300fb6fd9fc56}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0\+\_\+\+MASK}}~0x2\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga217036b16414a462cb71c9e591b5cf59}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga9668351e42f06bdc873bea46ea7d95c5}{RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga217036b16414a462cb71c9e591b5cf59}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga367440b702cdd9bdb85fa2c0bac28061}{RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1}}~(0x1\+UL $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga849b973f83a21ff3f7587be9f8193d93}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1\+\_\+\+SHIFT}}~2
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga0fa69448e2373d5c7f3f9570459cf0d8}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1\+\_\+\+MASK}}~0x4\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga861a00dd942dd4b17903cc9f405d4795}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1\+\_\+\+DEFAULT}}~0x00000000\+UL
\item 
\#define \mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga3c29e78cddc1482b336f1cb59d8b7f4d}{RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1\+\_\+\+DEFAULT}}~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga861a00dd942dd4b17903cc9f405d4795}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 2)
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}


\doxysubsubsection{Macro Definition Documentation}
\Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gab97b54166e18d2916e15e1756752f139}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CNT\_CNT\_DEFAULT@{\_RTC\_CNT\_CNT\_DEFAULT}}
\index{\_RTC\_CNT\_CNT\_DEFAULT@{\_RTC\_CNT\_CNT\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CNT\_CNT\_DEFAULT}{\_RTC\_CNT\_CNT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gab97b54166e18d2916e15e1756752f139} 
\#define \+\_\+\+RTC\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+CNT \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga1eafc9ff1c8b44d3446322682d92e418}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CNT\_CNT\_MASK@{\_RTC\_CNT\_CNT\_MASK}}
\index{\_RTC\_CNT\_CNT\_MASK@{\_RTC\_CNT\_CNT\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CNT\_CNT\_MASK}{\_RTC\_CNT\_CNT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga1eafc9ff1c8b44d3446322682d92e418} 
\#define \+\_\+\+RTC\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+MASK~0x\+FFFFFFUL}

Bit mask for RTC\+\_\+\+CNT \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga008b7a68d57c209a09a704f2fb59e2c6}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CNT\_CNT\_SHIFT@{\_RTC\_CNT\_CNT\_SHIFT}}
\index{\_RTC\_CNT\_CNT\_SHIFT@{\_RTC\_CNT\_CNT\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CNT\_CNT\_SHIFT}{\_RTC\_CNT\_CNT\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga008b7a68d57c209a09a704f2fb59e2c6} 
\#define \+\_\+\+RTC\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+SHIFT~0}

Shift value for RTC\+\_\+\+CNT \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga6640b6f25569f1a43a571f009ff757f4}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CNT\_MASK@{\_RTC\_CNT\_MASK}}
\index{\_RTC\_CNT\_MASK@{\_RTC\_CNT\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CNT\_MASK}{\_RTC\_CNT\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga6640b6f25569f1a43a571f009ff757f4} 
\#define \+\_\+\+RTC\+\_\+\+CNT\+\_\+\+MASK~0x00\+FFFFFFUL}

Mask for RTC\+\_\+\+CNT \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga5fdf36954920ca36e4caebf4a4469880}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CNT\_RESETVALUE@{\_RTC\_CNT\_RESETVALUE}}
\index{\_RTC\_CNT\_RESETVALUE@{\_RTC\_CNT\_RESETVALUE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CNT\_RESETVALUE}{\_RTC\_CNT\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga5fdf36954920ca36e4caebf4a4469880} 
\#define \+\_\+\+RTC\+\_\+\+CNT\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RTC\+\_\+\+CNT \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga68eccaa8b1ad978c429c4302f51caca3}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_COMP0\_COMP0\_DEFAULT@{\_RTC\_COMP0\_COMP0\_DEFAULT}}
\index{\_RTC\_COMP0\_COMP0\_DEFAULT@{\_RTC\_COMP0\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_COMP0\_COMP0\_DEFAULT}{\_RTC\_COMP0\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga68eccaa8b1ad978c429c4302f51caca3} 
\#define \+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+COMP0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaaf29e8f646fe9c95aa7511aa253dff95}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_COMP0\_COMP0\_MASK@{\_RTC\_COMP0\_COMP0\_MASK}}
\index{\_RTC\_COMP0\_COMP0\_MASK@{\_RTC\_COMP0\_COMP0\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_COMP0\_COMP0\_MASK}{\_RTC\_COMP0\_COMP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaaf29e8f646fe9c95aa7511aa253dff95} 
\#define \+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+COMP0\+\_\+\+MASK~0x\+FFFFFFUL}

Bit mask for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaaf00d97db0919931d6b7bfe99000bba7}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_COMP0\_COMP0\_SHIFT@{\_RTC\_COMP0\_COMP0\_SHIFT}}
\index{\_RTC\_COMP0\_COMP0\_SHIFT@{\_RTC\_COMP0\_COMP0\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_COMP0\_COMP0\_SHIFT}{\_RTC\_COMP0\_COMP0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaaf00d97db0919931d6b7bfe99000bba7} 
\#define \+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+COMP0\+\_\+\+SHIFT~0}

Shift value for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga84638718efbb6facc8c950de83147b71}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_COMP0\_MASK@{\_RTC\_COMP0\_MASK}}
\index{\_RTC\_COMP0\_MASK@{\_RTC\_COMP0\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_COMP0\_MASK}{\_RTC\_COMP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga84638718efbb6facc8c950de83147b71} 
\#define \+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+MASK~0x00\+FFFFFFUL}

Mask for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga446268ccd428117e8d38885b6bf6ac56}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_COMP0\_RESETVALUE@{\_RTC\_COMP0\_RESETVALUE}}
\index{\_RTC\_COMP0\_RESETVALUE@{\_RTC\_COMP0\_RESETVALUE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_COMP0\_RESETVALUE}{\_RTC\_COMP0\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga446268ccd428117e8d38885b6bf6ac56} 
\#define \+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gab48aa4a52f60143c27a0d06e325bdff5}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_COMP1\_COMP1\_DEFAULT@{\_RTC\_COMP1\_COMP1\_DEFAULT}}
\index{\_RTC\_COMP1\_COMP1\_DEFAULT@{\_RTC\_COMP1\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_COMP1\_COMP1\_DEFAULT}{\_RTC\_COMP1\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gab48aa4a52f60143c27a0d06e325bdff5} 
\#define \+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+COMP1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaa2d19e58de524d3ba5844d6440969607}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_COMP1\_COMP1\_MASK@{\_RTC\_COMP1\_COMP1\_MASK}}
\index{\_RTC\_COMP1\_COMP1\_MASK@{\_RTC\_COMP1\_COMP1\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_COMP1\_COMP1\_MASK}{\_RTC\_COMP1\_COMP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaa2d19e58de524d3ba5844d6440969607} 
\#define \+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+COMP1\+\_\+\+MASK~0x\+FFFFFFUL}

Bit mask for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga3725c31c2b0eea6121255d5376a34d36}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_COMP1\_COMP1\_SHIFT@{\_RTC\_COMP1\_COMP1\_SHIFT}}
\index{\_RTC\_COMP1\_COMP1\_SHIFT@{\_RTC\_COMP1\_COMP1\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_COMP1\_COMP1\_SHIFT}{\_RTC\_COMP1\_COMP1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga3725c31c2b0eea6121255d5376a34d36} 
\#define \+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+COMP1\+\_\+\+SHIFT~0}

Shift value for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga0e2a3ab122a1abcefe5adb5f1cfaf0f6}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_COMP1\_MASK@{\_RTC\_COMP1\_MASK}}
\index{\_RTC\_COMP1\_MASK@{\_RTC\_COMP1\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_COMP1\_MASK}{\_RTC\_COMP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga0e2a3ab122a1abcefe5adb5f1cfaf0f6} 
\#define \+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+MASK~0x00\+FFFFFFUL}

Mask for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga8cf055e598e02976ac4947ac919e5ef7}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_COMP1\_RESETVALUE@{\_RTC\_COMP1\_RESETVALUE}}
\index{\_RTC\_COMP1\_RESETVALUE@{\_RTC\_COMP1\_RESETVALUE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_COMP1\_RESETVALUE}{\_RTC\_COMP1\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga8cf055e598e02976ac4947ac919e5ef7} 
\#define \+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gafab74ed519b373399b72e623ead1a011}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_COMP0TOP\_DEFAULT@{\_RTC\_CTRL\_COMP0TOP\_DEFAULT}}
\index{\_RTC\_CTRL\_COMP0TOP\_DEFAULT@{\_RTC\_CTRL\_COMP0TOP\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_COMP0TOP\_DEFAULT}{\_RTC\_CTRL\_COMP0TOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gafab74ed519b373399b72e623ead1a011} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gac371b880bd2c95409aaba9f12c8c42d1}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_COMP0TOP\_DISABLE@{\_RTC\_CTRL\_COMP0TOP\_DISABLE}}
\index{\_RTC\_CTRL\_COMP0TOP\_DISABLE@{\_RTC\_CTRL\_COMP0TOP\_DISABLE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_COMP0TOP\_DISABLE}{\_RTC\_CTRL\_COMP0TOP\_DISABLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gac371b880bd2c95409aaba9f12c8c42d1} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DISABLE~0x00000000\+UL}

Mode DISABLE for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga11efffde63d9d2b4abc464a50c054280}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_COMP0TOP\_ENABLE@{\_RTC\_CTRL\_COMP0TOP\_ENABLE}}
\index{\_RTC\_CTRL\_COMP0TOP\_ENABLE@{\_RTC\_CTRL\_COMP0TOP\_ENABLE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_COMP0TOP\_ENABLE}{\_RTC\_CTRL\_COMP0TOP\_ENABLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga11efffde63d9d2b4abc464a50c054280} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+ENABLE~0x00000001\+UL}

Mode ENABLE for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga34db155cd5f0364052cf524235fd69d6}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_COMP0TOP\_MASK@{\_RTC\_CTRL\_COMP0TOP\_MASK}}
\index{\_RTC\_CTRL\_COMP0TOP\_MASK@{\_RTC\_CTRL\_COMP0TOP\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_COMP0TOP\_MASK}{\_RTC\_CTRL\_COMP0TOP\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga34db155cd5f0364052cf524235fd69d6} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+MASK~0x4\+UL}

Bit mask for RTC\+\_\+\+COMP0\+TOP \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaa3cb387ca463ac791c0f5e36f9058a3a}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_COMP0TOP\_SHIFT@{\_RTC\_CTRL\_COMP0TOP\_SHIFT}}
\index{\_RTC\_CTRL\_COMP0TOP\_SHIFT@{\_RTC\_CTRL\_COMP0TOP\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_COMP0TOP\_SHIFT}{\_RTC\_CTRL\_COMP0TOP\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaa3cb387ca463ac791c0f5e36f9058a3a} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+SHIFT~2}

Shift value for RTC\+\_\+\+COMP0\+TOP \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga051aaa3a8739c964e186cb8d57e5f583}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_DEBUGRUN\_DEFAULT@{\_RTC\_CTRL\_DEBUGRUN\_DEFAULT}}
\index{\_RTC\_CTRL\_DEBUGRUN\_DEFAULT@{\_RTC\_CTRL\_DEBUGRUN\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_DEBUGRUN\_DEFAULT}{\_RTC\_CTRL\_DEBUGRUN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga051aaa3a8739c964e186cb8d57e5f583} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga88486a0b37cfa40539d1fcec308f0e3c}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_DEBUGRUN\_MASK@{\_RTC\_CTRL\_DEBUGRUN\_MASK}}
\index{\_RTC\_CTRL\_DEBUGRUN\_MASK@{\_RTC\_CTRL\_DEBUGRUN\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_DEBUGRUN\_MASK}{\_RTC\_CTRL\_DEBUGRUN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga88486a0b37cfa40539d1fcec308f0e3c} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN\+\_\+\+MASK~0x2\+UL}

Bit mask for RTC\+\_\+\+DEBUGRUN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga9f18dea3e701aa15609772a46cac97bd}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_DEBUGRUN\_SHIFT@{\_RTC\_CTRL\_DEBUGRUN\_SHIFT}}
\index{\_RTC\_CTRL\_DEBUGRUN\_SHIFT@{\_RTC\_CTRL\_DEBUGRUN\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_DEBUGRUN\_SHIFT}{\_RTC\_CTRL\_DEBUGRUN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga9f18dea3e701aa15609772a46cac97bd} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN\+\_\+\+SHIFT~1}

Shift value for RTC\+\_\+\+DEBUGRUN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga34ccb064ac64c9b159f608a553b22b9a}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_EN\_DEFAULT@{\_RTC\_CTRL\_EN\_DEFAULT}}
\index{\_RTC\_CTRL\_EN\_DEFAULT@{\_RTC\_CTRL\_EN\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_EN\_DEFAULT}{\_RTC\_CTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga34ccb064ac64c9b159f608a553b22b9a} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaefe9462858e69c071be905da9b242cfc}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_EN\_MASK@{\_RTC\_CTRL\_EN\_MASK}}
\index{\_RTC\_CTRL\_EN\_MASK@{\_RTC\_CTRL\_EN\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_EN\_MASK}{\_RTC\_CTRL\_EN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaefe9462858e69c071be905da9b242cfc} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+MASK~0x1\+UL}

Bit mask for RTC\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gad7890f03e9970ddb575e2d266b5dc225}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_EN\_SHIFT@{\_RTC\_CTRL\_EN\_SHIFT}}
\index{\_RTC\_CTRL\_EN\_SHIFT@{\_RTC\_CTRL\_EN\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_EN\_SHIFT}{\_RTC\_CTRL\_EN\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gad7890f03e9970ddb575e2d266b5dc225} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+SHIFT~0}

Shift value for RTC\+\_\+\+EN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gad7544cb8adfd05dd15b8594a313ad323}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_MASK@{\_RTC\_CTRL\_MASK}}
\index{\_RTC\_CTRL\_MASK@{\_RTC\_CTRL\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_MASK}{\_RTC\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gad7544cb8adfd05dd15b8594a313ad323} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+MASK~0x00000007\+UL}

Mask for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gad587a7a3cb9e78ff6e7f917fd3f46b18}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_CTRL\_RESETVALUE@{\_RTC\_CTRL\_RESETVALUE}}
\index{\_RTC\_CTRL\_RESETVALUE@{\_RTC\_CTRL\_RESETVALUE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_CTRL\_RESETVALUE}{\_RTC\_CTRL\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gad587a7a3cb9e78ff6e7f917fd3f46b18} 
\#define \+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga3d54fd150379cc74806dc47d11dce84b}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_FREEZE\_MASK@{\_RTC\_FREEZE\_MASK}}
\index{\_RTC\_FREEZE\_MASK@{\_RTC\_FREEZE\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_FREEZE\_MASK}{\_RTC\_FREEZE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga3d54fd150379cc74806dc47d11dce84b} 
\#define \+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+MASK~0x00000001\+UL}

Mask for RTC\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga000e338a8c98092b9818519055ff85e9}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_FREEZE\_REGFREEZE\_DEFAULT@{\_RTC\_FREEZE\_REGFREEZE\_DEFAULT}}
\index{\_RTC\_FREEZE\_REGFREEZE\_DEFAULT@{\_RTC\_FREEZE\_REGFREEZE\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_FREEZE\_REGFREEZE\_DEFAULT}{\_RTC\_FREEZE\_REGFREEZE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga000e338a8c98092b9818519055ff85e9} 
\#define \+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga1e388237d81bd814d0de9aa6e3bafa6d}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_FREEZE\_REGFREEZE\_FREEZE@{\_RTC\_FREEZE\_REGFREEZE\_FREEZE}}
\index{\_RTC\_FREEZE\_REGFREEZE\_FREEZE@{\_RTC\_FREEZE\_REGFREEZE\_FREEZE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_FREEZE\_REGFREEZE\_FREEZE}{\_RTC\_FREEZE\_REGFREEZE\_FREEZE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga1e388237d81bd814d0de9aa6e3bafa6d} 
\#define \+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE~0x00000001\+UL}

Mode FREEZE for RTC\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga257ed8984ccd06d4710db8a25f169d63}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_FREEZE\_REGFREEZE\_MASK@{\_RTC\_FREEZE\_REGFREEZE\_MASK}}
\index{\_RTC\_FREEZE\_REGFREEZE\_MASK@{\_RTC\_FREEZE\_REGFREEZE\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_FREEZE\_REGFREEZE\_MASK}{\_RTC\_FREEZE\_REGFREEZE\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga257ed8984ccd06d4710db8a25f169d63} 
\#define \+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+MASK~0x1\+UL}

Bit mask for RTC\+\_\+\+REGFREEZE \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gacacf020ba3bc63a80baa897d65dc75dc}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_FREEZE\_REGFREEZE\_SHIFT@{\_RTC\_FREEZE\_REGFREEZE\_SHIFT}}
\index{\_RTC\_FREEZE\_REGFREEZE\_SHIFT@{\_RTC\_FREEZE\_REGFREEZE\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_FREEZE\_REGFREEZE\_SHIFT}{\_RTC\_FREEZE\_REGFREEZE\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gacacf020ba3bc63a80baa897d65dc75dc} 
\#define \+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+SHIFT~0}

Shift value for RTC\+\_\+\+REGFREEZE \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gad15c0a0af1f85cd834566a34145e815e}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_FREEZE\_REGFREEZE\_UPDATE@{\_RTC\_FREEZE\_REGFREEZE\_UPDATE}}
\index{\_RTC\_FREEZE\_REGFREEZE\_UPDATE@{\_RTC\_FREEZE\_REGFREEZE\_UPDATE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_FREEZE\_REGFREEZE\_UPDATE}{\_RTC\_FREEZE\_REGFREEZE\_UPDATE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gad15c0a0af1f85cd834566a34145e815e} 
\#define \+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE~0x00000000\+UL}

Mode UPDATE for RTC\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gae2be75ba3548987288e600a73a3d7204}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_FREEZE\_RESETVALUE@{\_RTC\_FREEZE\_RESETVALUE}}
\index{\_RTC\_FREEZE\_RESETVALUE@{\_RTC\_FREEZE\_RESETVALUE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_FREEZE\_RESETVALUE}{\_RTC\_FREEZE\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gae2be75ba3548987288e600a73a3d7204} 
\#define \+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RTC\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaaa1b226c09dc28625b8df1f24c363300}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_COMP0\_DEFAULT@{\_RTC\_IEN\_COMP0\_DEFAULT}}
\index{\_RTC\_IEN\_COMP0\_DEFAULT@{\_RTC\_IEN\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_COMP0\_DEFAULT}{\_RTC\_IEN\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaaa1b226c09dc28625b8df1f24c363300} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gae49474a0c94aab756ab2162b3b73d617}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_COMP0\_MASK@{\_RTC\_IEN\_COMP0\_MASK}}
\index{\_RTC\_IEN\_COMP0\_MASK@{\_RTC\_IEN\_COMP0\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_COMP0\_MASK}{\_RTC\_IEN\_COMP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gae49474a0c94aab756ab2162b3b73d617} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP0\+\_\+\+MASK~0x2\+UL}

Bit mask for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gae9c6217eb12b17e224b4069ef842b8cc}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_COMP0\_SHIFT@{\_RTC\_IEN\_COMP0\_SHIFT}}
\index{\_RTC\_IEN\_COMP0\_SHIFT@{\_RTC\_IEN\_COMP0\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_COMP0\_SHIFT}{\_RTC\_IEN\_COMP0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gae9c6217eb12b17e224b4069ef842b8cc} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP0\+\_\+\+SHIFT~1}

Shift value for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaeeef51f9e9f6d60555efc4d3628b6fc7}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_COMP1\_DEFAULT@{\_RTC\_IEN\_COMP1\_DEFAULT}}
\index{\_RTC\_IEN\_COMP1\_DEFAULT@{\_RTC\_IEN\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_COMP1\_DEFAULT}{\_RTC\_IEN\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaeeef51f9e9f6d60555efc4d3628b6fc7} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaeedc2a5b26dc476916528585534f1c81}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_COMP1\_MASK@{\_RTC\_IEN\_COMP1\_MASK}}
\index{\_RTC\_IEN\_COMP1\_MASK@{\_RTC\_IEN\_COMP1\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_COMP1\_MASK}{\_RTC\_IEN\_COMP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaeedc2a5b26dc476916528585534f1c81} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP1\+\_\+\+MASK~0x4\+UL}

Bit mask for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga063021ee201cf6ea30ccfe69bc773f4c}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_COMP1\_SHIFT@{\_RTC\_IEN\_COMP1\_SHIFT}}
\index{\_RTC\_IEN\_COMP1\_SHIFT@{\_RTC\_IEN\_COMP1\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_COMP1\_SHIFT}{\_RTC\_IEN\_COMP1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga063021ee201cf6ea30ccfe69bc773f4c} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP1\+\_\+\+SHIFT~2}

Shift value for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gab3b3efb1620ee0bcb653298c53fa00cf}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_MASK@{\_RTC\_IEN\_MASK}}
\index{\_RTC\_IEN\_MASK@{\_RTC\_IEN\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_MASK}{\_RTC\_IEN\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gab3b3efb1620ee0bcb653298c53fa00cf} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+MASK~0x00000007\+UL}

Mask for RTC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga0bae023acb4bde8aba026b8b87f267cb}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_OF\_DEFAULT@{\_RTC\_IEN\_OF\_DEFAULT}}
\index{\_RTC\_IEN\_OF\_DEFAULT@{\_RTC\_IEN\_OF\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_OF\_DEFAULT}{\_RTC\_IEN\_OF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga0bae023acb4bde8aba026b8b87f267cb} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+OF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga9e4ca7c967a6b6e5e461c846d9fbe91c}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_OF\_MASK@{\_RTC\_IEN\_OF\_MASK}}
\index{\_RTC\_IEN\_OF\_MASK@{\_RTC\_IEN\_OF\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_OF\_MASK}{\_RTC\_IEN\_OF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga9e4ca7c967a6b6e5e461c846d9fbe91c} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+OF\+\_\+\+MASK~0x1\+UL}

Bit mask for RTC\+\_\+\+OF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gacdc6a2759b8aa96e90b05bc65873e14e}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_OF\_SHIFT@{\_RTC\_IEN\_OF\_SHIFT}}
\index{\_RTC\_IEN\_OF\_SHIFT@{\_RTC\_IEN\_OF\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_OF\_SHIFT}{\_RTC\_IEN\_OF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gacdc6a2759b8aa96e90b05bc65873e14e} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+OF\+\_\+\+SHIFT~0}

Shift value for RTC\+\_\+\+OF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaad54f56f7b64f58ae30504d85bbee433}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IEN\_RESETVALUE@{\_RTC\_IEN\_RESETVALUE}}
\index{\_RTC\_IEN\_RESETVALUE@{\_RTC\_IEN\_RESETVALUE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IEN\_RESETVALUE}{\_RTC\_IEN\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaad54f56f7b64f58ae30504d85bbee433} 
\#define \+\_\+\+RTC\+\_\+\+IEN\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RTC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaea48a964bb840efcf336151eda60c39a}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_COMP0\_DEFAULT@{\_RTC\_IF\_COMP0\_DEFAULT}}
\index{\_RTC\_IF\_COMP0\_DEFAULT@{\_RTC\_IF\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_COMP0\_DEFAULT}{\_RTC\_IF\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaea48a964bb840efcf336151eda60c39a} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga1ff720f2cdb3bee40ec652eccf23f555}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_COMP0\_MASK@{\_RTC\_IF\_COMP0\_MASK}}
\index{\_RTC\_IF\_COMP0\_MASK@{\_RTC\_IF\_COMP0\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_COMP0\_MASK}{\_RTC\_IF\_COMP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga1ff720f2cdb3bee40ec652eccf23f555} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP0\+\_\+\+MASK~0x2\+UL}

Bit mask for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga20bb48836151672ccb4eb7eccdc83032}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_COMP0\_SHIFT@{\_RTC\_IF\_COMP0\_SHIFT}}
\index{\_RTC\_IF\_COMP0\_SHIFT@{\_RTC\_IF\_COMP0\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_COMP0\_SHIFT}{\_RTC\_IF\_COMP0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga20bb48836151672ccb4eb7eccdc83032} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP0\+\_\+\+SHIFT~1}

Shift value for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga46c0412d3f5ee49e1dddac63dc61fbc0}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_COMP1\_DEFAULT@{\_RTC\_IF\_COMP1\_DEFAULT}}
\index{\_RTC\_IF\_COMP1\_DEFAULT@{\_RTC\_IF\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_COMP1\_DEFAULT}{\_RTC\_IF\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga46c0412d3f5ee49e1dddac63dc61fbc0} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga49663e5f1ef2122368d097766a3bda00}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_COMP1\_MASK@{\_RTC\_IF\_COMP1\_MASK}}
\index{\_RTC\_IF\_COMP1\_MASK@{\_RTC\_IF\_COMP1\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_COMP1\_MASK}{\_RTC\_IF\_COMP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga49663e5f1ef2122368d097766a3bda00} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP1\+\_\+\+MASK~0x4\+UL}

Bit mask for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaec7d1a9d1d464ec32566e34e270605ac}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_COMP1\_SHIFT@{\_RTC\_IF\_COMP1\_SHIFT}}
\index{\_RTC\_IF\_COMP1\_SHIFT@{\_RTC\_IF\_COMP1\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_COMP1\_SHIFT}{\_RTC\_IF\_COMP1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaec7d1a9d1d464ec32566e34e270605ac} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP1\+\_\+\+SHIFT~2}

Shift value for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga3d25212538ee7a0603ce8219bfea98a7}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_MASK@{\_RTC\_IF\_MASK}}
\index{\_RTC\_IF\_MASK@{\_RTC\_IF\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_MASK}{\_RTC\_IF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga3d25212538ee7a0603ce8219bfea98a7} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+MASK~0x00000007\+UL}

Mask for RTC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga0d4f20253d5c3bb304dbbda914337cbd}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_OF\_DEFAULT@{\_RTC\_IF\_OF\_DEFAULT}}
\index{\_RTC\_IF\_OF\_DEFAULT@{\_RTC\_IF\_OF\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_OF\_DEFAULT}{\_RTC\_IF\_OF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga0d4f20253d5c3bb304dbbda914337cbd} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+OF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga6cc0dc6594425a76e04b46c2bc76042d}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_OF\_MASK@{\_RTC\_IF\_OF\_MASK}}
\index{\_RTC\_IF\_OF\_MASK@{\_RTC\_IF\_OF\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_OF\_MASK}{\_RTC\_IF\_OF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga6cc0dc6594425a76e04b46c2bc76042d} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+OF\+\_\+\+MASK~0x1\+UL}

Bit mask for RTC\+\_\+\+OF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga42bd092de5417f0fc2cae44317be4dc0}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_OF\_SHIFT@{\_RTC\_IF\_OF\_SHIFT}}
\index{\_RTC\_IF\_OF\_SHIFT@{\_RTC\_IF\_OF\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_OF\_SHIFT}{\_RTC\_IF\_OF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga42bd092de5417f0fc2cae44317be4dc0} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+OF\+\_\+\+SHIFT~0}

Shift value for RTC\+\_\+\+OF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga467f8d03c55befd72f9637ff307dbd56}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IF\_RESETVALUE@{\_RTC\_IF\_RESETVALUE}}
\index{\_RTC\_IF\_RESETVALUE@{\_RTC\_IF\_RESETVALUE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IF\_RESETVALUE}{\_RTC\_IF\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga467f8d03c55befd72f9637ff307dbd56} 
\#define \+\_\+\+RTC\+\_\+\+IF\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RTC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaf1a72e467ca96b5a4b1b3a0c49c7e920}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_COMP0\_DEFAULT@{\_RTC\_IFC\_COMP0\_DEFAULT}}
\index{\_RTC\_IFC\_COMP0\_DEFAULT@{\_RTC\_IFC\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_COMP0\_DEFAULT}{\_RTC\_IFC\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaf1a72e467ca96b5a4b1b3a0c49c7e920} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaa90363d20147bbac3b35fef347b0335a}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_COMP0\_MASK@{\_RTC\_IFC\_COMP0\_MASK}}
\index{\_RTC\_IFC\_COMP0\_MASK@{\_RTC\_IFC\_COMP0\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_COMP0\_MASK}{\_RTC\_IFC\_COMP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaa90363d20147bbac3b35fef347b0335a} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP0\+\_\+\+MASK~0x2\+UL}

Bit mask for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga8583aa95d4cf580515f1b01f0830ffb7}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_COMP0\_SHIFT@{\_RTC\_IFC\_COMP0\_SHIFT}}
\index{\_RTC\_IFC\_COMP0\_SHIFT@{\_RTC\_IFC\_COMP0\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_COMP0\_SHIFT}{\_RTC\_IFC\_COMP0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga8583aa95d4cf580515f1b01f0830ffb7} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP0\+\_\+\+SHIFT~1}

Shift value for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga4b3158e5e9c208f5f2b0561e889c1d67}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_COMP1\_DEFAULT@{\_RTC\_IFC\_COMP1\_DEFAULT}}
\index{\_RTC\_IFC\_COMP1\_DEFAULT@{\_RTC\_IFC\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_COMP1\_DEFAULT}{\_RTC\_IFC\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga4b3158e5e9c208f5f2b0561e889c1d67} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaedef517199ee0042559e29563758c041}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_COMP1\_MASK@{\_RTC\_IFC\_COMP1\_MASK}}
\index{\_RTC\_IFC\_COMP1\_MASK@{\_RTC\_IFC\_COMP1\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_COMP1\_MASK}{\_RTC\_IFC\_COMP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaedef517199ee0042559e29563758c041} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP1\+\_\+\+MASK~0x4\+UL}

Bit mask for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga06d346fd25c9fbab2452c9247373a2c8}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_COMP1\_SHIFT@{\_RTC\_IFC\_COMP1\_SHIFT}}
\index{\_RTC\_IFC\_COMP1\_SHIFT@{\_RTC\_IFC\_COMP1\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_COMP1\_SHIFT}{\_RTC\_IFC\_COMP1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga06d346fd25c9fbab2452c9247373a2c8} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP1\+\_\+\+SHIFT~2}

Shift value for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga452dd1944de05552cadc2d264216ca03}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_MASK@{\_RTC\_IFC\_MASK}}
\index{\_RTC\_IFC\_MASK@{\_RTC\_IFC\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_MASK}{\_RTC\_IFC\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga452dd1944de05552cadc2d264216ca03} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+MASK~0x00000007\+UL}

Mask for RTC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gabbaa8cc22141b47c47ab42ec0ea09017}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_OF\_DEFAULT@{\_RTC\_IFC\_OF\_DEFAULT}}
\index{\_RTC\_IFC\_OF\_DEFAULT@{\_RTC\_IFC\_OF\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_OF\_DEFAULT}{\_RTC\_IFC\_OF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gabbaa8cc22141b47c47ab42ec0ea09017} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+OF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga6c85b650a4c2786cac4d956809e20392}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_OF\_MASK@{\_RTC\_IFC\_OF\_MASK}}
\index{\_RTC\_IFC\_OF\_MASK@{\_RTC\_IFC\_OF\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_OF\_MASK}{\_RTC\_IFC\_OF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga6c85b650a4c2786cac4d956809e20392} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+OF\+\_\+\+MASK~0x1\+UL}

Bit mask for RTC\+\_\+\+OF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gae1986c7bab16af350d967319ea041f86}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_OF\_SHIFT@{\_RTC\_IFC\_OF\_SHIFT}}
\index{\_RTC\_IFC\_OF\_SHIFT@{\_RTC\_IFC\_OF\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_OF\_SHIFT}{\_RTC\_IFC\_OF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gae1986c7bab16af350d967319ea041f86} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+OF\+\_\+\+SHIFT~0}

Shift value for RTC\+\_\+\+OF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaa1b138bb824ff5026a075eaa405e7ea4}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFC\_RESETVALUE@{\_RTC\_IFC\_RESETVALUE}}
\index{\_RTC\_IFC\_RESETVALUE@{\_RTC\_IFC\_RESETVALUE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFC\_RESETVALUE}{\_RTC\_IFC\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaa1b138bb824ff5026a075eaa405e7ea4} 
\#define \+\_\+\+RTC\+\_\+\+IFC\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RTC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gac6c7557c71b3f90e443434a1f1186c16}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_COMP0\_DEFAULT@{\_RTC\_IFS\_COMP0\_DEFAULT}}
\index{\_RTC\_IFS\_COMP0\_DEFAULT@{\_RTC\_IFS\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_COMP0\_DEFAULT}{\_RTC\_IFS\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gac6c7557c71b3f90e443434a1f1186c16} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga82ec74c120b7c5052c3b5b3e0c457af9}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_COMP0\_MASK@{\_RTC\_IFS\_COMP0\_MASK}}
\index{\_RTC\_IFS\_COMP0\_MASK@{\_RTC\_IFS\_COMP0\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_COMP0\_MASK}{\_RTC\_IFS\_COMP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga82ec74c120b7c5052c3b5b3e0c457af9} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP0\+\_\+\+MASK~0x2\+UL}

Bit mask for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga83b9d06f7cd7e65f525f61db6f665f0f}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_COMP0\_SHIFT@{\_RTC\_IFS\_COMP0\_SHIFT}}
\index{\_RTC\_IFS\_COMP0\_SHIFT@{\_RTC\_IFS\_COMP0\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_COMP0\_SHIFT}{\_RTC\_IFS\_COMP0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga83b9d06f7cd7e65f525f61db6f665f0f} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP0\+\_\+\+SHIFT~1}

Shift value for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga1ee2d880d1583ec283051f26c2e77cf1}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_COMP1\_DEFAULT@{\_RTC\_IFS\_COMP1\_DEFAULT}}
\index{\_RTC\_IFS\_COMP1\_DEFAULT@{\_RTC\_IFS\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_COMP1\_DEFAULT}{\_RTC\_IFS\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga1ee2d880d1583ec283051f26c2e77cf1} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga8bcd91c3fa2dc74251e853e9de911cf8}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_COMP1\_MASK@{\_RTC\_IFS\_COMP1\_MASK}}
\index{\_RTC\_IFS\_COMP1\_MASK@{\_RTC\_IFS\_COMP1\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_COMP1\_MASK}{\_RTC\_IFS\_COMP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga8bcd91c3fa2dc74251e853e9de911cf8} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP1\+\_\+\+MASK~0x4\+UL}

Bit mask for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga414a6f7bdff82993f063c3304c7f2e25}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_COMP1\_SHIFT@{\_RTC\_IFS\_COMP1\_SHIFT}}
\index{\_RTC\_IFS\_COMP1\_SHIFT@{\_RTC\_IFS\_COMP1\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_COMP1\_SHIFT}{\_RTC\_IFS\_COMP1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga414a6f7bdff82993f063c3304c7f2e25} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP1\+\_\+\+SHIFT~2}

Shift value for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga13900caebc2881848d4c167b40dfdbfe}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_MASK@{\_RTC\_IFS\_MASK}}
\index{\_RTC\_IFS\_MASK@{\_RTC\_IFS\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_MASK}{\_RTC\_IFS\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga13900caebc2881848d4c167b40dfdbfe} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+MASK~0x00000007\+UL}

Mask for RTC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga4d84b02e259b9ab033845c012872fe2b}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_OF\_DEFAULT@{\_RTC\_IFS\_OF\_DEFAULT}}
\index{\_RTC\_IFS\_OF\_DEFAULT@{\_RTC\_IFS\_OF\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_OF\_DEFAULT}{\_RTC\_IFS\_OF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga4d84b02e259b9ab033845c012872fe2b} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+OF\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaa376083c817d585966f5844245d81671}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_OF\_MASK@{\_RTC\_IFS\_OF\_MASK}}
\index{\_RTC\_IFS\_OF\_MASK@{\_RTC\_IFS\_OF\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_OF\_MASK}{\_RTC\_IFS\_OF\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaa376083c817d585966f5844245d81671} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+OF\+\_\+\+MASK~0x1\+UL}

Bit mask for RTC\+\_\+\+OF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga91c2dbc7c71f5848f26fd30a75d6b09a}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_OF\_SHIFT@{\_RTC\_IFS\_OF\_SHIFT}}
\index{\_RTC\_IFS\_OF\_SHIFT@{\_RTC\_IFS\_OF\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_OF\_SHIFT}{\_RTC\_IFS\_OF\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga91c2dbc7c71f5848f26fd30a75d6b09a} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+OF\+\_\+\+SHIFT~0}

Shift value for RTC\+\_\+\+OF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga46fbbd69ad40a8f496bc5dead1b4ef22}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_IFS\_RESETVALUE@{\_RTC\_IFS\_RESETVALUE}}
\index{\_RTC\_IFS\_RESETVALUE@{\_RTC\_IFS\_RESETVALUE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_IFS\_RESETVALUE}{\_RTC\_IFS\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga46fbbd69ad40a8f496bc5dead1b4ef22} 
\#define \+\_\+\+RTC\+\_\+\+IFS\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RTC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga217036b16414a462cb71c9e591b5cf59}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_COMP0\_DEFAULT@{\_RTC\_SYNCBUSY\_COMP0\_DEFAULT}}
\index{\_RTC\_SYNCBUSY\_COMP0\_DEFAULT@{\_RTC\_SYNCBUSY\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_COMP0\_DEFAULT}{\_RTC\_SYNCBUSY\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga217036b16414a462cb71c9e591b5cf59} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga6cc3260217aadfe0634300fb6fd9fc56}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_COMP0\_MASK@{\_RTC\_SYNCBUSY\_COMP0\_MASK}}
\index{\_RTC\_SYNCBUSY\_COMP0\_MASK@{\_RTC\_SYNCBUSY\_COMP0\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_COMP0\_MASK}{\_RTC\_SYNCBUSY\_COMP0\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga6cc3260217aadfe0634300fb6fd9fc56} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0\+\_\+\+MASK~0x2\+UL}

Bit mask for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga235c91188e3e71215e8c00c709e2df2c}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_COMP0\_SHIFT@{\_RTC\_SYNCBUSY\_COMP0\_SHIFT}}
\index{\_RTC\_SYNCBUSY\_COMP0\_SHIFT@{\_RTC\_SYNCBUSY\_COMP0\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_COMP0\_SHIFT}{\_RTC\_SYNCBUSY\_COMP0\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga235c91188e3e71215e8c00c709e2df2c} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0\+\_\+\+SHIFT~1}

Shift value for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga861a00dd942dd4b17903cc9f405d4795}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_COMP1\_DEFAULT@{\_RTC\_SYNCBUSY\_COMP1\_DEFAULT}}
\index{\_RTC\_SYNCBUSY\_COMP1\_DEFAULT@{\_RTC\_SYNCBUSY\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_COMP1\_DEFAULT}{\_RTC\_SYNCBUSY\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga861a00dd942dd4b17903cc9f405d4795} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga0fa69448e2373d5c7f3f9570459cf0d8}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_COMP1\_MASK@{\_RTC\_SYNCBUSY\_COMP1\_MASK}}
\index{\_RTC\_SYNCBUSY\_COMP1\_MASK@{\_RTC\_SYNCBUSY\_COMP1\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_COMP1\_MASK}{\_RTC\_SYNCBUSY\_COMP1\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga0fa69448e2373d5c7f3f9570459cf0d8} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1\+\_\+\+MASK~0x4\+UL}

Bit mask for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga849b973f83a21ff3f7587be9f8193d93}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_COMP1\_SHIFT@{\_RTC\_SYNCBUSY\_COMP1\_SHIFT}}
\index{\_RTC\_SYNCBUSY\_COMP1\_SHIFT@{\_RTC\_SYNCBUSY\_COMP1\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_COMP1\_SHIFT}{\_RTC\_SYNCBUSY\_COMP1\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga849b973f83a21ff3f7587be9f8193d93} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1\+\_\+\+SHIFT~2}

Shift value for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gafd2ad92e0b19a07c0fc3c990d9c9ec4c}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_CTRL\_DEFAULT@{\_RTC\_SYNCBUSY\_CTRL\_DEFAULT}}
\index{\_RTC\_SYNCBUSY\_CTRL\_DEFAULT@{\_RTC\_SYNCBUSY\_CTRL\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_CTRL\_DEFAULT}{\_RTC\_SYNCBUSY\_CTRL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gafd2ad92e0b19a07c0fc3c990d9c9ec4c} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL\+\_\+\+DEFAULT~0x00000000\+UL}

Mode DEFAULT for RTC\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga353ec213b992139b1ed0b17d8627ee23}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_CTRL\_MASK@{\_RTC\_SYNCBUSY\_CTRL\_MASK}}
\index{\_RTC\_SYNCBUSY\_CTRL\_MASK@{\_RTC\_SYNCBUSY\_CTRL\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_CTRL\_MASK}{\_RTC\_SYNCBUSY\_CTRL\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga353ec213b992139b1ed0b17d8627ee23} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL\+\_\+\+MASK~0x1\+UL}

Bit mask for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gad8117ae45d3f9aa35740544a16d9ec35}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_CTRL\_SHIFT@{\_RTC\_SYNCBUSY\_CTRL\_SHIFT}}
\index{\_RTC\_SYNCBUSY\_CTRL\_SHIFT@{\_RTC\_SYNCBUSY\_CTRL\_SHIFT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_CTRL\_SHIFT}{\_RTC\_SYNCBUSY\_CTRL\_SHIFT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gad8117ae45d3f9aa35740544a16d9ec35} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL\+\_\+\+SHIFT~0}

Shift value for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gabbdcd25b10f3c9cfede75db5f19eaf01}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_MASK@{\_RTC\_SYNCBUSY\_MASK}}
\index{\_RTC\_SYNCBUSY\_MASK@{\_RTC\_SYNCBUSY\_MASK}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_MASK}{\_RTC\_SYNCBUSY\_MASK}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gabbdcd25b10f3c9cfede75db5f19eaf01} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+MASK~0x00000007\+UL}

Mask for RTC\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaf6970cfbced3c5cebba5892d53e8bfdf}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!\_RTC\_SYNCBUSY\_RESETVALUE@{\_RTC\_SYNCBUSY\_RESETVALUE}}
\index{\_RTC\_SYNCBUSY\_RESETVALUE@{\_RTC\_SYNCBUSY\_RESETVALUE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{\_RTC\_SYNCBUSY\_RESETVALUE}{\_RTC\_SYNCBUSY\_RESETVALUE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaf6970cfbced3c5cebba5892d53e8bfdf} 
\#define \+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+RESETVALUE~0x00000000\+UL}

Default value for RTC\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga3124c3e3153ed6a20eb27613025edf78}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_CNT\_CNT\_DEFAULT@{RTC\_CNT\_CNT\_DEFAULT}}
\index{RTC\_CNT\_CNT\_DEFAULT@{RTC\_CNT\_CNT\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_CNT\_CNT\_DEFAULT}{RTC\_CNT\_CNT\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga3124c3e3153ed6a20eb27613025edf78} 
\#define RTC\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gab97b54166e18d2916e15e1756752f139}{\+\_\+\+RTC\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RTC\+\_\+\+CNT \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga5fa6d833fb7b45b4fdad39d20d28a9a3}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_COMP0\_COMP0\_DEFAULT@{RTC\_COMP0\_COMP0\_DEFAULT}}
\index{RTC\_COMP0\_COMP0\_DEFAULT@{RTC\_COMP0\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_COMP0\_COMP0\_DEFAULT}{RTC\_COMP0\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga5fa6d833fb7b45b4fdad39d20d28a9a3} 
\#define RTC\+\_\+\+COMP0\+\_\+\+COMP0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga68eccaa8b1ad978c429c4302f51caca3}{\+\_\+\+RTC\+\_\+\+COMP0\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RTC\+\_\+\+COMP0 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga9790d1d19e9b4ec044f67b8363edea97}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_COMP1\_COMP1\_DEFAULT@{RTC\_COMP1\_COMP1\_DEFAULT}}
\index{RTC\_COMP1\_COMP1\_DEFAULT@{RTC\_COMP1\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_COMP1\_COMP1\_DEFAULT}{RTC\_COMP1\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga9790d1d19e9b4ec044f67b8363edea97} 
\#define RTC\+\_\+\+COMP1\+\_\+\+COMP1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gab48aa4a52f60143c27a0d06e325bdff5}{\+\_\+\+RTC\+\_\+\+COMP1\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RTC\+\_\+\+COMP1 \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga25a30ef124ecd8b19eccf5b414ef0d4b}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_CTRL\_COMP0TOP@{RTC\_CTRL\_COMP0TOP}}
\index{RTC\_CTRL\_COMP0TOP@{RTC\_CTRL\_COMP0TOP}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_CTRL\_COMP0TOP}{RTC\_CTRL\_COMP0TOP}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga25a30ef124ecd8b19eccf5b414ef0d4b} 
\#define RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP~(0x1\+UL $<$$<$ 2)}

Compare Channel 0 is Top Value \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga6a1f009051e95cd2e4b3ab4024407ad3}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_CTRL\_COMP0TOP\_DEFAULT@{RTC\_CTRL\_COMP0TOP\_DEFAULT}}
\index{RTC\_CTRL\_COMP0TOP\_DEFAULT@{RTC\_CTRL\_COMP0TOP\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_CTRL\_COMP0TOP\_DEFAULT}{RTC\_CTRL\_COMP0TOP\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga6a1f009051e95cd2e4b3ab4024407ad3} 
\#define RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gafab74ed519b373399b72e623ead1a011}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga25ee8e2e98ee4e5ebd77918bdac81666}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_CTRL\_COMP0TOP\_DISABLE@{RTC\_CTRL\_COMP0TOP\_DISABLE}}
\index{RTC\_CTRL\_COMP0TOP\_DISABLE@{RTC\_CTRL\_COMP0TOP\_DISABLE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_CTRL\_COMP0TOP\_DISABLE}{RTC\_CTRL\_COMP0TOP\_DISABLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga25ee8e2e98ee4e5ebd77918bdac81666} 
\#define RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DISABLE~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gac371b880bd2c95409aaba9f12c8c42d1}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+DISABLE}} $<$$<$ 2)}

Shifted mode DISABLE for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga2e799d53696b35a6923adc358197ac69}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_CTRL\_COMP0TOP\_ENABLE@{RTC\_CTRL\_COMP0TOP\_ENABLE}}
\index{RTC\_CTRL\_COMP0TOP\_ENABLE@{RTC\_CTRL\_COMP0TOP\_ENABLE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_CTRL\_COMP0TOP\_ENABLE}{RTC\_CTRL\_COMP0TOP\_ENABLE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga2e799d53696b35a6923adc358197ac69} 
\#define RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+ENABLE~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga11efffde63d9d2b4abc464a50c054280}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+COMP0\+TOP\+\_\+\+ENABLE}} $<$$<$ 2)}

Shifted mode ENABLE for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gac490e8ca5272759fe765080ace810a53}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_CTRL\_DEBUGRUN@{RTC\_CTRL\_DEBUGRUN}}
\index{RTC\_CTRL\_DEBUGRUN@{RTC\_CTRL\_DEBUGRUN}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_CTRL\_DEBUGRUN}{RTC\_CTRL\_DEBUGRUN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gac490e8ca5272759fe765080ace810a53} 
\#define RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN~(0x1\+UL $<$$<$ 1)}

Debug Mode Run Enable \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga91d31bb49d7ac8344f87a0ed852ec744}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_CTRL\_DEBUGRUN\_DEFAULT@{RTC\_CTRL\_DEBUGRUN\_DEFAULT}}
\index{RTC\_CTRL\_DEBUGRUN\_DEFAULT@{RTC\_CTRL\_DEBUGRUN\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_CTRL\_DEBUGRUN\_DEFAULT}{RTC\_CTRL\_DEBUGRUN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga91d31bb49d7ac8344f87a0ed852ec744} 
\#define RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga051aaa3a8739c964e186cb8d57e5f583}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+DEBUGRUN\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga465ba8fa99f362d2a5d187f22f79bb5b}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_CTRL\_EN@{RTC\_CTRL\_EN}}
\index{RTC\_CTRL\_EN@{RTC\_CTRL\_EN}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_CTRL\_EN}{RTC\_CTRL\_EN}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga465ba8fa99f362d2a5d187f22f79bb5b} 
\#define RTC\+\_\+\+CTRL\+\_\+\+EN~(0x1\+UL $<$$<$ 0)}

RTC Enable \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gaf3052e8c27c3ee105c010509c8c11f44}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_CTRL\_EN\_DEFAULT@{RTC\_CTRL\_EN\_DEFAULT}}
\index{RTC\_CTRL\_EN\_DEFAULT@{RTC\_CTRL\_EN\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_CTRL\_EN\_DEFAULT}{RTC\_CTRL\_EN\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gaf3052e8c27c3ee105c010509c8c11f44} 
\#define RTC\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga34ccb064ac64c9b159f608a553b22b9a}{\+\_\+\+RTC\+\_\+\+CTRL\+\_\+\+EN\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RTC\+\_\+\+CTRL \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga75be11d7aaa836be24d268602a3b6be6}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_FREEZE\_REGFREEZE@{RTC\_FREEZE\_REGFREEZE}}
\index{RTC\_FREEZE\_REGFREEZE@{RTC\_FREEZE\_REGFREEZE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_FREEZE\_REGFREEZE}{RTC\_FREEZE\_REGFREEZE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga75be11d7aaa836be24d268602a3b6be6} 
\#define RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE~(0x1\+UL $<$$<$ 0)}

Register Update Freeze \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga24f70b323933a99242735cdb04534af5}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_FREEZE\_REGFREEZE\_DEFAULT@{RTC\_FREEZE\_REGFREEZE\_DEFAULT}}
\index{RTC\_FREEZE\_REGFREEZE\_DEFAULT@{RTC\_FREEZE\_REGFREEZE\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_FREEZE\_REGFREEZE\_DEFAULT}{RTC\_FREEZE\_REGFREEZE\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga24f70b323933a99242735cdb04534af5} 
\#define RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga000e338a8c98092b9818519055ff85e9}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RTC\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga7ddf4b1ae5db245df3fd26ebf53353cb}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_FREEZE\_REGFREEZE\_FREEZE@{RTC\_FREEZE\_REGFREEZE\_FREEZE}}
\index{RTC\_FREEZE\_REGFREEZE\_FREEZE@{RTC\_FREEZE\_REGFREEZE\_FREEZE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_FREEZE\_REGFREEZE\_FREEZE}{RTC\_FREEZE\_REGFREEZE\_FREEZE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga7ddf4b1ae5db245df3fd26ebf53353cb} 
\#define RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1e388237d81bd814d0de9aa6e3bafa6d}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+FREEZE}} $<$$<$ 0)}

Shifted mode FREEZE for RTC\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga2b9464d83c55940c84eb29cabde5146c}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_FREEZE\_REGFREEZE\_UPDATE@{RTC\_FREEZE\_REGFREEZE\_UPDATE}}
\index{RTC\_FREEZE\_REGFREEZE\_UPDATE@{RTC\_FREEZE\_REGFREEZE\_UPDATE}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_FREEZE\_REGFREEZE\_UPDATE}{RTC\_FREEZE\_REGFREEZE\_UPDATE}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga2b9464d83c55940c84eb29cabde5146c} 
\#define RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gad15c0a0af1f85cd834566a34145e815e}{\+\_\+\+RTC\+\_\+\+FREEZE\+\_\+\+REGFREEZE\+\_\+\+UPDATE}} $<$$<$ 0)}

Shifted mode UPDATE for RTC\+\_\+\+FREEZE \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga160a7e2794859bf0799133a6a1571175}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IEN\_COMP0@{RTC\_IEN\_COMP0}}
\index{RTC\_IEN\_COMP0@{RTC\_IEN\_COMP0}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IEN\_COMP0}{RTC\_IEN\_COMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga160a7e2794859bf0799133a6a1571175} 
\#define RTC\+\_\+\+IEN\+\_\+\+COMP0~(0x1\+UL $<$$<$ 1)}

Compare Match 0 Interrupt Enable \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga9129eb95cd18a43b2447ddaaf3a6f556}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IEN\_COMP0\_DEFAULT@{RTC\_IEN\_COMP0\_DEFAULT}}
\index{RTC\_IEN\_COMP0\_DEFAULT@{RTC\_IEN\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IEN\_COMP0\_DEFAULT}{RTC\_IEN\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga9129eb95cd18a43b2447ddaaf3a6f556} 
\#define RTC\+\_\+\+IEN\+\_\+\+COMP0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaaa1b226c09dc28625b8df1f24c363300}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for RTC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga1be736190e10972bb65a06c65c0db7c5}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IEN\_COMP1@{RTC\_IEN\_COMP1}}
\index{RTC\_IEN\_COMP1@{RTC\_IEN\_COMP1}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IEN\_COMP1}{RTC\_IEN\_COMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga1be736190e10972bb65a06c65c0db7c5} 
\#define RTC\+\_\+\+IEN\+\_\+\+COMP1~(0x1\+UL $<$$<$ 2)}

Compare Match 1 Interrupt Enable \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga3eb99c68fdd1d5451af66e11ad5c6f35}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IEN\_COMP1\_DEFAULT@{RTC\_IEN\_COMP1\_DEFAULT}}
\index{RTC\_IEN\_COMP1\_DEFAULT@{RTC\_IEN\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IEN\_COMP1\_DEFAULT}{RTC\_IEN\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga3eb99c68fdd1d5451af66e11ad5c6f35} 
\#define RTC\+\_\+\+IEN\+\_\+\+COMP1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaeeef51f9e9f6d60555efc4d3628b6fc7}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for RTC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga3a6d961b2da88a746c0aa13bf903e654}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IEN\_OF@{RTC\_IEN\_OF}}
\index{RTC\_IEN\_OF@{RTC\_IEN\_OF}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IEN\_OF}{RTC\_IEN\_OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga3a6d961b2da88a746c0aa13bf903e654} 
\#define RTC\+\_\+\+IEN\+\_\+\+OF~(0x1\+UL $<$$<$ 0)}

Overflow Interrupt Enable \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga1a5a54cebf3f0d5e7c43ef88be2b2528}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IEN\_OF\_DEFAULT@{RTC\_IEN\_OF\_DEFAULT}}
\index{RTC\_IEN\_OF\_DEFAULT@{RTC\_IEN\_OF\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IEN\_OF\_DEFAULT}{RTC\_IEN\_OF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga1a5a54cebf3f0d5e7c43ef88be2b2528} 
\#define RTC\+\_\+\+IEN\+\_\+\+OF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga0bae023acb4bde8aba026b8b87f267cb}{\+\_\+\+RTC\+\_\+\+IEN\+\_\+\+OF\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RTC\+\_\+\+IEN \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga97609cfaa4ad7df33c3917048c15be32}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IF\_COMP0@{RTC\_IF\_COMP0}}
\index{RTC\_IF\_COMP0@{RTC\_IF\_COMP0}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IF\_COMP0}{RTC\_IF\_COMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga97609cfaa4ad7df33c3917048c15be32} 
\#define RTC\+\_\+\+IF\+\_\+\+COMP0~(0x1\+UL $<$$<$ 1)}

Compare Match 0 Interrupt Flag \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga8808195ade7fd714ae16c347913bdfe8}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IF\_COMP0\_DEFAULT@{RTC\_IF\_COMP0\_DEFAULT}}
\index{RTC\_IF\_COMP0\_DEFAULT@{RTC\_IF\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IF\_COMP0\_DEFAULT}{RTC\_IF\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga8808195ade7fd714ae16c347913bdfe8} 
\#define RTC\+\_\+\+IF\+\_\+\+COMP0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaea48a964bb840efcf336151eda60c39a}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for RTC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga56eaacb77ea0fdec74b675e139557cc5}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IF\_COMP1@{RTC\_IF\_COMP1}}
\index{RTC\_IF\_COMP1@{RTC\_IF\_COMP1}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IF\_COMP1}{RTC\_IF\_COMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga56eaacb77ea0fdec74b675e139557cc5} 
\#define RTC\+\_\+\+IF\+\_\+\+COMP1~(0x1\+UL $<$$<$ 2)}

Compare Match 1 Interrupt Flag \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga39121698239c67c3a4907f608b460e0c}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IF\_COMP1\_DEFAULT@{RTC\_IF\_COMP1\_DEFAULT}}
\index{RTC\_IF\_COMP1\_DEFAULT@{RTC\_IF\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IF\_COMP1\_DEFAULT}{RTC\_IF\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga39121698239c67c3a4907f608b460e0c} 
\#define RTC\+\_\+\+IF\+\_\+\+COMP1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga46c0412d3f5ee49e1dddac63dc61fbc0}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for RTC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga23e251e553da4cd059a9bea31b864a73}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IF\_OF@{RTC\_IF\_OF}}
\index{RTC\_IF\_OF@{RTC\_IF\_OF}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IF\_OF}{RTC\_IF\_OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga23e251e553da4cd059a9bea31b864a73} 
\#define RTC\+\_\+\+IF\+\_\+\+OF~(0x1\+UL $<$$<$ 0)}

Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga5e01b4c372646dd1cbac97fec0fd4616}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IF\_OF\_DEFAULT@{RTC\_IF\_OF\_DEFAULT}}
\index{RTC\_IF\_OF\_DEFAULT@{RTC\_IF\_OF\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IF\_OF\_DEFAULT}{RTC\_IF\_OF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga5e01b4c372646dd1cbac97fec0fd4616} 
\#define RTC\+\_\+\+IF\+\_\+\+OF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga0d4f20253d5c3bb304dbbda914337cbd}{\+\_\+\+RTC\+\_\+\+IF\+\_\+\+OF\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RTC\+\_\+\+IF \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga752e49378771c642d7d2f91e82cbbe87}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFC\_COMP0@{RTC\_IFC\_COMP0}}
\index{RTC\_IFC\_COMP0@{RTC\_IFC\_COMP0}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFC\_COMP0}{RTC\_IFC\_COMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga752e49378771c642d7d2f91e82cbbe87} 
\#define RTC\+\_\+\+IFC\+\_\+\+COMP0~(0x1\+UL $<$$<$ 1)}

Clear Compare match 0 Interrupt Flag \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gae9ea6dd29c1bee78559a88d22220b1e5}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFC\_COMP0\_DEFAULT@{RTC\_IFC\_COMP0\_DEFAULT}}
\index{RTC\_IFC\_COMP0\_DEFAULT@{RTC\_IFC\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFC\_COMP0\_DEFAULT}{RTC\_IFC\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gae9ea6dd29c1bee78559a88d22220b1e5} 
\#define RTC\+\_\+\+IFC\+\_\+\+COMP0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gaf1a72e467ca96b5a4b1b3a0c49c7e920}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for RTC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga871e53cafb948644d6386dd75a85de5e}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFC\_COMP1@{RTC\_IFC\_COMP1}}
\index{RTC\_IFC\_COMP1@{RTC\_IFC\_COMP1}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFC\_COMP1}{RTC\_IFC\_COMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga871e53cafb948644d6386dd75a85de5e} 
\#define RTC\+\_\+\+IFC\+\_\+\+COMP1~(0x1\+UL $<$$<$ 2)}

Clear Compare match 1 Interrupt Flag \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga22800fefa3b8334de1db285cd197a02f}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFC\_COMP1\_DEFAULT@{RTC\_IFC\_COMP1\_DEFAULT}}
\index{RTC\_IFC\_COMP1\_DEFAULT@{RTC\_IFC\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFC\_COMP1\_DEFAULT}{RTC\_IFC\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga22800fefa3b8334de1db285cd197a02f} 
\#define RTC\+\_\+\+IFC\+\_\+\+COMP1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga4b3158e5e9c208f5f2b0561e889c1d67}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for RTC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga314389d3617b411eecbf530cee3c505d}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFC\_OF@{RTC\_IFC\_OF}}
\index{RTC\_IFC\_OF@{RTC\_IFC\_OF}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFC\_OF}{RTC\_IFC\_OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga314389d3617b411eecbf530cee3c505d} 
\#define RTC\+\_\+\+IFC\+\_\+\+OF~(0x1\+UL $<$$<$ 0)}

Clear Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga605cf2a3029556a9bd28ef0c3cba2c15}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFC\_OF\_DEFAULT@{RTC\_IFC\_OF\_DEFAULT}}
\index{RTC\_IFC\_OF\_DEFAULT@{RTC\_IFC\_OF\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFC\_OF\_DEFAULT}{RTC\_IFC\_OF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga605cf2a3029556a9bd28ef0c3cba2c15} 
\#define RTC\+\_\+\+IFC\+\_\+\+OF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gabbaa8cc22141b47c47ab42ec0ea09017}{\+\_\+\+RTC\+\_\+\+IFC\+\_\+\+OF\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RTC\+\_\+\+IFC \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga4d93a252dcbe530a80ef20e90176eccf}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFS\_COMP0@{RTC\_IFS\_COMP0}}
\index{RTC\_IFS\_COMP0@{RTC\_IFS\_COMP0}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFS\_COMP0}{RTC\_IFS\_COMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga4d93a252dcbe530a80ef20e90176eccf} 
\#define RTC\+\_\+\+IFS\+\_\+\+COMP0~(0x1\+UL $<$$<$ 1)}

Set Compare match 0 Interrupt Flag \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga0987eba32ea5a1700ae5dd8eb8940e1d}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFS\_COMP0\_DEFAULT@{RTC\_IFS\_COMP0\_DEFAULT}}
\index{RTC\_IFS\_COMP0\_DEFAULT@{RTC\_IFS\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFS\_COMP0\_DEFAULT}{RTC\_IFS\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga0987eba32ea5a1700ae5dd8eb8940e1d} 
\#define RTC\+\_\+\+IFS\+\_\+\+COMP0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gac6c7557c71b3f90e443434a1f1186c16}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for RTC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga1600bdf5f85a6e440290971a1de814a1}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFS\_COMP1@{RTC\_IFS\_COMP1}}
\index{RTC\_IFS\_COMP1@{RTC\_IFS\_COMP1}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFS\_COMP1}{RTC\_IFS\_COMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga1600bdf5f85a6e440290971a1de814a1} 
\#define RTC\+\_\+\+IFS\+\_\+\+COMP1~(0x1\+UL $<$$<$ 2)}

Set Compare match 1 Interrupt Flag \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga0093e2605316216adcb32b8504a77889}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFS\_COMP1\_DEFAULT@{RTC\_IFS\_COMP1\_DEFAULT}}
\index{RTC\_IFS\_COMP1\_DEFAULT@{RTC\_IFS\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFS\_COMP1\_DEFAULT}{RTC\_IFS\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga0093e2605316216adcb32b8504a77889} 
\#define RTC\+\_\+\+IFS\+\_\+\+COMP1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga1ee2d880d1583ec283051f26c2e77cf1}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for RTC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gacde13c09564ce9bb9c8221a70898448e}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFS\_OF@{RTC\_IFS\_OF}}
\index{RTC\_IFS\_OF@{RTC\_IFS\_OF}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFS\_OF}{RTC\_IFS\_OF}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gacde13c09564ce9bb9c8221a70898448e} 
\#define RTC\+\_\+\+IFS\+\_\+\+OF~(0x1\+UL $<$$<$ 0)}

Set Overflow Interrupt Flag \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_gae192a2bd37c1203e3c307158ded0e8f0}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_IFS\_OF\_DEFAULT@{RTC\_IFS\_OF\_DEFAULT}}
\index{RTC\_IFS\_OF\_DEFAULT@{RTC\_IFS\_OF\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_IFS\_OF\_DEFAULT}{RTC\_IFS\_OF\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_gae192a2bd37c1203e3c307158ded0e8f0} 
\#define RTC\+\_\+\+IFS\+\_\+\+OF\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga4d84b02e259b9ab033845c012872fe2b}{\+\_\+\+RTC\+\_\+\+IFS\+\_\+\+OF\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RTC\+\_\+\+IFS \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga771b2899b19d3d8aad2be95b9b12f653}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_SYNCBUSY\_COMP0@{RTC\_SYNCBUSY\_COMP0}}
\index{RTC\_SYNCBUSY\_COMP0@{RTC\_SYNCBUSY\_COMP0}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_SYNCBUSY\_COMP0}{RTC\_SYNCBUSY\_COMP0}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga771b2899b19d3d8aad2be95b9b12f653} 
\#define RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0~(0x1\+UL $<$$<$ 1)}

COMP0 Register Busy \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga9668351e42f06bdc873bea46ea7d95c5}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_SYNCBUSY\_COMP0\_DEFAULT@{RTC\_SYNCBUSY\_COMP0\_DEFAULT}}
\index{RTC\_SYNCBUSY\_COMP0\_DEFAULT@{RTC\_SYNCBUSY\_COMP0\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_SYNCBUSY\_COMP0\_DEFAULT}{RTC\_SYNCBUSY\_COMP0\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga9668351e42f06bdc873bea46ea7d95c5} 
\#define RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga217036b16414a462cb71c9e591b5cf59}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP0\+\_\+\+DEFAULT}} $<$$<$ 1)}

Shifted mode DEFAULT for RTC\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga367440b702cdd9bdb85fa2c0bac28061}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_SYNCBUSY\_COMP1@{RTC\_SYNCBUSY\_COMP1}}
\index{RTC\_SYNCBUSY\_COMP1@{RTC\_SYNCBUSY\_COMP1}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_SYNCBUSY\_COMP1}{RTC\_SYNCBUSY\_COMP1}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga367440b702cdd9bdb85fa2c0bac28061} 
\#define RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1~(0x1\+UL $<$$<$ 2)}

COMP1 Register Busy \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga3c29e78cddc1482b336f1cb59d8b7f4d}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_SYNCBUSY\_COMP1\_DEFAULT@{RTC\_SYNCBUSY\_COMP1\_DEFAULT}}
\index{RTC\_SYNCBUSY\_COMP1\_DEFAULT@{RTC\_SYNCBUSY\_COMP1\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_SYNCBUSY\_COMP1\_DEFAULT}{RTC\_SYNCBUSY\_COMP1\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga3c29e78cddc1482b336f1cb59d8b7f4d} 
\#define RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_ga861a00dd942dd4b17903cc9f405d4795}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+COMP1\+\_\+\+DEFAULT}} $<$$<$ 2)}

Shifted mode DEFAULT for RTC\+\_\+\+SYNCBUSY \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga6653e84ae07a0a80e6a4799091d913c0}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_SYNCBUSY\_CTRL@{RTC\_SYNCBUSY\_CTRL}}
\index{RTC\_SYNCBUSY\_CTRL@{RTC\_SYNCBUSY\_CTRL}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_SYNCBUSY\_CTRL}{RTC\_SYNCBUSY\_CTRL}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga6653e84ae07a0a80e6a4799091d913c0} 
\#define RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL~(0x1\+UL $<$$<$ 0)}

CTRL Register Busy \Hypertarget{group___e_f_m32_g_g___r_t_c___bit_fields_ga9c266ac67d13ccc1214c90eb7474dead}\index{EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}!RTC\_SYNCBUSY\_CTRL\_DEFAULT@{RTC\_SYNCBUSY\_CTRL\_DEFAULT}}
\index{RTC\_SYNCBUSY\_CTRL\_DEFAULT@{RTC\_SYNCBUSY\_CTRL\_DEFAULT}!EFM32GG\_RTC\_BitFields@{EFM32GG\_RTC\_BitFields}}
\doxysubsubsubsection{\texorpdfstring{RTC\_SYNCBUSY\_CTRL\_DEFAULT}{RTC\_SYNCBUSY\_CTRL\_DEFAULT}}
{\footnotesize\ttfamily \label{group___e_f_m32_g_g___r_t_c___bit_fields_ga9c266ac67d13ccc1214c90eb7474dead} 
\#define RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL\+\_\+\+DEFAULT~(\mbox{\hyperlink{group___e_f_m32_g_g___r_t_c___bit_fields_gafd2ad92e0b19a07c0fc3c990d9c9ec4c}{\+\_\+\+RTC\+\_\+\+SYNCBUSY\+\_\+\+CTRL\+\_\+\+DEFAULT}} $<$$<$ 0)}

Shifted mode DEFAULT for RTC\+\_\+\+SYNCBUSY 