v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 49800 45200 1 0 0 spice-model-1.sym
{
T 49900 45900 5 10 0 1 0 0 1
device=model
T 49900 45800 5 10 1 1 0 0 1
refdes=A1
T 51100 45500 5 10 1 1 0 0 1
model-name=LT1007
T 50300 45300 5 10 1 1 0 0 1
file=LT1007CS.txt
}
C 48700 48300 1 0 0 voltage-3.sym
{
T 48900 49000 5 8 0 0 0 0 1
device=VOLTAGE_SOURCE
T 48900 48400 5 10 1 1 180 0 1
refdes=V1
T 49600 48400 5 10 1 1 180 0 1
value=15
}
C 51300 46600 1 0 0 gnd-1.sym
C 50100 46900 1 0 0 resistor-2.sym
{
T 50500 47250 5 10 0 0 0 0 1
device=RESISTOR
T 50300 47200 5 10 1 1 0 0 1
refdes=R
T 50600 47200 5 10 1 1 0 0 1
value=1k
}
N 49000 47000 50100 47000 4
{
T 49300 47200 5 10 1 1 0 0 1
netname=OUT
}
C 47900 46500 1 0 0 opamp-2.sym
{
T 48700 47500 5 10 0 0 0 0 1
device=OPAMP
T 47600 47500 5 10 1 1 0 0 1
refdes=U1
T 48700 47700 5 10 0 0 0 0 1
symversion=0.1
T 48700 46600 5 10 1 1 0 0 1
model-name=LT1007
}
C 43200 45000 1 0 0 gnd-1.sym
C 47500 44900 1 90 0 resistor-2.sym
{
T 47150 45300 5 10 0 0 90 0 1
device=RESISTOR
T 47600 45500 5 10 1 1 0 0 1
refdes=Rf
T 47600 45200 5 10 1 1 0 0 1
value=33k
}
C 45600 46600 1 0 0 resistor-2.sym
{
T 46000 46950 5 10 0 0 0 0 1
device=RESISTOR
T 45700 46900 5 10 1 1 0 0 1
refdes=Rg1
T 46100 46900 5 10 1 1 0 0 1
value=33k
}
N 46500 46700 47900 46700 4
{
T 47200 46900 5 10 1 1 0 0 1
netname=VGND
}
N 48100 48500 48700 48500 4
N 48400 48500 48400 47500 4
C 49700 47900 1 0 0 gnd-1.sym
N 49600 48500 49800 48500 4
N 49800 48500 49800 48200 4
C 48300 46000 1 0 0 gnd-1.sym
C 45300 47200 1 0 0 gnd-1.sym
N 51000 47000 51400 47000 4
N 51400 47000 51400 46900 4
N 47400 44900 47400 44600 4
N 47400 44600 49500 44600 4
N 49500 44600 49500 47000 4
N 47400 45800 47400 46700 4
N 48400 46500 48400 46300 4
C 45700 48400 1 0 0 resistor-2.sym
{
T 46100 48750 5 10 0 0 0 0 1
device=RESISTOR
T 45800 48700 5 10 1 1 0 0 1
refdes=Rb1
T 46300 48700 5 10 1 1 0 0 1
value=100k
}
C 47200 48400 1 0 0 resistor-2.sym
{
T 47600 48750 5 10 0 0 0 0 1
device=RESISTOR
T 47300 48700 5 10 1 1 0 0 1
refdes=Rb2
T 47800 48700 5 10 1 1 0 0 1
value=100k
}
N 45700 48500 45400 48500 4
N 45400 48500 45400 47500 4
N 46600 48500 47200 48500 4
N 46900 48500 46900 47300 4
N 46900 47300 47900 47300 4
C 45700 47700 1 0 0 capacitor-1.sym
{
T 45900 48400 5 10 0 0 0 0 1
device=CAPACITOR
T 45800 48000 5 10 1 1 0 0 1
refdes=Cb
T 45900 48600 5 10 0 0 0 0 1
symversion=0.1
T 46300 48000 5 10 1 1 0 0 1
value=1u
}
C 44100 46500 1 0 0 capacitor-1.sym
{
T 44300 47200 5 10 0 0 0 0 1
device=CAPACITOR
T 44000 46800 5 10 1 1 0 0 1
refdes=C1
T 44300 47400 5 10 0 0 0 0 1
symversion=0.1
T 44700 46800 5 10 1 1 0 0 1
value=1u
}
N 43300 46700 44100 46700 4
{
T 43200 46800 5 10 1 1 0 0 1
netname=IN1
}
N 45000 46700 45600 46700 4
N 45700 47900 45400 47900 4
N 46600 47900 46900 47900 4
C 43000 45400 1 0 0 vsin-1.sym
{
T 43700 46050 5 10 1 1 0 0 1
refdes=Vin1
T 43700 46250 5 10 0 0 0 0 1
device=vsin
T 43700 46450 5 10 0 0 0 0 1
footprint=none
T 43700 45850 5 10 1 1 0 0 1
value=sin 0 1 10k
}
N 43300 45400 43300 45300 4
C 44900 44800 1 0 0 vsin-1.sym
{
T 45600 45450 5 10 1 1 0 0 1
refdes=Vin2
T 45600 45650 5 10 0 0 0 0 1
device=vsin
T 45600 45850 5 10 0 0 0 0 1
footprint=none
T 45600 45250 5 10 1 1 0 0 1
value=sin 0 3 3k
}
N 43300 46700 43300 46600 4
C 45300 45900 1 0 0 capacitor-1.sym
{
T 45500 46600 5 10 0 0 0 0 1
device=CAPACITOR
T 45400 46200 5 10 1 1 0 0 1
refdes=C2
T 45500 46800 5 10 0 0 0 0 1
symversion=0.1
T 45900 46200 5 10 1 1 0 0 1
value=1u
}
C 46400 46000 1 0 0 resistor-2.sym
{
T 46800 46350 5 10 0 0 0 0 1
device=RESISTOR
T 46500 46300 5 10 1 1 0 0 1
refdes=Rg2
T 46900 46300 5 10 1 1 0 0 1
value=33k
}
N 47400 46100 47300 46100 4
N 46200 46100 46400 46100 4
N 45300 46100 45200 46100 4
{
T 44800 46100 5 10 1 1 0 0 1
netname=IN2
}
N 45200 46100 45200 46000 4
C 45100 44400 1 0 0 gnd-1.sym
N 45200 44800 45200 44700 4
