Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jun 26 11:25:32 2023
| Host         : davide-N552VW running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     27.162        0.000                      0                45244        0.033        0.000                      0                45244       48.750        0.000                       0                 16577  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         27.162        0.000                      0                44796        0.033        0.000                      0                44796       48.750        0.000                       0                 16577  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              94.085        0.000                      0                  448        0.520        0.000                      0                  448  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       27.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.162ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_787_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.152ns  (logic 32.306ns (45.404%)  route 38.846ns (54.596%))
  Logic Levels:           84  (CARRY4=56 DSP48E1=5 LUT2=4 LUT3=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 102.767 - 100.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.803     3.097    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.419     3.516 r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=101, routed)         3.305     6.821    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__21_0[4]
    SLICE_X88Y102        LUT2 (Prop_lut2_I0_O)        0.299     7.120 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_87__1/O
                         net (fo=196, routed)         2.880     9.999    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.124    10.123 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82/O
                         net (fo=2, routed)           0.583    10.707    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82_n_816
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74/O
                         net (fo=14, routed)          1.052    11.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_CS_fsm_reg[35]
    SLICE_X99Y52         LUT2 (Prop_lut2_I1_O)        0.150    12.033 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_42/O
                         net (fo=13, routed)          0.901    12.934    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_enable_reg_pp1_iter0_reg_rep__0_4
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.326    13.260 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__5_i_22/O
                         net (fo=2, routed)           0.628    13.888    design_1_i/runge_kutta_45_0/inst/e_V_U/dout__21_13
    SLICE_X97Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.012 r  design_1_i/runge_kutta_45_0/inst/e_V_U/dout__9_i_7__0/O
                         net (fo=5, routed)           1.002    15.014    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/x_V_read[10]
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    18.865 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.867    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19_n_922
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.580 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.582    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20_n_922
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.295 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    22.297    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21_n_922
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    23.815 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22/P[23]
                         net (fo=2, routed)           1.069    24.884    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22_n_898
    SLICE_X98Y61         LUT3 (Prop_lut3_I2_O)        0.148    25.032 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0/O
                         net (fo=2, routed)           0.857    25.888    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0_n_816
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.328    26.216 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    26.216    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0_n_816
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.749 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.749    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_n_816
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.866    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6_n_816
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    26.983    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7_n_816
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.306 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8/O[1]
                         net (fo=2, routed)           0.735    28.042    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8_n_822
    SLICE_X95Y65         LUT2 (Prop_lut2_I0_O)        0.306    28.348 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.348    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0_n_816
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.746 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry/CO[3]
                         net (fo=1, routed)           0.000    28.746    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_n_816
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry__0/O[2]
                         net (fo=2, routed)           1.000    29.985    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1661[74]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.302    30.287 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3_n_816
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1_n_816
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.784 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.784    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1_n_816
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.040 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[83]_i_1/O[2]
                         net (fo=5, routed)           0.331    31.371    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/sum_V_fu_60_reg[176]_0[82]
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.301    31.672 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19/O
                         net (fo=1, routed)           1.118    32.790    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19_n_816
    SLICE_X97Y73         LUT3 (Prop_lut3_I2_O)        0.152    32.942 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_3/O
                         net (fo=6, routed)           5.395    38.337    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_y_V_read[82]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    42.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37/P[0]
                         net (fo=1, routed)           1.128    43.514    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37_n_921
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0_n_816
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0/O[1]
                         net (fo=1, routed)           0.449    44.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0_n_822
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    45.806 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    45.806    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0_n_816
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_436__0/O[1]
                         net (fo=1, routed)           0.678    46.818    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/PCIN__1[9]
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    47.654 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    47.654    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0_n_816
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    47.771    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0_n_816
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.086 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0/O[3]
                         net (fo=2, routed)           1.876    49.962    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0_n_820
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.333    50.295 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419/O
                         net (fo=2, routed)           0.947    51.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419_n_816
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.332    51.574 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423/O
                         net (fo=1, routed)           0.000    51.574    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423_n_816
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.106 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350/CO[3]
                         net (fo=1, routed)           0.000    52.106    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350_n_816
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.220 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348_n_816
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401/CO[3]
                         net (fo=1, routed)           0.000    52.334    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401_n_816
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    52.448    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0_n_816
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    52.562    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0_n_816
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0/CO[3]
                         net (fo=1, routed)           0.000    52.676    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0_n_816
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347/CO[3]
                         net (fo=1, routed)           0.000    52.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347_n_816
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.947 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324/CO[1]
                         net (fo=120, routed)         3.110    56.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324_n_818
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.354    56.411 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0/O
                         net (fo=235, routed)         2.111    58.522    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0_n_816
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.332    58.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.000    58.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279_n_816
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    59.386    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188_n_816
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    59.500    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186_n_816
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.614 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    59.614    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184_n_816
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.728 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    59.728    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0_n_816
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.842 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    59.842    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0_n_816
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.956 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178/CO[3]
                         net (fo=1, routed)           0.009    59.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178_n_816
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.079 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175/CO[3]
                         net (fo=1, routed)           0.000    60.079    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175_n_816
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193/CO[3]
                         net (fo=1, routed)           0.000    60.193    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193_n_816
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169/CO[3]
                         net (fo=1, routed)           0.000    60.307    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169_n_816
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.421    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167_n_816
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165/CO[3]
                         net (fo=1, routed)           0.000    60.535    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165_n_816
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163/CO[3]
                         net (fo=1, routed)           0.000    60.649    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163_n_816
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161_n_816
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159/CO[3]
                         net (fo=1, routed)           0.000    60.877    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159_n_816
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157/CO[3]
                         net (fo=1, routed)           0.000    60.991    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157_n_816
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    61.230 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155/O[2]
                         net (fo=2, routed)           0.943    62.173    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155_n_821
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.331    62.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0/O
                         net (fo=2, routed)           0.690    63.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0_n_816
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.327    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86/O
                         net (fo=1, routed)           0.000    63.521    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86_n_816
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.922 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    63.922    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0_n_816
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.036    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81_n_816
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    64.259 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_2_i_30/O[0]
                         net (fo=6, routed)           1.188    65.447    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_ap_return[127]
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.299    65.746 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160/O
                         net (fo=1, routed)           0.000    65.746    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160_n_816
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.278 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126/CO[3]
                         net (fo=1, routed)           0.000    66.278    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126_n_816
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.506 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73/CO[2]
                         net (fo=85, routed)          1.144    67.650    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73_n_817
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.339    67.989 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[1]_i_10/O
                         net (fo=3, routed)           1.825    69.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/select_ln244_fu_2743_p3[1]
    SLICE_X81Y78         LUT4 (Prop_lut4_I1_O)        0.326    70.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312/O
                         net (fo=1, routed)           0.000    70.140    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312_n_816
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.672 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287/CO[3]
                         net (fo=1, routed)           0.000    70.672    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287_n_816
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269_n_816
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251/CO[3]
                         net (fo=1, routed)           0.000    70.900    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251_n_816
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.014 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233/CO[3]
                         net (fo=1, routed)           0.000    71.014    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233_n_816
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.128 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.128    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215_n_816
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.242 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197/CO[3]
                         net (fo=1, routed)           0.000    71.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197_n_816
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.356 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179/CO[3]
                         net (fo=1, routed)           0.000    71.356    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179_n_816
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.470 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161/CO[3]
                         net (fo=1, routed)           0.000    71.470    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161_n_816
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.584 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133/CO[3]
                         net (fo=1, routed)           0.000    71.584    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133_n_816
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.698    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74_n_816
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.926 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_30/CO[2]
                         net (fo=85, routed)          1.177    73.103    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/p_0_in
    SLICE_X87Y75         LUT6 (Prop_lut6_I1_O)        0.313    73.416 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[13]_i_3/O
                         net (fo=1, routed)           0.709    74.125    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[13]_i_3_n_816
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.124    74.249 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[13]_i_1/O
                         net (fo=1, routed)           0.000    74.249    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093_n_1222
    SLICE_X91Y75         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.588   102.767    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X91Y75         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[13]/C
                         clock pessimism              0.115   102.882    
                         clock uncertainty           -1.500   101.381    
    SLICE_X91Y75         FDRE (Setup_fdre_C_D)        0.029   101.410    design_1_i/runge_kutta_45_0/inst/reg_787_reg[13]
  -------------------------------------------------------------------
                         required time                        101.410    
                         arrival time                         -74.249    
  -------------------------------------------------------------------
                         slack                                 27.162    

Slack (MET) :             27.165ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_787_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.157ns  (logic 32.306ns (45.401%)  route 38.851ns (54.599%))
  Logic Levels:           84  (CARRY4=56 DSP48E1=5 LUT2=4 LUT3=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 102.774 - 100.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.803     3.097    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.419     3.516 r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=101, routed)         3.305     6.821    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__21_0[4]
    SLICE_X88Y102        LUT2 (Prop_lut2_I0_O)        0.299     7.120 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_87__1/O
                         net (fo=196, routed)         2.880     9.999    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.124    10.123 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82/O
                         net (fo=2, routed)           0.583    10.707    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82_n_816
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74/O
                         net (fo=14, routed)          1.052    11.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_CS_fsm_reg[35]
    SLICE_X99Y52         LUT2 (Prop_lut2_I1_O)        0.150    12.033 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_42/O
                         net (fo=13, routed)          0.901    12.934    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_enable_reg_pp1_iter0_reg_rep__0_4
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.326    13.260 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__5_i_22/O
                         net (fo=2, routed)           0.628    13.888    design_1_i/runge_kutta_45_0/inst/e_V_U/dout__21_13
    SLICE_X97Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.012 r  design_1_i/runge_kutta_45_0/inst/e_V_U/dout__9_i_7__0/O
                         net (fo=5, routed)           1.002    15.014    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/x_V_read[10]
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    18.865 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.867    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19_n_922
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.580 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.582    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20_n_922
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.295 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    22.297    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21_n_922
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    23.815 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22/P[23]
                         net (fo=2, routed)           1.069    24.884    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22_n_898
    SLICE_X98Y61         LUT3 (Prop_lut3_I2_O)        0.148    25.032 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0/O
                         net (fo=2, routed)           0.857    25.888    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0_n_816
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.328    26.216 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    26.216    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0_n_816
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.749 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.749    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_n_816
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.866    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6_n_816
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    26.983    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7_n_816
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.306 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8/O[1]
                         net (fo=2, routed)           0.735    28.042    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8_n_822
    SLICE_X95Y65         LUT2 (Prop_lut2_I0_O)        0.306    28.348 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.348    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0_n_816
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.746 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry/CO[3]
                         net (fo=1, routed)           0.000    28.746    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_n_816
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry__0/O[2]
                         net (fo=2, routed)           1.000    29.985    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1661[74]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.302    30.287 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3_n_816
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1_n_816
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.784 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.784    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1_n_816
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.040 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[83]_i_1/O[2]
                         net (fo=5, routed)           0.331    31.371    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/sum_V_fu_60_reg[176]_0[82]
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.301    31.672 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19/O
                         net (fo=1, routed)           1.118    32.790    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19_n_816
    SLICE_X97Y73         LUT3 (Prop_lut3_I2_O)        0.152    32.942 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_3/O
                         net (fo=6, routed)           5.395    38.337    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_y_V_read[82]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    42.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37/P[0]
                         net (fo=1, routed)           1.128    43.514    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37_n_921
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0_n_816
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0/O[1]
                         net (fo=1, routed)           0.449    44.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0_n_822
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    45.806 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    45.806    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0_n_816
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_436__0/O[1]
                         net (fo=1, routed)           0.678    46.818    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/PCIN__1[9]
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    47.654 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    47.654    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0_n_816
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    47.771    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0_n_816
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.086 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0/O[3]
                         net (fo=2, routed)           1.876    49.962    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0_n_820
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.333    50.295 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419/O
                         net (fo=2, routed)           0.947    51.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419_n_816
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.332    51.574 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423/O
                         net (fo=1, routed)           0.000    51.574    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423_n_816
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.106 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350/CO[3]
                         net (fo=1, routed)           0.000    52.106    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350_n_816
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.220 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348_n_816
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401/CO[3]
                         net (fo=1, routed)           0.000    52.334    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401_n_816
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    52.448    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0_n_816
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    52.562    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0_n_816
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0/CO[3]
                         net (fo=1, routed)           0.000    52.676    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0_n_816
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347/CO[3]
                         net (fo=1, routed)           0.000    52.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347_n_816
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.947 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324/CO[1]
                         net (fo=120, routed)         3.110    56.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324_n_818
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.354    56.411 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0/O
                         net (fo=235, routed)         2.111    58.522    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0_n_816
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.332    58.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.000    58.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279_n_816
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    59.386    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188_n_816
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    59.500    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186_n_816
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.614 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    59.614    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184_n_816
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.728 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    59.728    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0_n_816
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.842 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    59.842    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0_n_816
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.956 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178/CO[3]
                         net (fo=1, routed)           0.009    59.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178_n_816
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.079 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175/CO[3]
                         net (fo=1, routed)           0.000    60.079    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175_n_816
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193/CO[3]
                         net (fo=1, routed)           0.000    60.193    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193_n_816
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169/CO[3]
                         net (fo=1, routed)           0.000    60.307    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169_n_816
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.421    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167_n_816
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165/CO[3]
                         net (fo=1, routed)           0.000    60.535    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165_n_816
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163/CO[3]
                         net (fo=1, routed)           0.000    60.649    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163_n_816
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161_n_816
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159/CO[3]
                         net (fo=1, routed)           0.000    60.877    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159_n_816
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157/CO[3]
                         net (fo=1, routed)           0.000    60.991    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157_n_816
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    61.230 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155/O[2]
                         net (fo=2, routed)           0.943    62.173    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155_n_821
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.331    62.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0/O
                         net (fo=2, routed)           0.690    63.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0_n_816
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.327    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86/O
                         net (fo=1, routed)           0.000    63.521    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86_n_816
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.922 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    63.922    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0_n_816
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.036    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81_n_816
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    64.259 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_2_i_30/O[0]
                         net (fo=6, routed)           1.188    65.447    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_ap_return[127]
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.299    65.746 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160/O
                         net (fo=1, routed)           0.000    65.746    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160_n_816
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.278 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126/CO[3]
                         net (fo=1, routed)           0.000    66.278    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126_n_816
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.506 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73/CO[2]
                         net (fo=85, routed)          1.144    67.650    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73_n_817
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.339    67.989 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[1]_i_10/O
                         net (fo=3, routed)           1.825    69.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/select_ln244_fu_2743_p3[1]
    SLICE_X81Y78         LUT4 (Prop_lut4_I1_O)        0.326    70.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312/O
                         net (fo=1, routed)           0.000    70.140    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312_n_816
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.672 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287/CO[3]
                         net (fo=1, routed)           0.000    70.672    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287_n_816
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269_n_816
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251/CO[3]
                         net (fo=1, routed)           0.000    70.900    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251_n_816
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.014 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233/CO[3]
                         net (fo=1, routed)           0.000    71.014    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233_n_816
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.128 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.128    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215_n_816
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.242 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197/CO[3]
                         net (fo=1, routed)           0.000    71.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197_n_816
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.356 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179/CO[3]
                         net (fo=1, routed)           0.000    71.356    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179_n_816
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.470 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161/CO[3]
                         net (fo=1, routed)           0.000    71.470    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161_n_816
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.584 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133/CO[3]
                         net (fo=1, routed)           0.000    71.584    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133_n_816
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.698    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74_n_816
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.926 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_30/CO[2]
                         net (fo=85, routed)          1.097    73.023    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/p_0_in
    SLICE_X86Y79         LUT6 (Prop_lut6_I1_O)        0.313    73.336 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[6]_i_4/O
                         net (fo=1, routed)           0.794    74.130    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[6]_i_4_n_816
    SLICE_X93Y79         LUT6 (Prop_lut6_I5_O)        0.124    74.254 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[6]_i_1/O
                         net (fo=1, routed)           0.000    74.254    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093_n_1229
    SLICE_X93Y79         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.595   102.774    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X93Y79         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[6]/C
                         clock pessimism              0.115   102.889    
                         clock uncertainty           -1.500   101.388    
    SLICE_X93Y79         FDRE (Setup_fdre_C_D)        0.031   101.419    design_1_i/runge_kutta_45_0/inst/reg_787_reg[6]
  -------------------------------------------------------------------
                         required time                        101.419    
                         arrival time                         -74.254    
  -------------------------------------------------------------------
                         slack                                 27.165    

Slack (MET) :             27.174ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_787_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.080ns  (logic 32.306ns (45.450%)  route 38.774ns (54.550%))
  Logic Levels:           84  (CARRY4=56 DSP48E1=5 LUT2=4 LUT3=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 102.708 - 100.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.803     3.097    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.419     3.516 r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=101, routed)         3.305     6.821    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__21_0[4]
    SLICE_X88Y102        LUT2 (Prop_lut2_I0_O)        0.299     7.120 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_87__1/O
                         net (fo=196, routed)         2.880     9.999    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.124    10.123 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82/O
                         net (fo=2, routed)           0.583    10.707    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82_n_816
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74/O
                         net (fo=14, routed)          1.052    11.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_CS_fsm_reg[35]
    SLICE_X99Y52         LUT2 (Prop_lut2_I1_O)        0.150    12.033 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_42/O
                         net (fo=13, routed)          0.901    12.934    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_enable_reg_pp1_iter0_reg_rep__0_4
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.326    13.260 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__5_i_22/O
                         net (fo=2, routed)           0.628    13.888    design_1_i/runge_kutta_45_0/inst/e_V_U/dout__21_13
    SLICE_X97Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.012 r  design_1_i/runge_kutta_45_0/inst/e_V_U/dout__9_i_7__0/O
                         net (fo=5, routed)           1.002    15.014    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/x_V_read[10]
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    18.865 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.867    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19_n_922
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.580 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.582    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20_n_922
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.295 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    22.297    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21_n_922
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    23.815 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22/P[23]
                         net (fo=2, routed)           1.069    24.884    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22_n_898
    SLICE_X98Y61         LUT3 (Prop_lut3_I2_O)        0.148    25.032 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0/O
                         net (fo=2, routed)           0.857    25.888    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0_n_816
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.328    26.216 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    26.216    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0_n_816
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.749 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.749    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_n_816
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.866    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6_n_816
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    26.983    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7_n_816
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.306 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8/O[1]
                         net (fo=2, routed)           0.735    28.042    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8_n_822
    SLICE_X95Y65         LUT2 (Prop_lut2_I0_O)        0.306    28.348 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.348    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0_n_816
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.746 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry/CO[3]
                         net (fo=1, routed)           0.000    28.746    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_n_816
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry__0/O[2]
                         net (fo=2, routed)           1.000    29.985    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1661[74]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.302    30.287 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3_n_816
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1_n_816
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.784 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.784    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1_n_816
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.040 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[83]_i_1/O[2]
                         net (fo=5, routed)           0.331    31.371    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/sum_V_fu_60_reg[176]_0[82]
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.301    31.672 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19/O
                         net (fo=1, routed)           1.118    32.790    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19_n_816
    SLICE_X97Y73         LUT3 (Prop_lut3_I2_O)        0.152    32.942 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_3/O
                         net (fo=6, routed)           5.395    38.337    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_y_V_read[82]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    42.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37/P[0]
                         net (fo=1, routed)           1.128    43.514    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37_n_921
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0_n_816
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0/O[1]
                         net (fo=1, routed)           0.449    44.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0_n_822
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    45.806 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    45.806    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0_n_816
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_436__0/O[1]
                         net (fo=1, routed)           0.678    46.818    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/PCIN__1[9]
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    47.654 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    47.654    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0_n_816
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    47.771    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0_n_816
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.086 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0/O[3]
                         net (fo=2, routed)           1.876    49.962    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0_n_820
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.333    50.295 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419/O
                         net (fo=2, routed)           0.947    51.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419_n_816
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.332    51.574 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423/O
                         net (fo=1, routed)           0.000    51.574    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423_n_816
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.106 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350/CO[3]
                         net (fo=1, routed)           0.000    52.106    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350_n_816
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.220 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348_n_816
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401/CO[3]
                         net (fo=1, routed)           0.000    52.334    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401_n_816
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    52.448    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0_n_816
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    52.562    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0_n_816
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0/CO[3]
                         net (fo=1, routed)           0.000    52.676    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0_n_816
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347/CO[3]
                         net (fo=1, routed)           0.000    52.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347_n_816
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.947 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324/CO[1]
                         net (fo=120, routed)         3.110    56.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324_n_818
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.354    56.411 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0/O
                         net (fo=235, routed)         2.111    58.522    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0_n_816
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.332    58.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.000    58.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279_n_816
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    59.386    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188_n_816
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    59.500    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186_n_816
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.614 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    59.614    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184_n_816
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.728 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    59.728    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0_n_816
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.842 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    59.842    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0_n_816
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.956 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178/CO[3]
                         net (fo=1, routed)           0.009    59.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178_n_816
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.079 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175/CO[3]
                         net (fo=1, routed)           0.000    60.079    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175_n_816
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193/CO[3]
                         net (fo=1, routed)           0.000    60.193    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193_n_816
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169/CO[3]
                         net (fo=1, routed)           0.000    60.307    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169_n_816
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.421    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167_n_816
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165/CO[3]
                         net (fo=1, routed)           0.000    60.535    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165_n_816
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163/CO[3]
                         net (fo=1, routed)           0.000    60.649    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163_n_816
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161_n_816
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159/CO[3]
                         net (fo=1, routed)           0.000    60.877    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159_n_816
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157/CO[3]
                         net (fo=1, routed)           0.000    60.991    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157_n_816
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    61.230 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155/O[2]
                         net (fo=2, routed)           0.943    62.173    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155_n_821
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.331    62.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0/O
                         net (fo=2, routed)           0.690    63.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0_n_816
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.327    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86/O
                         net (fo=1, routed)           0.000    63.521    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86_n_816
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.922 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    63.922    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0_n_816
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.036    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81_n_816
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    64.259 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_2_i_30/O[0]
                         net (fo=6, routed)           1.188    65.447    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_ap_return[127]
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.299    65.746 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160/O
                         net (fo=1, routed)           0.000    65.746    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160_n_816
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.278 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126/CO[3]
                         net (fo=1, routed)           0.000    66.278    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126_n_816
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.506 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73/CO[2]
                         net (fo=85, routed)          1.144    67.650    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73_n_817
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.339    67.989 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[1]_i_10/O
                         net (fo=3, routed)           1.825    69.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/select_ln244_fu_2743_p3[1]
    SLICE_X81Y78         LUT4 (Prop_lut4_I1_O)        0.326    70.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312/O
                         net (fo=1, routed)           0.000    70.140    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312_n_816
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.672 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287/CO[3]
                         net (fo=1, routed)           0.000    70.672    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287_n_816
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269_n_816
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251/CO[3]
                         net (fo=1, routed)           0.000    70.900    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251_n_816
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.014 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233/CO[3]
                         net (fo=1, routed)           0.000    71.014    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233_n_816
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.128 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.128    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215_n_816
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.242 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197/CO[3]
                         net (fo=1, routed)           0.000    71.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197_n_816
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.356 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179/CO[3]
                         net (fo=1, routed)           0.000    71.356    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179_n_816
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.470 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161/CO[3]
                         net (fo=1, routed)           0.000    71.470    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161_n_816
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.584 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133/CO[3]
                         net (fo=1, routed)           0.000    71.584    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133_n_816
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.698    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74_n_816
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.926 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_30/CO[2]
                         net (fo=85, routed)          1.236    73.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/p_0_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I1_O)        0.313    73.475 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[7]_i_3/O
                         net (fo=1, routed)           0.578    74.053    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[7]_i_3_n_816
    SLICE_X88Y74         LUT6 (Prop_lut6_I5_O)        0.124    74.177 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[7]_i_1/O
                         net (fo=1, routed)           0.000    74.177    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093_n_1228
    SLICE_X88Y74         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.529   102.708    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X88Y74         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[7]/C
                         clock pessimism              0.115   102.823    
                         clock uncertainty           -1.500   101.322    
    SLICE_X88Y74         FDRE (Setup_fdre_C_D)        0.029   101.351    design_1_i/runge_kutta_45_0/inst/reg_787_reg[7]
  -------------------------------------------------------------------
                         required time                        101.351    
                         arrival time                         -74.177    
  -------------------------------------------------------------------
                         slack                                 27.174    

Slack (MET) :             27.181ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_787_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.137ns  (logic 32.306ns (45.414%)  route 38.831ns (54.586%))
  Logic Levels:           84  (CARRY4=56 DSP48E1=5 LUT2=4 LUT3=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns = ( 102.769 - 100.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.803     3.097    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.419     3.516 r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=101, routed)         3.305     6.821    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__21_0[4]
    SLICE_X88Y102        LUT2 (Prop_lut2_I0_O)        0.299     7.120 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_87__1/O
                         net (fo=196, routed)         2.880     9.999    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.124    10.123 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82/O
                         net (fo=2, routed)           0.583    10.707    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82_n_816
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74/O
                         net (fo=14, routed)          1.052    11.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_CS_fsm_reg[35]
    SLICE_X99Y52         LUT2 (Prop_lut2_I1_O)        0.150    12.033 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_42/O
                         net (fo=13, routed)          0.901    12.934    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_enable_reg_pp1_iter0_reg_rep__0_4
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.326    13.260 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__5_i_22/O
                         net (fo=2, routed)           0.628    13.888    design_1_i/runge_kutta_45_0/inst/e_V_U/dout__21_13
    SLICE_X97Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.012 r  design_1_i/runge_kutta_45_0/inst/e_V_U/dout__9_i_7__0/O
                         net (fo=5, routed)           1.002    15.014    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/x_V_read[10]
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    18.865 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.867    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19_n_922
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.580 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.582    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20_n_922
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.295 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    22.297    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21_n_922
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    23.815 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22/P[23]
                         net (fo=2, routed)           1.069    24.884    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22_n_898
    SLICE_X98Y61         LUT3 (Prop_lut3_I2_O)        0.148    25.032 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0/O
                         net (fo=2, routed)           0.857    25.888    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0_n_816
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.328    26.216 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    26.216    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0_n_816
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.749 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.749    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_n_816
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.866    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6_n_816
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    26.983    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7_n_816
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.306 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8/O[1]
                         net (fo=2, routed)           0.735    28.042    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8_n_822
    SLICE_X95Y65         LUT2 (Prop_lut2_I0_O)        0.306    28.348 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.348    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0_n_816
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.746 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry/CO[3]
                         net (fo=1, routed)           0.000    28.746    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_n_816
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry__0/O[2]
                         net (fo=2, routed)           1.000    29.985    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1661[74]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.302    30.287 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3_n_816
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1_n_816
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.784 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.784    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1_n_816
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.040 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[83]_i_1/O[2]
                         net (fo=5, routed)           0.331    31.371    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/sum_V_fu_60_reg[176]_0[82]
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.301    31.672 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19/O
                         net (fo=1, routed)           1.118    32.790    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19_n_816
    SLICE_X97Y73         LUT3 (Prop_lut3_I2_O)        0.152    32.942 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_3/O
                         net (fo=6, routed)           5.395    38.337    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_y_V_read[82]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    42.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37/P[0]
                         net (fo=1, routed)           1.128    43.514    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37_n_921
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0_n_816
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0/O[1]
                         net (fo=1, routed)           0.449    44.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0_n_822
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    45.806 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    45.806    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0_n_816
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_436__0/O[1]
                         net (fo=1, routed)           0.678    46.818    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/PCIN__1[9]
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    47.654 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    47.654    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0_n_816
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    47.771    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0_n_816
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.086 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0/O[3]
                         net (fo=2, routed)           1.876    49.962    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0_n_820
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.333    50.295 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419/O
                         net (fo=2, routed)           0.947    51.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419_n_816
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.332    51.574 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423/O
                         net (fo=1, routed)           0.000    51.574    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423_n_816
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.106 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350/CO[3]
                         net (fo=1, routed)           0.000    52.106    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350_n_816
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.220 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348_n_816
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401/CO[3]
                         net (fo=1, routed)           0.000    52.334    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401_n_816
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    52.448    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0_n_816
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    52.562    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0_n_816
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0/CO[3]
                         net (fo=1, routed)           0.000    52.676    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0_n_816
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347/CO[3]
                         net (fo=1, routed)           0.000    52.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347_n_816
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.947 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324/CO[1]
                         net (fo=120, routed)         3.110    56.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324_n_818
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.354    56.411 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0/O
                         net (fo=235, routed)         2.111    58.522    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0_n_816
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.332    58.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.000    58.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279_n_816
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    59.386    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188_n_816
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    59.500    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186_n_816
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.614 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    59.614    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184_n_816
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.728 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    59.728    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0_n_816
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.842 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    59.842    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0_n_816
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.956 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178/CO[3]
                         net (fo=1, routed)           0.009    59.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178_n_816
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.079 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175/CO[3]
                         net (fo=1, routed)           0.000    60.079    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175_n_816
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193/CO[3]
                         net (fo=1, routed)           0.000    60.193    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193_n_816
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169/CO[3]
                         net (fo=1, routed)           0.000    60.307    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169_n_816
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.421    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167_n_816
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165/CO[3]
                         net (fo=1, routed)           0.000    60.535    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165_n_816
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163/CO[3]
                         net (fo=1, routed)           0.000    60.649    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163_n_816
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161_n_816
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159/CO[3]
                         net (fo=1, routed)           0.000    60.877    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159_n_816
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157/CO[3]
                         net (fo=1, routed)           0.000    60.991    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157_n_816
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    61.230 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155/O[2]
                         net (fo=2, routed)           0.943    62.173    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155_n_821
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.331    62.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0/O
                         net (fo=2, routed)           0.690    63.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0_n_816
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.327    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86/O
                         net (fo=1, routed)           0.000    63.521    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86_n_816
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.922 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    63.922    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0_n_816
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.036    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81_n_816
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    64.259 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_2_i_30/O[0]
                         net (fo=6, routed)           1.188    65.447    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_ap_return[127]
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.299    65.746 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160/O
                         net (fo=1, routed)           0.000    65.746    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160_n_816
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.278 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126/CO[3]
                         net (fo=1, routed)           0.000    66.278    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126_n_816
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.506 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73/CO[2]
                         net (fo=85, routed)          1.144    67.650    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73_n_817
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.339    67.989 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[1]_i_10/O
                         net (fo=3, routed)           1.825    69.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/select_ln244_fu_2743_p3[1]
    SLICE_X81Y78         LUT4 (Prop_lut4_I1_O)        0.326    70.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312/O
                         net (fo=1, routed)           0.000    70.140    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312_n_816
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.672 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287/CO[3]
                         net (fo=1, routed)           0.000    70.672    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287_n_816
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269_n_816
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251/CO[3]
                         net (fo=1, routed)           0.000    70.900    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251_n_816
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.014 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233/CO[3]
                         net (fo=1, routed)           0.000    71.014    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233_n_816
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.128 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.128    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215_n_816
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.242 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197/CO[3]
                         net (fo=1, routed)           0.000    71.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197_n_816
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.356 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179/CO[3]
                         net (fo=1, routed)           0.000    71.356    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179_n_816
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.470 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161/CO[3]
                         net (fo=1, routed)           0.000    71.470    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161_n_816
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.584 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133/CO[3]
                         net (fo=1, routed)           0.000    71.584    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133_n_816
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.698    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74_n_816
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.926 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_30/CO[2]
                         net (fo=85, routed)          1.242    73.168    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/p_0_in
    SLICE_X89Y76         LUT6 (Prop_lut6_I1_O)        0.313    73.481 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[23]_i_4/O
                         net (fo=1, routed)           0.629    74.110    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[23]_i_4_n_816
    SLICE_X91Y76         LUT6 (Prop_lut6_I5_O)        0.124    74.234 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[23]_i_1/O
                         net (fo=1, routed)           0.000    74.234    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093_n_1212
    SLICE_X91Y76         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.590   102.769    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X91Y76         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[23]/C
                         clock pessimism              0.115   102.884    
                         clock uncertainty           -1.500   101.383    
    SLICE_X91Y76         FDRE (Setup_fdre_C_D)        0.031   101.414    design_1_i/runge_kutta_45_0/inst/reg_787_reg[23]
  -------------------------------------------------------------------
                         required time                        101.414    
                         arrival time                         -74.234    
  -------------------------------------------------------------------
                         slack                                 27.181    

Slack (MET) :             27.215ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_787_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.153ns  (logic 32.306ns (45.404%)  route 38.847ns (54.596%))
  Logic Levels:           84  (CARRY4=56 DSP48E1=5 LUT2=4 LUT3=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 102.773 - 100.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.803     3.097    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.419     3.516 r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=101, routed)         3.305     6.821    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__21_0[4]
    SLICE_X88Y102        LUT2 (Prop_lut2_I0_O)        0.299     7.120 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_87__1/O
                         net (fo=196, routed)         2.880     9.999    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.124    10.123 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82/O
                         net (fo=2, routed)           0.583    10.707    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82_n_816
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74/O
                         net (fo=14, routed)          1.052    11.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_CS_fsm_reg[35]
    SLICE_X99Y52         LUT2 (Prop_lut2_I1_O)        0.150    12.033 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_42/O
                         net (fo=13, routed)          0.901    12.934    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_enable_reg_pp1_iter0_reg_rep__0_4
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.326    13.260 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__5_i_22/O
                         net (fo=2, routed)           0.628    13.888    design_1_i/runge_kutta_45_0/inst/e_V_U/dout__21_13
    SLICE_X97Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.012 r  design_1_i/runge_kutta_45_0/inst/e_V_U/dout__9_i_7__0/O
                         net (fo=5, routed)           1.002    15.014    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/x_V_read[10]
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    18.865 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.867    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19_n_922
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.580 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.582    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20_n_922
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.295 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    22.297    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21_n_922
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    23.815 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22/P[23]
                         net (fo=2, routed)           1.069    24.884    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22_n_898
    SLICE_X98Y61         LUT3 (Prop_lut3_I2_O)        0.148    25.032 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0/O
                         net (fo=2, routed)           0.857    25.888    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0_n_816
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.328    26.216 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    26.216    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0_n_816
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.749 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.749    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_n_816
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.866    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6_n_816
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    26.983    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7_n_816
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.306 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8/O[1]
                         net (fo=2, routed)           0.735    28.042    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8_n_822
    SLICE_X95Y65         LUT2 (Prop_lut2_I0_O)        0.306    28.348 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.348    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0_n_816
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.746 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry/CO[3]
                         net (fo=1, routed)           0.000    28.746    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_n_816
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry__0/O[2]
                         net (fo=2, routed)           1.000    29.985    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1661[74]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.302    30.287 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3_n_816
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1_n_816
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.784 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.784    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1_n_816
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.040 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[83]_i_1/O[2]
                         net (fo=5, routed)           0.331    31.371    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/sum_V_fu_60_reg[176]_0[82]
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.301    31.672 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19/O
                         net (fo=1, routed)           1.118    32.790    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19_n_816
    SLICE_X97Y73         LUT3 (Prop_lut3_I2_O)        0.152    32.942 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_3/O
                         net (fo=6, routed)           5.395    38.337    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_y_V_read[82]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    42.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37/P[0]
                         net (fo=1, routed)           1.128    43.514    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37_n_921
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0_n_816
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0/O[1]
                         net (fo=1, routed)           0.449    44.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0_n_822
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    45.806 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    45.806    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0_n_816
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_436__0/O[1]
                         net (fo=1, routed)           0.678    46.818    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/PCIN__1[9]
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    47.654 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    47.654    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0_n_816
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    47.771    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0_n_816
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.086 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0/O[3]
                         net (fo=2, routed)           1.876    49.962    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0_n_820
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.333    50.295 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419/O
                         net (fo=2, routed)           0.947    51.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419_n_816
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.332    51.574 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423/O
                         net (fo=1, routed)           0.000    51.574    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423_n_816
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.106 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350/CO[3]
                         net (fo=1, routed)           0.000    52.106    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350_n_816
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.220 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348_n_816
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401/CO[3]
                         net (fo=1, routed)           0.000    52.334    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401_n_816
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    52.448    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0_n_816
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    52.562    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0_n_816
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0/CO[3]
                         net (fo=1, routed)           0.000    52.676    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0_n_816
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347/CO[3]
                         net (fo=1, routed)           0.000    52.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347_n_816
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.947 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324/CO[1]
                         net (fo=120, routed)         3.110    56.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324_n_818
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.354    56.411 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0/O
                         net (fo=235, routed)         2.111    58.522    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0_n_816
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.332    58.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.000    58.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279_n_816
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    59.386    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188_n_816
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    59.500    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186_n_816
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.614 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    59.614    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184_n_816
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.728 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    59.728    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0_n_816
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.842 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    59.842    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0_n_816
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.956 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178/CO[3]
                         net (fo=1, routed)           0.009    59.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178_n_816
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.079 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175/CO[3]
                         net (fo=1, routed)           0.000    60.079    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175_n_816
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193/CO[3]
                         net (fo=1, routed)           0.000    60.193    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193_n_816
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169/CO[3]
                         net (fo=1, routed)           0.000    60.307    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169_n_816
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.421    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167_n_816
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165/CO[3]
                         net (fo=1, routed)           0.000    60.535    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165_n_816
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163/CO[3]
                         net (fo=1, routed)           0.000    60.649    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163_n_816
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161_n_816
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159/CO[3]
                         net (fo=1, routed)           0.000    60.877    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159_n_816
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157/CO[3]
                         net (fo=1, routed)           0.000    60.991    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157_n_816
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    61.230 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155/O[2]
                         net (fo=2, routed)           0.943    62.173    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155_n_821
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.331    62.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0/O
                         net (fo=2, routed)           0.690    63.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0_n_816
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.327    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86/O
                         net (fo=1, routed)           0.000    63.521    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86_n_816
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.922 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    63.922    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0_n_816
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.036    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81_n_816
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    64.259 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_2_i_30/O[0]
                         net (fo=6, routed)           1.188    65.447    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_ap_return[127]
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.299    65.746 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160/O
                         net (fo=1, routed)           0.000    65.746    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160_n_816
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.278 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126/CO[3]
                         net (fo=1, routed)           0.000    66.278    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126_n_816
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.506 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73/CO[2]
                         net (fo=85, routed)          1.144    67.650    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73_n_817
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.339    67.989 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[1]_i_10/O
                         net (fo=3, routed)           1.825    69.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/select_ln244_fu_2743_p3[1]
    SLICE_X81Y78         LUT4 (Prop_lut4_I1_O)        0.326    70.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312/O
                         net (fo=1, routed)           0.000    70.140    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312_n_816
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.672 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287/CO[3]
                         net (fo=1, routed)           0.000    70.672    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287_n_816
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269_n_816
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251/CO[3]
                         net (fo=1, routed)           0.000    70.900    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251_n_816
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.014 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233/CO[3]
                         net (fo=1, routed)           0.000    71.014    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233_n_816
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.128 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.128    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215_n_816
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.242 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197/CO[3]
                         net (fo=1, routed)           0.000    71.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197_n_816
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.356 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179/CO[3]
                         net (fo=1, routed)           0.000    71.356    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179_n_816
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.470 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161/CO[3]
                         net (fo=1, routed)           0.000    71.470    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161_n_816
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.584 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133/CO[3]
                         net (fo=1, routed)           0.000    71.584    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133_n_816
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.698    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74_n_816
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.926 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_30/CO[2]
                         net (fo=85, routed)          1.223    73.149    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/p_0_in
    SLICE_X90Y79         LUT6 (Prop_lut6_I1_O)        0.313    73.462 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[55]_i_3/O
                         net (fo=1, routed)           0.663    74.126    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[55]_i_3_n_816
    SLICE_X90Y79         LUT6 (Prop_lut6_I5_O)        0.124    74.250 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[55]_i_1/O
                         net (fo=1, routed)           0.000    74.250    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093_n_1180
    SLICE_X90Y79         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.594   102.773    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X90Y79         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[55]/C
                         clock pessimism              0.115   102.888    
                         clock uncertainty           -1.500   101.387    
    SLICE_X90Y79         FDRE (Setup_fdre_C_D)        0.077   101.464    design_1_i/runge_kutta_45_0/inst/reg_787_reg[55]
  -------------------------------------------------------------------
                         required time                        101.464    
                         arrival time                         -74.250    
  -------------------------------------------------------------------
                         slack                                 27.215    

Slack (MET) :             27.228ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_787_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.028ns  (logic 32.306ns (45.484%)  route 38.722ns (54.516%))
  Logic Levels:           84  (CARRY4=56 DSP48E1=5 LUT2=4 LUT3=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 102.708 - 100.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.803     3.097    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.419     3.516 r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=101, routed)         3.305     6.821    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__21_0[4]
    SLICE_X88Y102        LUT2 (Prop_lut2_I0_O)        0.299     7.120 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_87__1/O
                         net (fo=196, routed)         2.880     9.999    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.124    10.123 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82/O
                         net (fo=2, routed)           0.583    10.707    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82_n_816
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74/O
                         net (fo=14, routed)          1.052    11.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_CS_fsm_reg[35]
    SLICE_X99Y52         LUT2 (Prop_lut2_I1_O)        0.150    12.033 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_42/O
                         net (fo=13, routed)          0.901    12.934    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_enable_reg_pp1_iter0_reg_rep__0_4
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.326    13.260 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__5_i_22/O
                         net (fo=2, routed)           0.628    13.888    design_1_i/runge_kutta_45_0/inst/e_V_U/dout__21_13
    SLICE_X97Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.012 r  design_1_i/runge_kutta_45_0/inst/e_V_U/dout__9_i_7__0/O
                         net (fo=5, routed)           1.002    15.014    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/x_V_read[10]
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    18.865 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.867    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19_n_922
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.580 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.582    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20_n_922
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.295 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    22.297    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21_n_922
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    23.815 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22/P[23]
                         net (fo=2, routed)           1.069    24.884    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22_n_898
    SLICE_X98Y61         LUT3 (Prop_lut3_I2_O)        0.148    25.032 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0/O
                         net (fo=2, routed)           0.857    25.888    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0_n_816
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.328    26.216 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    26.216    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0_n_816
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.749 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.749    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_n_816
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.866    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6_n_816
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    26.983    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7_n_816
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.306 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8/O[1]
                         net (fo=2, routed)           0.735    28.042    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8_n_822
    SLICE_X95Y65         LUT2 (Prop_lut2_I0_O)        0.306    28.348 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.348    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0_n_816
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.746 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry/CO[3]
                         net (fo=1, routed)           0.000    28.746    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_n_816
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry__0/O[2]
                         net (fo=2, routed)           1.000    29.985    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1661[74]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.302    30.287 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3_n_816
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1_n_816
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.784 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.784    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1_n_816
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.040 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[83]_i_1/O[2]
                         net (fo=5, routed)           0.331    31.371    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/sum_V_fu_60_reg[176]_0[82]
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.301    31.672 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19/O
                         net (fo=1, routed)           1.118    32.790    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19_n_816
    SLICE_X97Y73         LUT3 (Prop_lut3_I2_O)        0.152    32.942 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_3/O
                         net (fo=6, routed)           5.395    38.337    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_y_V_read[82]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    42.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37/P[0]
                         net (fo=1, routed)           1.128    43.514    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37_n_921
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0_n_816
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0/O[1]
                         net (fo=1, routed)           0.449    44.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0_n_822
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    45.806 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    45.806    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0_n_816
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_436__0/O[1]
                         net (fo=1, routed)           0.678    46.818    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/PCIN__1[9]
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    47.654 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    47.654    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0_n_816
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    47.771    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0_n_816
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.086 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0/O[3]
                         net (fo=2, routed)           1.876    49.962    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0_n_820
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.333    50.295 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419/O
                         net (fo=2, routed)           0.947    51.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419_n_816
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.332    51.574 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423/O
                         net (fo=1, routed)           0.000    51.574    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423_n_816
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.106 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350/CO[3]
                         net (fo=1, routed)           0.000    52.106    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350_n_816
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.220 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348_n_816
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401/CO[3]
                         net (fo=1, routed)           0.000    52.334    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401_n_816
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    52.448    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0_n_816
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    52.562    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0_n_816
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0/CO[3]
                         net (fo=1, routed)           0.000    52.676    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0_n_816
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347/CO[3]
                         net (fo=1, routed)           0.000    52.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347_n_816
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.947 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324/CO[1]
                         net (fo=120, routed)         3.110    56.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324_n_818
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.354    56.411 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0/O
                         net (fo=235, routed)         2.111    58.522    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0_n_816
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.332    58.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.000    58.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279_n_816
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    59.386    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188_n_816
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    59.500    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186_n_816
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.614 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    59.614    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184_n_816
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.728 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    59.728    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0_n_816
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.842 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    59.842    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0_n_816
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.956 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178/CO[3]
                         net (fo=1, routed)           0.009    59.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178_n_816
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.079 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175/CO[3]
                         net (fo=1, routed)           0.000    60.079    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175_n_816
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193/CO[3]
                         net (fo=1, routed)           0.000    60.193    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193_n_816
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169/CO[3]
                         net (fo=1, routed)           0.000    60.307    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169_n_816
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.421    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167_n_816
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165/CO[3]
                         net (fo=1, routed)           0.000    60.535    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165_n_816
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163/CO[3]
                         net (fo=1, routed)           0.000    60.649    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163_n_816
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161_n_816
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159/CO[3]
                         net (fo=1, routed)           0.000    60.877    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159_n_816
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157/CO[3]
                         net (fo=1, routed)           0.000    60.991    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157_n_816
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    61.230 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155/O[2]
                         net (fo=2, routed)           0.943    62.173    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155_n_821
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.331    62.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0/O
                         net (fo=2, routed)           0.690    63.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0_n_816
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.327    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86/O
                         net (fo=1, routed)           0.000    63.521    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86_n_816
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.922 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    63.922    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0_n_816
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.036    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81_n_816
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    64.259 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_2_i_30/O[0]
                         net (fo=6, routed)           1.188    65.447    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_ap_return[127]
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.299    65.746 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160/O
                         net (fo=1, routed)           0.000    65.746    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160_n_816
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.278 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126/CO[3]
                         net (fo=1, routed)           0.000    66.278    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126_n_816
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.506 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73/CO[2]
                         net (fo=85, routed)          1.144    67.650    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73_n_817
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.339    67.989 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[1]_i_10/O
                         net (fo=3, routed)           1.825    69.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/select_ln244_fu_2743_p3[1]
    SLICE_X81Y78         LUT4 (Prop_lut4_I1_O)        0.326    70.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312/O
                         net (fo=1, routed)           0.000    70.140    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312_n_816
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.672 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287/CO[3]
                         net (fo=1, routed)           0.000    70.672    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287_n_816
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269_n_816
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251/CO[3]
                         net (fo=1, routed)           0.000    70.900    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251_n_816
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.014 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233/CO[3]
                         net (fo=1, routed)           0.000    71.014    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233_n_816
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.128 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.128    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215_n_816
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.242 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197/CO[3]
                         net (fo=1, routed)           0.000    71.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197_n_816
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.356 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179/CO[3]
                         net (fo=1, routed)           0.000    71.356    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179_n_816
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.470 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161/CO[3]
                         net (fo=1, routed)           0.000    71.470    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161_n_816
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.584 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133/CO[3]
                         net (fo=1, routed)           0.000    71.584    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133_n_816
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.698    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74_n_816
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.926 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_30/CO[2]
                         net (fo=85, routed)          1.348    73.274    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/p_0_in
    SLICE_X87Y74         LUT6 (Prop_lut6_I1_O)        0.313    73.587 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[9]_i_3/O
                         net (fo=1, routed)           0.414    74.001    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[9]_i_3_n_816
    SLICE_X88Y74         LUT6 (Prop_lut6_I5_O)        0.124    74.125 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[9]_i_1/O
                         net (fo=1, routed)           0.000    74.125    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093_n_1226
    SLICE_X88Y74         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.529   102.708    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X88Y74         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[9]/C
                         clock pessimism              0.115   102.823    
                         clock uncertainty           -1.500   101.322    
    SLICE_X88Y74         FDRE (Setup_fdre_C_D)        0.031   101.353    design_1_i/runge_kutta_45_0/inst/reg_787_reg[9]
  -------------------------------------------------------------------
                         required time                        101.353    
                         arrival time                         -74.125    
  -------------------------------------------------------------------
                         slack                                 27.228    

Slack (MET) :             27.239ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_787_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.130ns  (logic 32.306ns (45.418%)  route 38.824ns (54.582%))
  Logic Levels:           84  (CARRY4=56 DSP48E1=5 LUT2=4 LUT3=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.773ns = ( 102.773 - 100.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.803     3.097    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.419     3.516 r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=101, routed)         3.305     6.821    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__21_0[4]
    SLICE_X88Y102        LUT2 (Prop_lut2_I0_O)        0.299     7.120 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_87__1/O
                         net (fo=196, routed)         2.880     9.999    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.124    10.123 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82/O
                         net (fo=2, routed)           0.583    10.707    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82_n_816
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74/O
                         net (fo=14, routed)          1.052    11.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_CS_fsm_reg[35]
    SLICE_X99Y52         LUT2 (Prop_lut2_I1_O)        0.150    12.033 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_42/O
                         net (fo=13, routed)          0.901    12.934    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_enable_reg_pp1_iter0_reg_rep__0_4
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.326    13.260 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__5_i_22/O
                         net (fo=2, routed)           0.628    13.888    design_1_i/runge_kutta_45_0/inst/e_V_U/dout__21_13
    SLICE_X97Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.012 r  design_1_i/runge_kutta_45_0/inst/e_V_U/dout__9_i_7__0/O
                         net (fo=5, routed)           1.002    15.014    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/x_V_read[10]
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    18.865 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.867    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19_n_922
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.580 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.582    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20_n_922
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.295 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    22.297    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21_n_922
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    23.815 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22/P[23]
                         net (fo=2, routed)           1.069    24.884    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22_n_898
    SLICE_X98Y61         LUT3 (Prop_lut3_I2_O)        0.148    25.032 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0/O
                         net (fo=2, routed)           0.857    25.888    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0_n_816
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.328    26.216 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    26.216    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0_n_816
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.749 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.749    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_n_816
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.866    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6_n_816
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    26.983    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7_n_816
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.306 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8/O[1]
                         net (fo=2, routed)           0.735    28.042    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8_n_822
    SLICE_X95Y65         LUT2 (Prop_lut2_I0_O)        0.306    28.348 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.348    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0_n_816
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.746 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry/CO[3]
                         net (fo=1, routed)           0.000    28.746    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_n_816
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry__0/O[2]
                         net (fo=2, routed)           1.000    29.985    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1661[74]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.302    30.287 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3_n_816
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1_n_816
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.784 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.784    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1_n_816
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.040 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[83]_i_1/O[2]
                         net (fo=5, routed)           0.331    31.371    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/sum_V_fu_60_reg[176]_0[82]
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.301    31.672 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19/O
                         net (fo=1, routed)           1.118    32.790    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19_n_816
    SLICE_X97Y73         LUT3 (Prop_lut3_I2_O)        0.152    32.942 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_3/O
                         net (fo=6, routed)           5.395    38.337    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_y_V_read[82]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    42.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37/P[0]
                         net (fo=1, routed)           1.128    43.514    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37_n_921
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0_n_816
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0/O[1]
                         net (fo=1, routed)           0.449    44.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0_n_822
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    45.806 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    45.806    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0_n_816
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_436__0/O[1]
                         net (fo=1, routed)           0.678    46.818    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/PCIN__1[9]
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    47.654 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    47.654    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0_n_816
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    47.771    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0_n_816
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.086 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0/O[3]
                         net (fo=2, routed)           1.876    49.962    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0_n_820
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.333    50.295 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419/O
                         net (fo=2, routed)           0.947    51.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419_n_816
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.332    51.574 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423/O
                         net (fo=1, routed)           0.000    51.574    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423_n_816
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.106 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350/CO[3]
                         net (fo=1, routed)           0.000    52.106    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350_n_816
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.220 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348_n_816
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401/CO[3]
                         net (fo=1, routed)           0.000    52.334    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401_n_816
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    52.448    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0_n_816
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    52.562    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0_n_816
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0/CO[3]
                         net (fo=1, routed)           0.000    52.676    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0_n_816
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347/CO[3]
                         net (fo=1, routed)           0.000    52.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347_n_816
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.947 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324/CO[1]
                         net (fo=120, routed)         3.110    56.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324_n_818
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.354    56.411 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0/O
                         net (fo=235, routed)         2.111    58.522    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0_n_816
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.332    58.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.000    58.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279_n_816
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    59.386    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188_n_816
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    59.500    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186_n_816
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.614 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    59.614    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184_n_816
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.728 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    59.728    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0_n_816
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.842 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    59.842    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0_n_816
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.956 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178/CO[3]
                         net (fo=1, routed)           0.009    59.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178_n_816
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.079 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175/CO[3]
                         net (fo=1, routed)           0.000    60.079    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175_n_816
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193/CO[3]
                         net (fo=1, routed)           0.000    60.193    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193_n_816
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169/CO[3]
                         net (fo=1, routed)           0.000    60.307    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169_n_816
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.421    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167_n_816
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165/CO[3]
                         net (fo=1, routed)           0.000    60.535    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165_n_816
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163/CO[3]
                         net (fo=1, routed)           0.000    60.649    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163_n_816
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161_n_816
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159/CO[3]
                         net (fo=1, routed)           0.000    60.877    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159_n_816
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157/CO[3]
                         net (fo=1, routed)           0.000    60.991    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157_n_816
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    61.230 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155/O[2]
                         net (fo=2, routed)           0.943    62.173    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155_n_821
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.331    62.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0/O
                         net (fo=2, routed)           0.690    63.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0_n_816
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.327    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86/O
                         net (fo=1, routed)           0.000    63.521    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86_n_816
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.922 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    63.922    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0_n_816
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.036    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81_n_816
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    64.259 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_2_i_30/O[0]
                         net (fo=6, routed)           1.188    65.447    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_ap_return[127]
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.299    65.746 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160/O
                         net (fo=1, routed)           0.000    65.746    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160_n_816
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.278 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126/CO[3]
                         net (fo=1, routed)           0.000    66.278    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126_n_816
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.506 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73/CO[2]
                         net (fo=85, routed)          1.144    67.650    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73_n_817
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.339    67.989 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[1]_i_10/O
                         net (fo=3, routed)           1.825    69.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/select_ln244_fu_2743_p3[1]
    SLICE_X81Y78         LUT4 (Prop_lut4_I1_O)        0.326    70.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312/O
                         net (fo=1, routed)           0.000    70.140    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312_n_816
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.672 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287/CO[3]
                         net (fo=1, routed)           0.000    70.672    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287_n_816
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269_n_816
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251/CO[3]
                         net (fo=1, routed)           0.000    70.900    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251_n_816
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.014 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233/CO[3]
                         net (fo=1, routed)           0.000    71.014    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233_n_816
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.128 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.128    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215_n_816
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.242 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197/CO[3]
                         net (fo=1, routed)           0.000    71.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197_n_816
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.356 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179/CO[3]
                         net (fo=1, routed)           0.000    71.356    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179_n_816
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.470 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161/CO[3]
                         net (fo=1, routed)           0.000    71.470    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161_n_816
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.584 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133/CO[3]
                         net (fo=1, routed)           0.000    71.584    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133_n_816
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.698    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74_n_816
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.926 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_30/CO[2]
                         net (fo=85, routed)          1.021    72.947    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/p_0_in
    SLICE_X87Y77         LUT6 (Prop_lut6_I1_O)        0.313    73.260 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[0]_i_4/O
                         net (fo=1, routed)           0.843    74.103    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[0]_i_4_n_816
    SLICE_X90Y79         LUT6 (Prop_lut6_I5_O)        0.124    74.227 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[0]_i_1/O
                         net (fo=1, routed)           0.000    74.227    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093_n_1235
    SLICE_X90Y79         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.594   102.773    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X90Y79         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[0]/C
                         clock pessimism              0.115   102.888    
                         clock uncertainty           -1.500   101.387    
    SLICE_X90Y79         FDRE (Setup_fdre_C_D)        0.079   101.466    design_1_i/runge_kutta_45_0/inst/reg_787_reg[0]
  -------------------------------------------------------------------
                         required time                        101.466    
                         arrival time                         -74.227    
  -------------------------------------------------------------------
                         slack                                 27.239    

Slack (MET) :             27.246ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_787_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.075ns  (logic 32.306ns (45.454%)  route 38.769ns (54.546%))
  Logic Levels:           84  (CARRY4=56 DSP48E1=5 LUT2=4 LUT3=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 102.772 - 100.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.803     3.097    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.419     3.516 r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=101, routed)         3.305     6.821    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__21_0[4]
    SLICE_X88Y102        LUT2 (Prop_lut2_I0_O)        0.299     7.120 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_87__1/O
                         net (fo=196, routed)         2.880     9.999    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.124    10.123 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82/O
                         net (fo=2, routed)           0.583    10.707    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82_n_816
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74/O
                         net (fo=14, routed)          1.052    11.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_CS_fsm_reg[35]
    SLICE_X99Y52         LUT2 (Prop_lut2_I1_O)        0.150    12.033 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_42/O
                         net (fo=13, routed)          0.901    12.934    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_enable_reg_pp1_iter0_reg_rep__0_4
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.326    13.260 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__5_i_22/O
                         net (fo=2, routed)           0.628    13.888    design_1_i/runge_kutta_45_0/inst/e_V_U/dout__21_13
    SLICE_X97Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.012 r  design_1_i/runge_kutta_45_0/inst/e_V_U/dout__9_i_7__0/O
                         net (fo=5, routed)           1.002    15.014    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/x_V_read[10]
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    18.865 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.867    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19_n_922
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.580 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.582    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20_n_922
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.295 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    22.297    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21_n_922
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    23.815 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22/P[23]
                         net (fo=2, routed)           1.069    24.884    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22_n_898
    SLICE_X98Y61         LUT3 (Prop_lut3_I2_O)        0.148    25.032 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0/O
                         net (fo=2, routed)           0.857    25.888    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0_n_816
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.328    26.216 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    26.216    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0_n_816
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.749 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.749    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_n_816
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.866    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6_n_816
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    26.983    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7_n_816
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.306 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8/O[1]
                         net (fo=2, routed)           0.735    28.042    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8_n_822
    SLICE_X95Y65         LUT2 (Prop_lut2_I0_O)        0.306    28.348 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.348    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0_n_816
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.746 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry/CO[3]
                         net (fo=1, routed)           0.000    28.746    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_n_816
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry__0/O[2]
                         net (fo=2, routed)           1.000    29.985    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1661[74]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.302    30.287 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3_n_816
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1_n_816
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.784 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.784    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1_n_816
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.040 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[83]_i_1/O[2]
                         net (fo=5, routed)           0.331    31.371    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/sum_V_fu_60_reg[176]_0[82]
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.301    31.672 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19/O
                         net (fo=1, routed)           1.118    32.790    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19_n_816
    SLICE_X97Y73         LUT3 (Prop_lut3_I2_O)        0.152    32.942 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_3/O
                         net (fo=6, routed)           5.395    38.337    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_y_V_read[82]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    42.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37/P[0]
                         net (fo=1, routed)           1.128    43.514    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37_n_921
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0_n_816
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0/O[1]
                         net (fo=1, routed)           0.449    44.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0_n_822
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    45.806 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    45.806    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0_n_816
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_436__0/O[1]
                         net (fo=1, routed)           0.678    46.818    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/PCIN__1[9]
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    47.654 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    47.654    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0_n_816
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    47.771    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0_n_816
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.086 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0/O[3]
                         net (fo=2, routed)           1.876    49.962    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0_n_820
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.333    50.295 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419/O
                         net (fo=2, routed)           0.947    51.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419_n_816
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.332    51.574 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423/O
                         net (fo=1, routed)           0.000    51.574    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423_n_816
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.106 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350/CO[3]
                         net (fo=1, routed)           0.000    52.106    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350_n_816
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.220 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348_n_816
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401/CO[3]
                         net (fo=1, routed)           0.000    52.334    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401_n_816
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    52.448    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0_n_816
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    52.562    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0_n_816
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0/CO[3]
                         net (fo=1, routed)           0.000    52.676    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0_n_816
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347/CO[3]
                         net (fo=1, routed)           0.000    52.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347_n_816
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.947 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324/CO[1]
                         net (fo=120, routed)         3.110    56.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324_n_818
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.354    56.411 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0/O
                         net (fo=235, routed)         2.111    58.522    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0_n_816
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.332    58.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.000    58.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279_n_816
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    59.386    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188_n_816
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    59.500    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186_n_816
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.614 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    59.614    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184_n_816
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.728 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    59.728    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0_n_816
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.842 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    59.842    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0_n_816
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.956 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178/CO[3]
                         net (fo=1, routed)           0.009    59.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178_n_816
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.079 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175/CO[3]
                         net (fo=1, routed)           0.000    60.079    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175_n_816
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193/CO[3]
                         net (fo=1, routed)           0.000    60.193    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193_n_816
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169/CO[3]
                         net (fo=1, routed)           0.000    60.307    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169_n_816
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.421    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167_n_816
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165/CO[3]
                         net (fo=1, routed)           0.000    60.535    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165_n_816
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163/CO[3]
                         net (fo=1, routed)           0.000    60.649    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163_n_816
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161_n_816
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159/CO[3]
                         net (fo=1, routed)           0.000    60.877    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159_n_816
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157/CO[3]
                         net (fo=1, routed)           0.000    60.991    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157_n_816
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    61.230 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155/O[2]
                         net (fo=2, routed)           0.943    62.173    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155_n_821
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.331    62.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0/O
                         net (fo=2, routed)           0.690    63.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0_n_816
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.327    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86/O
                         net (fo=1, routed)           0.000    63.521    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86_n_816
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.922 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    63.922    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0_n_816
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.036    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81_n_816
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    64.259 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_2_i_30/O[0]
                         net (fo=6, routed)           1.188    65.447    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_ap_return[127]
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.299    65.746 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160/O
                         net (fo=1, routed)           0.000    65.746    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160_n_816
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.278 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126/CO[3]
                         net (fo=1, routed)           0.000    66.278    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126_n_816
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.506 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73/CO[2]
                         net (fo=85, routed)          1.144    67.650    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73_n_817
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.339    67.989 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[1]_i_10/O
                         net (fo=3, routed)           1.825    69.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/select_ln244_fu_2743_p3[1]
    SLICE_X81Y78         LUT4 (Prop_lut4_I1_O)        0.326    70.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312/O
                         net (fo=1, routed)           0.000    70.140    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312_n_816
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.672 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287/CO[3]
                         net (fo=1, routed)           0.000    70.672    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287_n_816
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269_n_816
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251/CO[3]
                         net (fo=1, routed)           0.000    70.900    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251_n_816
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.014 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233/CO[3]
                         net (fo=1, routed)           0.000    71.014    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233_n_816
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.128 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.128    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215_n_816
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.242 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197/CO[3]
                         net (fo=1, routed)           0.000    71.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197_n_816
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.356 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179/CO[3]
                         net (fo=1, routed)           0.000    71.356    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179_n_816
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.470 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161/CO[3]
                         net (fo=1, routed)           0.000    71.470    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161_n_816
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.584 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133/CO[3]
                         net (fo=1, routed)           0.000    71.584    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133_n_816
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.698    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74_n_816
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.926 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_30/CO[2]
                         net (fo=85, routed)          1.308    73.234    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/p_0_in
    SLICE_X90Y78         LUT6 (Prop_lut6_I1_O)        0.313    73.547 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[25]_i_4/O
                         net (fo=1, routed)           0.501    74.048    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[25]_i_4_n_816
    SLICE_X91Y78         LUT6 (Prop_lut6_I5_O)        0.124    74.172 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[25]_i_1/O
                         net (fo=1, routed)           0.000    74.172    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093_n_1210
    SLICE_X91Y78         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.593   102.772    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X91Y78         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[25]/C
                         clock pessimism              0.115   102.887    
                         clock uncertainty           -1.500   101.386    
    SLICE_X91Y78         FDRE (Setup_fdre_C_D)        0.031   101.417    design_1_i/runge_kutta_45_0/inst/reg_787_reg[25]
  -------------------------------------------------------------------
                         required time                        101.417    
                         arrival time                         -74.172    
  -------------------------------------------------------------------
                         slack                                 27.246    

Slack (MET) :             27.250ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_787_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        71.065ns  (logic 32.306ns (45.460%)  route 38.759ns (54.540%))
  Logic Levels:           84  (CARRY4=56 DSP48E1=5 LUT2=4 LUT3=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 102.767 - 100.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.803     3.097    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.419     3.516 r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=101, routed)         3.305     6.821    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__21_0[4]
    SLICE_X88Y102        LUT2 (Prop_lut2_I0_O)        0.299     7.120 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_87__1/O
                         net (fo=196, routed)         2.880     9.999    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.124    10.123 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82/O
                         net (fo=2, routed)           0.583    10.707    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82_n_816
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74/O
                         net (fo=14, routed)          1.052    11.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_CS_fsm_reg[35]
    SLICE_X99Y52         LUT2 (Prop_lut2_I1_O)        0.150    12.033 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_42/O
                         net (fo=13, routed)          0.901    12.934    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_enable_reg_pp1_iter0_reg_rep__0_4
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.326    13.260 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__5_i_22/O
                         net (fo=2, routed)           0.628    13.888    design_1_i/runge_kutta_45_0/inst/e_V_U/dout__21_13
    SLICE_X97Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.012 r  design_1_i/runge_kutta_45_0/inst/e_V_U/dout__9_i_7__0/O
                         net (fo=5, routed)           1.002    15.014    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/x_V_read[10]
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    18.865 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.867    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19_n_922
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.580 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.582    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20_n_922
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.295 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    22.297    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21_n_922
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    23.815 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22/P[23]
                         net (fo=2, routed)           1.069    24.884    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22_n_898
    SLICE_X98Y61         LUT3 (Prop_lut3_I2_O)        0.148    25.032 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0/O
                         net (fo=2, routed)           0.857    25.888    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0_n_816
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.328    26.216 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    26.216    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0_n_816
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.749 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.749    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_n_816
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.866    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6_n_816
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    26.983    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7_n_816
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.306 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8/O[1]
                         net (fo=2, routed)           0.735    28.042    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8_n_822
    SLICE_X95Y65         LUT2 (Prop_lut2_I0_O)        0.306    28.348 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.348    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0_n_816
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.746 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry/CO[3]
                         net (fo=1, routed)           0.000    28.746    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_n_816
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry__0/O[2]
                         net (fo=2, routed)           1.000    29.985    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1661[74]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.302    30.287 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3_n_816
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1_n_816
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.784 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.784    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1_n_816
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.040 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[83]_i_1/O[2]
                         net (fo=5, routed)           0.331    31.371    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/sum_V_fu_60_reg[176]_0[82]
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.301    31.672 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19/O
                         net (fo=1, routed)           1.118    32.790    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19_n_816
    SLICE_X97Y73         LUT3 (Prop_lut3_I2_O)        0.152    32.942 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_3/O
                         net (fo=6, routed)           5.395    38.337    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_y_V_read[82]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    42.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37/P[0]
                         net (fo=1, routed)           1.128    43.514    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37_n_921
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0_n_816
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0/O[1]
                         net (fo=1, routed)           0.449    44.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0_n_822
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    45.806 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    45.806    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0_n_816
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_436__0/O[1]
                         net (fo=1, routed)           0.678    46.818    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/PCIN__1[9]
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    47.654 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    47.654    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0_n_816
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    47.771    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0_n_816
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.086 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0/O[3]
                         net (fo=2, routed)           1.876    49.962    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0_n_820
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.333    50.295 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419/O
                         net (fo=2, routed)           0.947    51.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419_n_816
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.332    51.574 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423/O
                         net (fo=1, routed)           0.000    51.574    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423_n_816
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.106 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350/CO[3]
                         net (fo=1, routed)           0.000    52.106    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350_n_816
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.220 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348_n_816
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401/CO[3]
                         net (fo=1, routed)           0.000    52.334    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401_n_816
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    52.448    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0_n_816
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    52.562    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0_n_816
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0/CO[3]
                         net (fo=1, routed)           0.000    52.676    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0_n_816
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347/CO[3]
                         net (fo=1, routed)           0.000    52.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347_n_816
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.947 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324/CO[1]
                         net (fo=120, routed)         3.110    56.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324_n_818
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.354    56.411 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0/O
                         net (fo=235, routed)         2.111    58.522    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0_n_816
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.332    58.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.000    58.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279_n_816
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    59.386    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188_n_816
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    59.500    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186_n_816
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.614 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    59.614    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184_n_816
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.728 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    59.728    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0_n_816
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.842 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    59.842    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0_n_816
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.956 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178/CO[3]
                         net (fo=1, routed)           0.009    59.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178_n_816
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.079 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175/CO[3]
                         net (fo=1, routed)           0.000    60.079    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175_n_816
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193/CO[3]
                         net (fo=1, routed)           0.000    60.193    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193_n_816
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169/CO[3]
                         net (fo=1, routed)           0.000    60.307    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169_n_816
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.421    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167_n_816
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165/CO[3]
                         net (fo=1, routed)           0.000    60.535    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165_n_816
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163/CO[3]
                         net (fo=1, routed)           0.000    60.649    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163_n_816
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161_n_816
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159/CO[3]
                         net (fo=1, routed)           0.000    60.877    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159_n_816
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157/CO[3]
                         net (fo=1, routed)           0.000    60.991    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157_n_816
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    61.230 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155/O[2]
                         net (fo=2, routed)           0.943    62.173    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155_n_821
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.331    62.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0/O
                         net (fo=2, routed)           0.690    63.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0_n_816
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.327    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86/O
                         net (fo=1, routed)           0.000    63.521    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86_n_816
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.922 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    63.922    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0_n_816
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.036    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81_n_816
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    64.259 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_2_i_30/O[0]
                         net (fo=6, routed)           1.188    65.447    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_ap_return[127]
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.299    65.746 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160/O
                         net (fo=1, routed)           0.000    65.746    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160_n_816
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.278 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126/CO[3]
                         net (fo=1, routed)           0.000    66.278    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126_n_816
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.506 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73/CO[2]
                         net (fo=85, routed)          1.144    67.650    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73_n_817
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.339    67.989 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[1]_i_10/O
                         net (fo=3, routed)           1.825    69.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/select_ln244_fu_2743_p3[1]
    SLICE_X81Y78         LUT4 (Prop_lut4_I1_O)        0.326    70.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312/O
                         net (fo=1, routed)           0.000    70.140    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312_n_816
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.672 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287/CO[3]
                         net (fo=1, routed)           0.000    70.672    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287_n_816
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269_n_816
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251/CO[3]
                         net (fo=1, routed)           0.000    70.900    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251_n_816
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.014 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233/CO[3]
                         net (fo=1, routed)           0.000    71.014    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233_n_816
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.128 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.128    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215_n_816
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.242 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197/CO[3]
                         net (fo=1, routed)           0.000    71.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197_n_816
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.356 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179/CO[3]
                         net (fo=1, routed)           0.000    71.356    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179_n_816
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.470 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161/CO[3]
                         net (fo=1, routed)           0.000    71.470    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161_n_816
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.584 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133/CO[3]
                         net (fo=1, routed)           0.000    71.584    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133_n_816
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.698    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74_n_816
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.926 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_30/CO[2]
                         net (fo=85, routed)          1.288    73.214    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/p_0_in
    SLICE_X86Y75         LUT6 (Prop_lut6_I1_O)        0.313    73.527 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[39]_i_3/O
                         net (fo=1, routed)           0.511    74.038    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[39]_i_3_n_816
    SLICE_X91Y75         LUT6 (Prop_lut6_I5_O)        0.124    74.162 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[39]_i_1/O
                         net (fo=1, routed)           0.000    74.162    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093_n_1196
    SLICE_X91Y75         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.588   102.767    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X91Y75         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[39]/C
                         clock pessimism              0.115   102.882    
                         clock uncertainty           -1.500   101.381    
    SLICE_X91Y75         FDRE (Setup_fdre_C_D)        0.031   101.412    design_1_i/runge_kutta_45_0/inst/reg_787_reg[39]
  -------------------------------------------------------------------
                         required time                        101.412    
                         arrival time                         -74.162    
  -------------------------------------------------------------------
                         slack                                 27.250    

Slack (MET) :             27.259ns  (required time - arrival time)
  Source:                 design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/reg_787_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        70.995ns  (logic 32.306ns (45.505%)  route 38.689ns (54.495%))
  Logic Levels:           84  (CARRY4=56 DSP48E1=5 LUT2=4 LUT3=6 LUT4=6 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 102.708 - 100.000 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.803     3.097    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X99Y49         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y49         FDRE (Prop_fdre_C_Q)         0.419     3.516 r  design_1_i/runge_kutta_45_0/inst/ap_CS_fsm_reg[30]/Q
                         net (fo=101, routed)         3.305     6.821    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__21_0[4]
    SLICE_X88Y102        LUT2 (Prop_lut2_I0_O)        0.299     7.120 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_87__1/O
                         net (fo=196, routed)         2.880     9.999    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74_0
    SLICE_X103Y53        LUT6 (Prop_lut6_I4_O)        0.124    10.123 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82/O
                         net (fo=2, routed)           0.583    10.707    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_82_n_816
    SLICE_X101Y54        LUT6 (Prop_lut6_I0_O)        0.124    10.831 f  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__0_i_74/O
                         net (fo=14, routed)          1.052    11.883    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_CS_fsm_reg[35]
    SLICE_X99Y52         LUT2 (Prop_lut2_I1_O)        0.150    12.033 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout_i_42/O
                         net (fo=13, routed)          0.901    12.934    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/ap_enable_reg_pp1_iter0_reg_rep__0_4
    SLICE_X99Y58         LUT2 (Prop_lut2_I0_O)        0.326    13.260 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__5_i_22/O
                         net (fo=2, routed)           0.628    13.888    design_1_i/runge_kutta_45_0/inst/e_V_U/dout__21_13
    SLICE_X97Y59         LUT6 (Prop_lut6_I0_O)        0.124    14.012 r  design_1_i/runge_kutta_45_0/inst/e_V_U/dout__9_i_7__0/O
                         net (fo=5, routed)           1.002    15.014    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/x_V_read[10]
    DSP48_X4Y19          DSP48E1 (Prop_dsp48e1_B[10]_PCOUT[47])
                                                      3.851    18.865 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19/PCOUT[47]
                         net (fo=1, routed)           0.002    18.867    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__19_n_922
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    20.580 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20/PCOUT[47]
                         net (fo=1, routed)           0.002    20.582    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__20_n_922
    DSP48_X4Y21          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    22.295 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21/PCOUT[47]
                         net (fo=1, routed)           0.002    22.297    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__21_n_922
    DSP48_X4Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[23])
                                                      1.518    23.815 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22/P[23]
                         net (fo=2, routed)           1.069    24.884    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__22_n_898
    SLICE_X98Y61         LUT3 (Prop_lut3_I2_O)        0.148    25.032 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0/O
                         net (fo=2, routed)           0.857    25.888    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_3__0_n_816
    SLICE_X98Y61         LUT4 (Prop_lut4_I3_O)        0.328    26.216 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0/O
                         net (fo=1, routed)           0.000    26.216    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_i_7__0_n_816
    SLICE_X98Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.749 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    26.749    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__5_n_816
    SLICE_X98Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.866 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    26.866    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__6_n_816
    SLICE_X98Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.983 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7/CO[3]
                         net (fo=1, routed)           0.000    26.983    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__7_n_816
    SLICE_X98Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    27.306 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8/O[1]
                         net (fo=2, routed)           0.735    28.042    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1_carry__8_n_822
    SLICE_X95Y65         LUT2 (Prop_lut2_I0_O)        0.306    28.348 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0/O
                         net (fo=1, routed)           0.000    28.348    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_i_2__0_n_816
    SLICE_X95Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    28.746 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry/CO[3]
                         net (fo=1, routed)           0.000    28.746    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry_n_816
    SLICE_X95Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.985 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__501_carry__0/O[2]
                         net (fo=2, routed)           1.000    29.985    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/dout__1661[74]
    SLICE_X90Y71         LUT6 (Prop_lut6_I0_O)        0.302    30.287 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3/O
                         net (fo=1, routed)           0.000    30.287    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46[75]_i_3_n_816
    SLICE_X90Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    30.667 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.667    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[75]_i_1_n_816
    SLICE_X90Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.784 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1/CO[3]
                         net (fo=1, routed)           0.000    30.784    design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[79]_i_1_n_816
    SLICE_X90Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    31.040 r  design_1_i/runge_kutta_45_0/inst/grp_macply_fu_959/mul_85s_85s_170_1_1_U23/err_squared_sum_V_1_fu_46_reg[83]_i_1/O[2]
                         net (fo=5, routed)           0.331    31.371    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/sum_V_fu_60_reg[176]_0[82]
    SLICE_X91Y73         LUT5 (Prop_lut5_I4_O)        0.301    31.672 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19/O
                         net (fo=1, routed)           1.118    32.790    design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_19_n_816
    SLICE_X97Y73         LUT3 (Prop_lut3_I2_O)        0.152    32.942 r  design_1_i/runge_kutta_45_0/inst/grp_runge_kutta_45_Pipeline_k_inner_fu_1176/dout__22_i_3/O
                         net (fo=6, routed)           5.395    38.337    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_y_V_read[82]
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_A[14]_P[0])
                                                      4.049    42.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37/P[0]
                         net (fo=1, routed)           1.128    43.514    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/dout__37_n_921
    SLICE_X13Y21         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    44.170 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0/CO[3]
                         net (fo=1, routed)           0.000    44.170    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_504__0_n_816
    SLICE_X13Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    44.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0/O[1]
                         net (fo=1, routed)           0.449    44.953    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_502__0_n_822
    SLICE_X17Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.853    45.806 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0/CO[3]
                         net (fo=1, routed)           0.000    45.806    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_439__0_n_816
    SLICE_X17Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    46.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_436__0/O[1]
                         net (fo=1, routed)           0.678    46.818    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/PCIN__1[9]
    SLICE_X14Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.836    47.654 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0/CO[3]
                         net (fo=1, routed)           0.000    47.654    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_361__0_n_816
    SLICE_X14Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.771 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0/CO[3]
                         net (fo=1, routed)           0.000    47.771    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_357__0_n_816
    SLICE_X14Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    48.086 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0/O[3]
                         net (fo=2, routed)           1.876    49.962    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_355__0_n_820
    SLICE_X29Y49         LUT3 (Prop_lut3_I0_O)        0.333    50.295 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419/O
                         net (fo=2, routed)           0.947    51.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_419_n_816
    SLICE_X29Y50         LUT4 (Prop_lut4_I3_O)        0.332    51.574 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423/O
                         net (fo=1, routed)           0.000    51.574    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_423_n_816
    SLICE_X29Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    52.106 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350/CO[3]
                         net (fo=1, routed)           0.000    52.106    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350_n_816
    SLICE_X29Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.220 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348/CO[3]
                         net (fo=1, routed)           0.000    52.220    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_348_n_816
    SLICE_X29Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.334 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401/CO[3]
                         net (fo=1, routed)           0.000    52.334    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_401_n_816
    SLICE_X29Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.448 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0/CO[3]
                         net (fo=1, routed)           0.000    52.448    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_129__0_n_816
    SLICE_X29Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.562 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0/CO[3]
                         net (fo=1, routed)           0.000    52.562    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_128__0_n_816
    SLICE_X29Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.676 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0/CO[3]
                         net (fo=1, routed)           0.000    52.676    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_350__0_n_816
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.790 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347/CO[3]
                         net (fo=1, routed)           0.000    52.790    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_347_n_816
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    52.947 f  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324/CO[1]
                         net (fo=120, routed)         3.110    56.057    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_324_n_818
    SLICE_X45Y97         LUT3 (Prop_lut3_I0_O)        0.354    56.411 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0/O
                         net (fo=235, routed)         2.111    58.522    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_195__0_n_816
    SLICE_X45Y69         LUT4 (Prop_lut4_I0_O)        0.332    58.854 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279/O
                         net (fo=1, routed)           0.000    58.854    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_279_n_816
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.386 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188/CO[3]
                         net (fo=1, routed)           0.000    59.386    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_188_n_816
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.500 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186/CO[3]
                         net (fo=1, routed)           0.000    59.500    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_186_n_816
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.614 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184/CO[3]
                         net (fo=1, routed)           0.000    59.614    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_184_n_816
    SLICE_X45Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.728 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0/CO[3]
                         net (fo=1, routed)           0.000    59.728    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_182__0_n_816
    SLICE_X45Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.842 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0/CO[3]
                         net (fo=1, routed)           0.000    59.842    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_180__0_n_816
    SLICE_X45Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.956 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178/CO[3]
                         net (fo=1, routed)           0.009    59.965    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_178_n_816
    SLICE_X45Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.079 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175/CO[3]
                         net (fo=1, routed)           0.000    60.079    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_175_n_816
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.193 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193/CO[3]
                         net (fo=1, routed)           0.000    60.193    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_0_i_193_n_816
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.307 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169/CO[3]
                         net (fo=1, routed)           0.000    60.307    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_169_n_816
    SLICE_X45Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.421 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167/CO[3]
                         net (fo=1, routed)           0.000    60.421    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_167_n_816
    SLICE_X45Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.535 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165/CO[3]
                         net (fo=1, routed)           0.000    60.535    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_165_n_816
    SLICE_X45Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.649 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163/CO[3]
                         net (fo=1, routed)           0.000    60.649    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_163_n_816
    SLICE_X45Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.763 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161/CO[3]
                         net (fo=1, routed)           0.000    60.763    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_161_n_816
    SLICE_X45Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.877 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159/CO[3]
                         net (fo=1, routed)           0.000    60.877    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_159_n_816
    SLICE_X45Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.991 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157/CO[3]
                         net (fo=1, routed)           0.000    60.991    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_157_n_816
    SLICE_X45Y84         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    61.230 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155/O[2]
                         net (fo=2, routed)           0.943    62.173    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_155_n_821
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.331    62.504 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0/O
                         net (fo=2, routed)           0.690    63.194    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_82__0_n_816
    SLICE_X48Y81         LUT4 (Prop_lut4_I3_O)        0.327    63.521 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86/O
                         net (fo=1, routed)           0.000    63.521    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_86_n_816
    SLICE_X48Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    63.922 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0/CO[3]
                         net (fo=1, routed)           0.000    63.922    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_73__0_n_816
    SLICE_X48Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.036 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81/CO[3]
                         net (fo=1, routed)           0.000    64.036    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_1_i_81_n_816
    SLICE_X48Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    64.259 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/ram_reg_2_i_30/O[0]
                         net (fo=6, routed)           1.188    65.447    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/grp_multiply_fu_1093_ap_return[127]
    SLICE_X52Y91         LUT4 (Prop_lut4_I1_O)        0.299    65.746 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160/O
                         net (fo=1, routed)           0.000    65.746    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_160_n_816
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    66.278 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126/CO[3]
                         net (fo=1, routed)           0.000    66.278    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_126_n_816
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.506 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73/CO[2]
                         net (fo=85, routed)          1.144    67.650    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_73_n_817
    SLICE_X51Y80         LUT3 (Prop_lut3_I2_O)        0.339    67.989 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[1]_i_10/O
                         net (fo=3, routed)           1.825    69.814    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/select_ln244_fu_2743_p3[1]
    SLICE_X81Y78         LUT4 (Prop_lut4_I1_O)        0.326    70.140 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312/O
                         net (fo=1, routed)           0.000    70.140    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[84]_i_312_n_816
    SLICE_X81Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    70.672 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287/CO[3]
                         net (fo=1, routed)           0.000    70.672    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_287_n_816
    SLICE_X81Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.786 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.786    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_269_n_816
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.900 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251/CO[3]
                         net (fo=1, routed)           0.000    70.900    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_251_n_816
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.014 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233/CO[3]
                         net (fo=1, routed)           0.000    71.014    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_233_n_816
    SLICE_X81Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.128 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215/CO[3]
                         net (fo=1, routed)           0.000    71.128    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_215_n_816
    SLICE_X81Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.242 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197/CO[3]
                         net (fo=1, routed)           0.000    71.242    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_197_n_816
    SLICE_X81Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.356 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179/CO[3]
                         net (fo=1, routed)           0.000    71.356    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_179_n_816
    SLICE_X81Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.470 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161/CO[3]
                         net (fo=1, routed)           0.000    71.470    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_161_n_816
    SLICE_X81Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.584 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133/CO[3]
                         net (fo=1, routed)           0.000    71.584    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_133_n_816
    SLICE_X81Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.698 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74/CO[3]
                         net (fo=1, routed)           0.000    71.698    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_74_n_816
    SLICE_X81Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    71.926 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787_reg[84]_i_30/CO[2]
                         net (fo=85, routed)          1.278    73.204    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/p_0_in
    SLICE_X86Y75         LUT6 (Prop_lut6_I1_O)        0.313    73.517 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[2]_i_3/O
                         net (fo=1, routed)           0.451    73.968    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[2]_i_3_n_816
    SLICE_X88Y75         LUT6 (Prop_lut6_I5_O)        0.124    74.092 r  design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093/mul_177s_177s_287_1_1_U40/reg_787[2]_i_1/O
                         net (fo=1, routed)           0.000    74.092    design_1_i/runge_kutta_45_0/inst/grp_multiply_fu_1093_n_1233
    SLICE_X88Y75         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.529   102.708    design_1_i/runge_kutta_45_0/inst/ap_clk
    SLICE_X88Y75         FDRE                                         r  design_1_i/runge_kutta_45_0/inst/reg_787_reg[2]/C
                         clock pessimism              0.115   102.823    
                         clock uncertainty           -1.500   101.322    
    SLICE_X88Y75         FDRE (Setup_fdre_C_D)        0.029   101.351    design_1_i/runge_kutta_45_0/inst/reg_787_reg[2]
  -------------------------------------------------------------------
                         required time                        101.351    
                         arrival time                         -74.092    
  -------------------------------------------------------------------
                         slack                                 27.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y36         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.105     1.173    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.141    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y36         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.105     1.173    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.141    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y36         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.105     1.173    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.141    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y36         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.105     1.173    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.141    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y36         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.105     1.173    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.141    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y36         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.105     1.173    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y36         RAMD32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y36         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.141    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y36         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.105     1.173    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y36         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y36         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y36         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.141    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.434%)  route 0.105ns (42.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.226ns
    Source Clock Delay      (SCD):    0.928ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.592     0.928    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X11Y36         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y36         FDCE (Prop_fdce_C_Q)         0.141     1.069 r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=42, routed)          0.105     1.173    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/ADDRD4
    SLICE_X10Y36         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.860     1.226    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/WCLK
    SLICE_X10Y36         RAMS32                                       r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.285     0.941    
    SLICE_X10Y36         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.141    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[89]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.842%)  route 0.107ns (43.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.607     0.943    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X105Y58        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[89]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141     1.084 r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[89]/Q
                         net (fo=1, routed)           0.107     1.191    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[89]
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.921     1.287    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.285     1.002    
    RAMB36_X5Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.155     1.157    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.287ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.607     0.943    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X105Y58        FDRE                                         r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y58        FDRE (Prop_fdre_C_Q)         0.141     1.084 r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/bus_read/rs_rdata/data_p1_reg[77]/Q
                         net (fo=1, routed)           0.108     1.191    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/din[77]
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.921     1.287    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/ap_clk
    RAMB36_X5Y11         RAMB36E1                                     r  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.285     1.002    
    RAMB36_X5Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.155     1.157    design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X5Y13  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X5Y13  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X5Y11  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X5Y11  design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y9   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X2Y9   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y8   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X1Y8   design_1_i/runge_kutta_45_0/inst/T_BUS_m_axi_U/store_unit/buff_wdata/U_fifo_mem/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y8   design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         100.000     97.056     RAMB36_X3Y8   design_1_i/runge_kutta_45_0/inst/X_BUS_m_axi_U/load_unit/buff_rdata/U_fifo_mem/mem_reg_0/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X10Y36  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       94.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.085ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.773ns (19.731%)  route 3.145ns (80.269%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 102.758 - 100.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.686     4.288    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.295     4.583 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.458     7.042    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X8Y41          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.579   102.758    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y41          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.230   102.988    
                         clock uncertainty           -1.500   101.488    
    SLICE_X8Y41          FDPE (Recov_fdpe_C_PRE)     -0.361   101.127    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                        101.127    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                 94.085    

Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.580ns (15.778%)  route 3.096ns (84.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.747     3.041    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.871     4.368    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I0_O)        0.124     4.492 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.225     6.717    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y52         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.522   102.701    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y52         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.115   102.816    
                         clock uncertainty           -1.500   101.315    
    SLICE_X27Y52         FDCE (Recov_fdce_C_CLR)     -0.405   100.910    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        100.910    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.580ns (15.778%)  route 3.096ns (84.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.747     3.041    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.871     4.368    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I0_O)        0.124     4.492 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.225     6.717    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y52         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.522   102.701    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y52         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.115   102.816    
                         clock uncertainty           -1.500   101.315    
    SLICE_X27Y52         FDCE (Recov_fdce_C_CLR)     -0.405   100.910    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                        100.910    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.580ns (15.778%)  route 3.096ns (84.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.747     3.041    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.871     4.368    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I0_O)        0.124     4.492 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.225     6.717    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y52         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.522   102.701    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y52         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.115   102.816    
                         clock uncertainty           -1.500   101.315    
    SLICE_X27Y52         FDCE (Recov_fdce_C_CLR)     -0.405   100.910    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                        100.910    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.193ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.580ns (15.778%)  route 3.096ns (84.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.747     3.041    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.871     4.368    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I0_O)        0.124     4.492 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.225     6.717    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y52         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.522   102.701    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y52         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.115   102.816    
                         clock uncertainty           -1.500   101.315    
    SLICE_X27Y52         FDCE (Recov_fdce_C_CLR)     -0.405   100.910    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                        100.910    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 94.193    

Slack (MET) :             94.239ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.580ns (15.778%)  route 3.096ns (84.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 102.701 - 100.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.747     3.041    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.871     4.368    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I0_O)        0.124     4.492 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.225     6.717    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y52         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.522   102.701    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y52         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.115   102.816    
                         clock uncertainty           -1.500   101.315    
    SLICE_X27Y52         FDPE (Recov_fdpe_C_PRE)     -0.359   100.956    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                        100.956    
                         arrival time                          -6.717    
  -------------------------------------------------------------------
                         slack                                 94.239    

Slack (MET) :             94.320ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.773ns (21.258%)  route 2.863ns (78.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 102.757 - 100.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.686     4.288    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.295     4.583 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.177     6.760    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y38          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.577   102.757    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y38          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230   102.986    
                         clock uncertainty           -1.500   101.486    
    SLICE_X9Y38          FDCE (Recov_fdce_C_CLR)     -0.405   101.081    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                        101.081    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                 94.320    

Slack (MET) :             94.320ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.773ns (21.258%)  route 2.863ns (78.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 102.757 - 100.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.686     4.288    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.295     4.583 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.177     6.760    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y38          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.577   102.757    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y38          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230   102.986    
                         clock uncertainty           -1.500   101.486    
    SLICE_X9Y38          FDCE (Recov_fdce_C_CLR)     -0.405   101.081    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                        101.081    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                 94.320    

Slack (MET) :             94.366ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 0.773ns (21.258%)  route 2.863ns (78.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns = ( 102.757 - 100.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.830     3.124    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X2Y33          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.478     3.602 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.686     4.288    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y33          LUT3 (Prop_lut3_I0_O)        0.295     4.583 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          2.177     6.760    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X9Y38          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.577   102.757    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X9Y38          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230   102.986    
                         clock uncertainty           -1.500   101.486    
    SLICE_X9Y38          FDPE (Recov_fdpe_C_PRE)     -0.359   101.127    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                        101.127    
                         arrival time                          -6.760    
  -------------------------------------------------------------------
                         slack                                 94.366    

Slack (MET) :             94.541ns  (required time - arrival time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_fpga_0 rise@100.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 0.580ns (17.182%)  route 2.796ns (82.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 102.704 - 100.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.747     3.041    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y44         FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y44         FDRE (Prop_fdre_C_Q)         0.456     3.497 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.871     4.368    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y44         LUT3 (Prop_lut3_I0_O)        0.124     4.492 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          1.924     6.417    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X30Y53         FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    100.000   100.000 r  
    PS7_X0Y0             PS7                          0.000   100.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   101.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   101.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.525   102.704    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X30Y53         FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.115   102.819    
                         clock uncertainty           -1.500   101.318    
    SLICE_X30Y53         FDCE (Recov_fdce_C_CLR)     -0.361   100.957    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                        100.957    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                 94.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.888%)  route 0.280ns (60.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.625     0.961    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.165    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     1.427    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y45          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.894     1.260    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y45          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.286     0.974    
    SLICE_X4Y45          FDCE (Remov_fdce_C_CLR)     -0.067     0.906    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.907    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.508%)  route 0.285ns (60.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.625     0.961    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.165    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.431    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y46          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.894     1.260    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y46          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.283     0.977    
    SLICE_X4Y46          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.508%)  route 0.285ns (60.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.625     0.961    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.165    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.431    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y46          FDCE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.894     1.260    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y46          FDCE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.283     0.977    
    SLICE_X4Y46          FDCE (Remov_fdce_C_CLR)     -0.067     0.910    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.913%)  route 0.280ns (60.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.625     0.961    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.165    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     1.427    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y46          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.895     1.261    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y46          FDPE (Remov_fdpe_C_PRE)     -0.095     0.903    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.913%)  route 0.280ns (60.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.625     0.961    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.165    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     1.427    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y46          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.895     1.261    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y46          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.263     0.998    
    SLICE_X3Y46          FDPE (Remov_fdpe_C_PRE)     -0.095     0.903    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.888%)  route 0.280ns (60.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.625     0.961    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.165    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     1.427    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y45          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.894     1.260    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y45          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.286     0.974    
    SLICE_X4Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     0.903    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.888%)  route 0.280ns (60.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.625     0.961    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.165    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     1.427    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y45          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.894     1.260    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y45          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.286     0.974    
    SLICE_X4Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     0.903    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.888%)  route 0.280ns (60.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.625     0.961    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.165    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     1.427    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X4Y45          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.894     1.260    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y45          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.286     0.974    
    SLICE_X4Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     0.903    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.888%)  route 0.280ns (60.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.625     0.961    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.165    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.217     1.427    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X4Y45          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.894     1.260    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X4Y45          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.286     0.974    
    SLICE_X4Y45          FDPE (Remov_fdpe_C_PRE)     -0.071     0.903    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.508%)  route 0.285ns (60.492%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.625     0.961    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X5Y45          FDRE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.102 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.063     1.165    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X4Y45          LUT3 (Prop_lut3_I0_O)        0.045     1.210 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.222     1.431    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X4Y46          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.894     1.260    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X4Y46          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.283     0.977    
    SLICE_X4Y46          FDPE (Remov_fdpe_C_PRE)     -0.071     0.906    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.526    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.805ns  (logic 0.124ns (3.259%)  route 3.681ns (96.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           3.681     3.681    design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.124     3.805 r  design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     3.805    design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X82Y49         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.563     2.742    design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X82Y49         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.697ns  (logic 0.045ns (2.652%)  route 1.652ns (97.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.652     1.652    design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X82Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.697 r  design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.697    design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X82Y49         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.859     1.225    design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X82Y49         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.875ns  (logic 0.773ns (6.004%)  route 12.102ns (93.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.801     3.095    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.478     3.573 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         7.835    11.408    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y37         LUT1 (Prop_lut1_I0_O)        0.295    11.703 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         4.267    15.970    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y43         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.571     2.750    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y43         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        12.875ns  (logic 0.773ns (6.004%)  route 12.102ns (93.996%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.801     3.095    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.478     3.573 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         7.835    11.408    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y37         LUT1 (Prop_lut1_I0_O)        0.295    11.703 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         4.267    15.970    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y43         FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.571     2.750    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y43         FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.248ns  (logic 0.773ns (6.872%)  route 10.475ns (93.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.801     3.095    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.478     3.573 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         7.835    11.408    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y37         LUT1 (Prop_lut1_I0_O)        0.295    11.703 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         2.640    14.343    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y32          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.651     2.830    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y32          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.248ns  (logic 0.773ns (6.872%)  route 10.475ns (93.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.801     3.095    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.478     3.573 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         7.835    11.408    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y37         LUT1 (Prop_lut1_I0_O)        0.295    11.703 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         2.640    14.343    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y32          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.651     2.830    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y32          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.248ns  (logic 0.773ns (6.872%)  route 10.475ns (93.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.801     3.095    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.478     3.573 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         7.835    11.408    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y37         LUT1 (Prop_lut1_I0_O)        0.295    11.703 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         2.640    14.343    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y32          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.651     2.830    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y32          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.248ns  (logic 0.773ns (6.872%)  route 10.475ns (93.128%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.801     3.095    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.478     3.573 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         7.835    11.408    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y37         LUT1 (Prop_lut1_I0_O)        0.295    11.703 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         2.640    14.343    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X2Y32          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.651     2.830    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X2Y32          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.216ns  (logic 0.773ns (6.892%)  route 10.443ns (93.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.801     3.095    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.478     3.573 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         7.835    11.408    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y37         LUT1 (Prop_lut1_I0_O)        0.295    11.703 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         2.608    14.311    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y45          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.659     2.839    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.216ns  (logic 0.773ns (6.892%)  route 10.443ns (93.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.801     3.095    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.478     3.573 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         7.835    11.408    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y37         LUT1 (Prop_lut1_I0_O)        0.295    11.703 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         2.608    14.311    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y45          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.659     2.839    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.216ns  (logic 0.773ns (6.892%)  route 10.443ns (93.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.801     3.095    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.478     3.573 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         7.835    11.408    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y37         LUT1 (Prop_lut1_I0_O)        0.295    11.703 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         2.608    14.311    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y45          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.659     2.839    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.216ns  (logic 0.773ns (6.892%)  route 10.443ns (93.108%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.801     3.095    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.478     3.573 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         7.835    11.408    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X26Y37         LUT1 (Prop_lut1_I0_O)        0.295    11.703 f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         2.608    14.311    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X3Y45          FDPE                                         f  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       1.659     2.839    design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X3Y45          FDPE                                         r  design_1_i/axi_mem_intercon/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.096ns  (logic 0.246ns (7.946%)  route 2.850ns (92.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.613     0.949    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.307     3.403    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.098     3.501 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.543     4.045    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y55         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.825     1.191    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y55         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.096ns  (logic 0.246ns (7.946%)  route 2.850ns (92.054%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.613     0.949    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.307     3.403    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/aresetn
    SLICE_X30Y61         LUT1 (Prop_lut1_I0_O)        0.098     3.501 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=52, routed)          0.543     4.045    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X33Y55         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.825     1.191    design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X33Y55         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.282ns  (logic 0.246ns (7.496%)  route 3.036ns (92.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.613     0.949    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.848     3.944    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X30Y86         LUT1 (Prop_lut1_I0_O)        0.098     4.042 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.188     4.230    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y86         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.839     1.205    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y86         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.282ns  (logic 0.246ns (7.496%)  route 3.036ns (92.504%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.613     0.949    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.848     3.944    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X30Y86         LUT1 (Prop_lut1_I0_O)        0.098     4.042 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.188     4.230    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y86         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.839     1.205    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y86         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.526ns  (logic 0.246ns (6.977%)  route 3.280ns (93.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.613     0.949    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.848     3.944    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X30Y86         LUT1 (Prop_lut1_I0_O)        0.098     4.042 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.432     4.474    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y82         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.835     1.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y82         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.526ns  (logic 0.246ns (6.977%)  route 3.280ns (93.023%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.613     0.949    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.848     3.944    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X30Y86         LUT1 (Prop_lut1_I0_O)        0.098     4.042 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         0.432     4.474    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y82         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.835     1.201    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y82         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.276ns  (logic 0.246ns (5.753%)  route 4.030ns (94.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.613     0.949    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.848     3.944    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X30Y86         LUT1 (Prop_lut1_I0_O)        0.098     4.042 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         1.182     5.225    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y59         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.823     1.189    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y59         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.276ns  (logic 0.246ns (5.753%)  route 4.030ns (94.247%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.613     0.949    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.848     3.944    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X30Y86         LUT1 (Prop_lut1_I0_O)        0.098     4.042 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         1.182     5.225    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X39Y59         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.823     1.189    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X39Y59         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.gen_axi3_conv.axi3_conv_inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.520ns  (logic 0.246ns (5.442%)  route 4.274ns (94.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.613     0.949    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.848     3.944    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X30Y86         LUT1 (Prop_lut1_I0_O)        0.098     4.042 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         1.426     5.469    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y56         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.824     1.190    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y56         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.520ns  (logic 0.246ns (5.442%)  route 4.274ns (94.558%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.949ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    3.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.613     0.949    design_1_i/rst_ps7_0_20M/U0/slowest_sync_clk
    SLICE_X90Y48         FDRE                                         r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y48         FDRE (Prop_fdre_C_Q)         0.148     1.097 r  design_1_i/rst_ps7_0_20M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=113, routed)         2.848     3.944    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/out
    SLICE_X30Y86         LUT1 (Prop_lut1_I0_O)        0.098     4.042 f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=258, routed)         1.426     5.469    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X42Y56         FDPE                                         f  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=16613, routed)       0.824     1.190    design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X42Y56         FDPE                                         r  design_1_i/axi_mem_intercon_1/s00_couplers/auto_ds/inst/gen_downsizer.gen_cascaded_downsizer.first_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C





