{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465315964675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465315964686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 11:12:44 2016 " "Processing started: Tue Jun 07 11:12:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465315964686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1465315964686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_picoCtrl -c DE0_NANO_SOC_picoCtrl " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_picoCtrl -c DE0_NANO_SOC_picoCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1465315964686 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1465315965795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/picoctrl/picoctrl_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/picoctrl/picoctrl_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 picoctrl " "Found entity 1: picoctrl" {  } { { "Modules/picoCtrl/picoctrl_Verilog.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/Modules/picoCtrl/picoctrl_Verilog.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316014980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316014980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/picoctrl/picoctrl_rom32_instructions.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/picoctrl/picoctrl_rom32_instructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 PicoCtrl_rom32_instructions " "Found entity 1: PicoCtrl_rom32_instructions" {  } { { "Modules/picoCtrl/PicoCtrl_rom32_instructions.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/Modules/picoCtrl/PicoCtrl_rom32_instructions.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316014985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316014985 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Modules/picoCtrl/opcodes.v " "Can't analyze file -- file Modules/picoCtrl/opcodes.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1465316014991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/syncro.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/syncro.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncro " "Found entity 1: syncro" {  } { { "Modules/syncro.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/Modules/syncro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316014994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316014994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/div_freq.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/div_freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "Modules/div_freq.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/Modules/div_freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316014998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1465316014998 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de0_nano_soc_picoctrl.v 1 1 " "Using design file de0_nano_soc_picoctrl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_NANO_SOC_picoCtrl " "Found entity 1: DE0_NANO_SOC_picoCtrl" {  } { { "de0_nano_soc_picoctrl.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1465316015091 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1465316015091 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_NANO_SOC_picoCtrl " "Elaborating entity \"DE0_NANO_SOC_picoCtrl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1465316015093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PicoCtrl_rom32_instructions PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst " "Elaborating entity \"PicoCtrl_rom32_instructions\" for hierarchy \"PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst\"" {  } { { "de0_nano_soc_picoctrl.v" "PicoCtrl_rom32_instructions_inst" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316015097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picoctrl picoctrl:picoctrl_inst " "Elaborating entity \"picoctrl\" for hierarchy \"picoctrl:picoctrl_inst\"" {  } { { "de0_nano_soc_picoctrl.v" "picoctrl_inst" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316015128 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picoctrl_Verilog.v(86) " "Verilog HDL assignment warning at picoctrl_Verilog.v(86): truncated value with size 32 to match size of target (5)" {  } { { "Modules/picoCtrl/picoctrl_Verilog.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/Modules/picoCtrl/picoctrl_Verilog.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1465316015131 "|DE0_NANO_SOC_picoCtrl|picoctrl:picoctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq div_freq:div_freq_inst " "Elaborating entity \"div_freq\" for hierarchy \"div_freq:div_freq_inst\"" {  } { { "de0_nano_soc_picoctrl.v" "div_freq_inst" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316015137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncro syncro:syncro_inst " "Elaborating entity \"syncro\" for hierarchy \"syncro:syncro_inst\"" {  } { { "de0_nano_soc_picoctrl.v" "syncro_inst" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1465316015141 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst\|Ram0 " "RAM logic \"PicoCtrl_rom32_instructions:PicoCtrl_rom32_instructions_inst\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "Modules/picoCtrl/PicoCtrl_rom32_instructions.v" "Ram0" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/Modules/picoCtrl/PicoCtrl_rom32_instructions.v" 11 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1465316016002 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1465316016002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1465316016950 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1465316017606 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1465316017999 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316017999 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "de0_nano_soc_picoctrl.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316018140 "|DE0_NANO_SOC_picoCtrl|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "de0_nano_soc_picoctrl.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316018140 "|DE0_NANO_SOC_picoCtrl|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_nano_soc_picoctrl.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316018140 "|DE0_NANO_SOC_picoCtrl|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_nano_soc_picoctrl.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316018140 "|DE0_NANO_SOC_picoCtrl|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de0_nano_soc_picoctrl.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316018140 "|DE0_NANO_SOC_picoCtrl|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de0_nano_soc_picoctrl.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316018140 "|DE0_NANO_SOC_picoCtrl|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de0_nano_soc_picoctrl.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316018140 "|DE0_NANO_SOC_picoCtrl|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0_nano_soc_picoctrl.v" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/de0_nano_soc_picoctrl.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1465316018140 "|DE0_NANO_SOC_picoCtrl|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1465316018140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1465316018144 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1465316018144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1465316018144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1465316018144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "741 " "Peak virtual memory: 741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465316018237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 11:13:38 2016 " "Processing ended: Tue Jun 07 11:13:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465316018237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465316018237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465316018237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465316018237 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 12 s " "Quartus II Flow was successful. 0 errors, 12 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1465316019112 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1465316031353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465316031374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 11:13:50 2016 " "Processing started: Tue Jun 07 11:13:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465316031374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1465316031374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO_SOC_picoCtrl -c DE0_NANO_SOC_picoCtrl " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE0_NANO_SOC_picoCtrl -c DE0_NANO_SOC_picoCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1465316031375 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1465316031714 ""}
{ "Info" "0" "" "Project  = DE0_NANO_SOC_picoCtrl" {  } {  } 0 0 "Project  = DE0_NANO_SOC_picoCtrl" 0 0 "Fitter" 0 0 1465316031716 ""}
{ "Info" "0" "" "Revision = DE0_NANO_SOC_picoCtrl" {  } {  } 0 0 "Revision = DE0_NANO_SOC_picoCtrl" 0 0 "Fitter" 0 0 1465316031716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1465316032690 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_NANO_SOC_picoCtrl 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"DE0_NANO_SOC_picoCtrl\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465316032702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465316032862 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465316032862 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465316034129 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1465316034167 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1465316034452 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1465316055335 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 60 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 60 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1465316055405 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1465316055405 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316055468 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465316055474 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465316055475 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465316055477 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1465316055478 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1465316055478 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465316055479 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_NANO_SOC_picoCtrl.sdc " "Reading SDC File: 'DE0_NANO_SOC_picoCtrl.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1465316057050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_NANO_SOC_picoCtrl.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE0_NANO_SOC_picoCtrl.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465316057054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE0_NANO_SOC_picoCtrl.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at DE0_NANO_SOC_picoCtrl.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316057056 ""}  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316057056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_NANO_SOC_picoCtrl.sdc 15 altera_reserved_tdi port " "Ignored filter at DE0_NANO_SOC_picoCtrl.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465316057056 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_NANO_SOC_picoCtrl.sdc 15 altera_reserved_tck clock " "Ignored filter at DE0_NANO_SOC_picoCtrl.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465316057057 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_NANO_SOC_picoCtrl.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at DE0_NANO_SOC_picoCtrl.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316057058 ""}  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316057058 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_NANO_SOC_picoCtrl.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at DE0_NANO_SOC_picoCtrl.sdc(15): Argument -clock is not an object ID" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316057058 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_NANO_SOC_picoCtrl.sdc 16 altera_reserved_tms port " "Ignored filter at DE0_NANO_SOC_picoCtrl.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465316057059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_NANO_SOC_picoCtrl.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at DE0_NANO_SOC_picoCtrl.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316057059 ""}  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316057059 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE0_NANO_SOC_picoCtrl.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at DE0_NANO_SOC_picoCtrl.sdc(16): Argument -clock is not an object ID" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316057060 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE0_NANO_SOC_picoCtrl.sdc 17 altera_reserved_tdo port " "Ignored filter at DE0_NANO_SOC_picoCtrl.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465316057073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE0_NANO_SOC_picoCtrl.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at DE0_NANO_SOC_picoCtrl.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465316057074 ""}  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316057074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE0_NANO_SOC_picoCtrl.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at DE0_NANO_SOC_picoCtrl.sdc(17): Argument -clock is not an object ID" {  } { { "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" "" { Text "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465316057074 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1465316057075 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1465316057082 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1465316057094 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465316057095 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465316057095 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465316057095 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465316057095 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465316057095 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1465316057095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465316057128 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1465316057129 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465316057129 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316057200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465316075840 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1465316076191 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:13 " "Fitter placement preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316089201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1465316092659 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1465316093333 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316093334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1465316095792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X57_Y12 X68_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X57_Y12 to location X68_Y23"} { { 12 { 0 ""} 57 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1465316106208 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1465316106208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316106825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1465316106826 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1465316106826 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1465316106826 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1465316110067 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465316110444 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465316111373 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1465316111710 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1465316112663 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465316118604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.fit.smsg " "Generated suppressed messages file D:/Material_FPGAs/SystemBuilder/CodeGenerated/DE0_NANO_SOC/DE0_NANO_SOC_picoCtrl/DE0_NANO_SOC_picoCtrl.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1465316119526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1849 " "Peak virtual memory: 1849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465316121315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 11:15:21 2016 " "Processing ended: Tue Jun 07 11:15:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465316121315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:31 " "Elapsed time: 00:01:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465316121315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465316121315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465316121315 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 26 s " "Quartus II Flow was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1465316122456 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1465316133075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1465316133085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 11:15:32 2016 " "Processing started: Tue Jun 07 11:15:32 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1465316133085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1465316133085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO_SOC_picoCtrl -c DE0_NANO_SOC_picoCtrl " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE0_NANO_SOC_picoCtrl -c DE0_NANO_SOC_picoCtrl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1465316133085 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1465316144721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "755 " "Peak virtual memory: 755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1465316148852 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 11:15:48 2016 " "Processing ended: Tue Jun 07 11:15:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1465316148852 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1465316148852 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1465316148852 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1465316148852 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 26 s " "Quartus II Flow was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1465316149844 ""}
