
ECSE_444_FinalProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aca0  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002c8  0800ae60  0800ae60  0000be60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b128  0800b128  0000d09c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b128  0800b128  0000c128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b130  0800b130  0000d09c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b130  0800b130  0000c130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b134  0800b134  0000c134  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000009c  20000000  0800b138  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000de8  2000009c  0800b1d4  0000d09c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000e84  0800b1d4  0000de84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d09c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f350  00000000  00000000  0000d0cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003bed  00000000  00000000  0002c41c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019d0  00000000  00000000  00030010  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001436  00000000  00000000  000319e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002e7b4  00000000  00000000  00032e16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001eaec  00000000  00000000  000615ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00117a7e  00000000  00000000  000800b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00197b34  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007800  00000000  00000000  00197b78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0019f378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000009c 	.word	0x2000009c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800ae48 	.word	0x0800ae48

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200000a0 	.word	0x200000a0
 80001fc:	0800ae48 	.word	0x0800ae48

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr

08000214 <strlen>:
 8000214:	4603      	mov	r3, r0
 8000216:	f813 2b01 	ldrb.w	r2, [r3], #1
 800021a:	2a00      	cmp	r2, #0
 800021c:	d1fb      	bne.n	8000216 <strlen+0x2>
 800021e:	1a18      	subs	r0, r3, r0
 8000220:	3801      	subs	r0, #1
 8000222:	4770      	bx	lr
	...

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <transmit_char>:
/**
 * Transmission and reception macros
 */

#ifndef USE_ITM
	static void transmit_char(char ch){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
 8000602:	4603      	mov	r3, r0
 8000604:	71fb      	strb	r3, [r7, #7]
		HAL_UART_Transmit(&UART_HANDLE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000606:	1df9      	adds	r1, r7, #7
 8000608:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800060c:	2201      	movs	r2, #1
 800060e:	4803      	ldr	r0, [pc, #12]	@ (800061c <transmit_char+0x20>)
 8000610:	f008 fb38 	bl	8008c84 <HAL_UART_Transmit>
	}
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000258 	.word	0x20000258

08000620 <receive_char>:
	static char receive_char(){
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
		char ch;
		HAL_UART_Receive(&UART_HANDLE, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000626:	1df9      	adds	r1, r7, #7
 8000628:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800062c:	2201      	movs	r2, #1
 800062e:	4804      	ldr	r0, [pc, #16]	@ (8000640 <receive_char+0x20>)
 8000630:	f008 fbb6 	bl	8008da0 <HAL_UART_Receive>
		return ch;
 8000634:	79fb      	ldrb	r3, [r7, #7]
	}
 8000636:	4618      	mov	r0, r3
 8000638:	3708      	adds	r7, #8
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	20000258 	.word	0x20000258

08000644 <__io_putchar>:
/**
 * @brief PUTCHAR_PROTOTYPE function, called from printf
 * @param ch 	: Char to be written to console
 * @return
 */
PUTCHAR_PROTOTYPE{
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]

	transmit_char((char) ch);
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	b2db      	uxtb	r3, r3
 8000650:	4618      	mov	r0, r3
 8000652:	f7ff ffd3 	bl	80005fc <transmit_char>

	return 0;
 8000656:	2300      	movs	r3, #0
}
 8000658:	4618      	mov	r0, r3
 800065a:	3708      	adds	r7, #8
 800065c:	46bd      	mov	sp, r7
 800065e:	bd80      	pop	{r7, pc}

08000660 <__io_getchar>:
/**
 * @brief GETCHAR_PROTOTYPE function, called from scanf
 * @return read out character
 */
GETCHAR_PROTOTYPE{
 8000660:	b580      	push	{r7, lr}
 8000662:	b082      	sub	sp, #8
 8000664:	af00      	add	r7, sp, #0
	char ch;

	ch = receive_char();
 8000666:	f7ff ffdb 	bl	8000620 <receive_char>
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
	transmit_char(ch);
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff ffc3 	bl	80005fc <transmit_char>

	return (int)ch;
 8000676:	79fb      	ldrb	r3, [r7, #7]
}
 8000678:	4618      	mov	r0, r3
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}

08000680 <WIFI_Init_main>:
	float speed_of_sound = 0.0343f; // in centimeters per microsecond
	uint16_t distance = ((float)time * speed_of_sound) / 2.0f + 0.5f; // divide by 2 due to round trip, +0.5f to round to nearest int
	return distance;
}

static void WIFI_Init_main(){
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0

	hwifi.handle = &hspi3;
 8000684:	4b13      	ldr	r3, [pc, #76]	@ (80006d4 <WIFI_Init_main+0x54>)
 8000686:	4a14      	ldr	r2, [pc, #80]	@ (80006d8 <WIFI_Init_main+0x58>)
 8000688:	601a      	str	r2, [r3, #0]
	hwifi.ssid = ssid;
 800068a:	4b12      	ldr	r3, [pc, #72]	@ (80006d4 <WIFI_Init_main+0x54>)
 800068c:	4a13      	ldr	r2, [pc, #76]	@ (80006dc <WIFI_Init_main+0x5c>)
 800068e:	605a      	str	r2, [r3, #4]
	hwifi.passphrase = passphrase;
 8000690:	4b10      	ldr	r3, [pc, #64]	@ (80006d4 <WIFI_Init_main+0x54>)
 8000692:	4a13      	ldr	r2, [pc, #76]	@ (80006e0 <WIFI_Init_main+0x60>)
 8000694:	609a      	str	r2, [r3, #8]
	hwifi.securityType = WPA_MIXED;
 8000696:	4b0f      	ldr	r3, [pc, #60]	@ (80006d4 <WIFI_Init_main+0x54>)
 8000698:	2203      	movs	r2, #3
 800069a:	731a      	strb	r2, [r3, #12]
	hwifi.DHCP = SET;
 800069c:	4b0d      	ldr	r3, [pc, #52]	@ (80006d4 <WIFI_Init_main+0x54>)
 800069e:	2201      	movs	r2, #1
 80006a0:	735a      	strb	r2, [r3, #13]
	hwifi.ipStatus = IP_V4;
 80006a2:	4b0c      	ldr	r3, [pc, #48]	@ (80006d4 <WIFI_Init_main+0x54>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	739a      	strb	r2, [r3, #14]
	hwifi.transportProtocol = WIFI_TCP_PROTOCOL;
 80006a8:	4b0a      	ldr	r3, [pc, #40]	@ (80006d4 <WIFI_Init_main+0x54>)
 80006aa:	2200      	movs	r2, #0
 80006ac:	73da      	strb	r2, [r3, #15]
	hwifi.port = 8080;
 80006ae:	4b09      	ldr	r3, [pc, #36]	@ (80006d4 <WIFI_Init_main+0x54>)
 80006b0:	f641 7290 	movw	r2, #8080	@ 0x1f90
 80006b4:	821a      	strh	r2, [r3, #16]
	snprintf(hwifi.remoteIpAddress, sizeof(hwifi.remoteIpAddress), "%s", remoteIpAddress);
 80006b6:	4b0b      	ldr	r3, [pc, #44]	@ (80006e4 <WIFI_Init_main+0x64>)
 80006b8:	4a0b      	ldr	r2, [pc, #44]	@ (80006e8 <WIFI_Init_main+0x68>)
 80006ba:	2120      	movs	r1, #32
 80006bc:	480b      	ldr	r0, [pc, #44]	@ (80006ec <WIFI_Init_main+0x6c>)
 80006be:	f009 fa57 	bl	8009b70 <sniprintf>
	hwifi.remotePort = 8080;
 80006c2:	4b04      	ldr	r3, [pc, #16]	@ (80006d4 <WIFI_Init_main+0x54>)
 80006c4:	f641 7290 	movw	r2, #8080	@ 0x1f90
 80006c8:	825a      	strh	r2, [r3, #18]

	WIFI_Init(&hwifi);
 80006ca:	4802      	ldr	r0, [pc, #8]	@ (80006d4 <WIFI_Init_main+0x54>)
 80006cc:	f001 fc32 	bl	8001f34 <WIFI_Init>
}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	20000334 	.word	0x20000334
 80006d8:	2000015c 	.word	0x2000015c
 80006dc:	20000000 	.word	0x20000000
 80006e0:	20000008 	.word	0x20000008
 80006e4:	20000014 	.word	0x20000014
 80006e8:	0800ae60 	.word	0x0800ae60
 80006ec:	20000359 	.word	0x20000359

080006f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b084      	sub	sp, #16
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006f6:	f002 f83d 	bl	8002774 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006fa:	f000 f885 	bl	8000808 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006fe:	f000 fae9 	bl	8000cd4 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000702:	f000 fa23 	bl	8000b4c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000706:	f000 fa99 	bl	8000c3c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800070a:	f000 f985 	bl	8000a18 <MX_TIM2_Init>
  MX_I2C2_Init();
 800070e:	f000 f8cd 	bl	80008ac <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 8000712:	f000 f90b 	bl	800092c <MX_OCTOSPI1_Init>
  MX_SPI3_Init();
 8000716:	f000 f941 	bl	800099c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_IC_Start(&htim2, TIM_CHANNEL_1);
 800071a:	2100      	movs	r1, #0
 800071c:	482f      	ldr	r0, [pc, #188]	@ (80007dc <main+0xec>)
 800071e:	f006 fd95 	bl	800724c <HAL_TIM_IC_Start>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8000722:	2104      	movs	r1, #4
 8000724:	482d      	ldr	r0, [pc, #180]	@ (80007dc <main+0xec>)
 8000726:	f006 fe8d 	bl	8007444 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800072a:	2108      	movs	r1, #8
 800072c:	482c      	ldr	r0, [pc, #176]	@ (80007e0 <main+0xf0>)
 800072e:	f006 fc25 	bl	8006f7c <HAL_TIM_PWM_Start>

  BSP_TSENSOR_Init();
 8000732:	f001 f81b 	bl	800176c <BSP_TSENSOR_Init>
  BSP_QSPI_Init();
 8000736:	f000 fcf1 	bl	800111c <BSP_QSPI_Init>

  sprintf(output, "Initializing\r\n");
 800073a:	492a      	ldr	r1, [pc, #168]	@ (80007e4 <main+0xf4>)
 800073c:	482a      	ldr	r0, [pc, #168]	@ (80007e8 <main+0xf8>)
 800073e:	f009 fa4d 	bl	8009bdc <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000742:	4829      	ldr	r0, [pc, #164]	@ (80007e8 <main+0xf8>)
 8000744:	f7ff fd66 	bl	8000214 <strlen>
 8000748:	4603      	mov	r3, r0
 800074a:	b29a      	uxth	r2, r3
 800074c:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000750:	4925      	ldr	r1, [pc, #148]	@ (80007e8 <main+0xf8>)
 8000752:	4826      	ldr	r0, [pc, #152]	@ (80007ec <main+0xfc>)
 8000754:	f008 fa96 	bl	8008c84 <HAL_UART_Transmit>



  // WiFi
  WIFI_Init_main();
 8000758:	f7ff ff92 	bl	8000680 <WIFI_Init_main>
  WIFI_StatusTypeDef status = WIFI_JoinNetwork(&hwifi);
 800075c:	4824      	ldr	r0, [pc, #144]	@ (80007f0 <main+0x100>)
 800075e:	f001 fcc1 	bl	80020e4 <WIFI_JoinNetwork>
 8000762:	4603      	mov	r3, r0
 8000764:	73fb      	strb	r3, [r7, #15]
  if (status != WIFI_OK) {
 8000766:	7bfb      	ldrb	r3, [r7, #15]
 8000768:	2b00      	cmp	r3, #0
 800076a:	d010      	beq.n	800078e <main+0x9e>
  	  sprintf(output, "Wi-Fi connection FAILED!\r\n");
 800076c:	4921      	ldr	r1, [pc, #132]	@ (80007f4 <main+0x104>)
 800076e:	481e      	ldr	r0, [pc, #120]	@ (80007e8 <main+0xf8>)
 8000770:	f009 fa34 	bl	8009bdc <siprintf>
  	  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000774:	481c      	ldr	r0, [pc, #112]	@ (80007e8 <main+0xf8>)
 8000776:	f7ff fd4d 	bl	8000214 <strlen>
 800077a:	4603      	mov	r3, r0
 800077c:	b29a      	uxth	r2, r3
 800077e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8000782:	4919      	ldr	r1, [pc, #100]	@ (80007e8 <main+0xf8>)
 8000784:	4819      	ldr	r0, [pc, #100]	@ (80007ec <main+0xfc>)
 8000786:	f008 fa7d 	bl	8008c84 <HAL_UART_Transmit>
      while (1);
 800078a:	bf00      	nop
 800078c:	e7fd      	b.n	800078a <main+0x9a>
  }
  sprintf(output, "Wi-Fi connected successfully!\r\n");
 800078e:	491a      	ldr	r1, [pc, #104]	@ (80007f8 <main+0x108>)
 8000790:	4815      	ldr	r0, [pc, #84]	@ (80007e8 <main+0xf8>)
 8000792:	f009 fa23 	bl	8009bdc <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*) output, strlen(output), 10000);
 8000796:	4814      	ldr	r0, [pc, #80]	@ (80007e8 <main+0xf8>)
 8000798:	f7ff fd3c 	bl	8000214 <strlen>
 800079c:	4603      	mov	r3, r0
 800079e:	b29a      	uxth	r2, r3
 80007a0:	f242 7310 	movw	r3, #10000	@ 0x2710
 80007a4:	4910      	ldr	r1, [pc, #64]	@ (80007e8 <main+0xf8>)
 80007a6:	4811      	ldr	r0, [pc, #68]	@ (80007ec <main+0xfc>)
 80007a8:	f008 fa6c 	bl	8008c84 <HAL_UART_Transmit>

  sprintf(output, "IP: %s\r\n", hwifi.ipAddress);
 80007ac:	4a13      	ldr	r2, [pc, #76]	@ (80007fc <main+0x10c>)
 80007ae:	4914      	ldr	r1, [pc, #80]	@ (8000800 <main+0x110>)
 80007b0:	480d      	ldr	r0, [pc, #52]	@ (80007e8 <main+0xf8>)
 80007b2:	f009 fa13 	bl	8009bdc <siprintf>
  HAL_UART_Transmit(&huart1, (uint8_t*)output, strlen(output), 1000);
 80007b6:	480c      	ldr	r0, [pc, #48]	@ (80007e8 <main+0xf8>)
 80007b8:	f7ff fd2c 	bl	8000214 <strlen>
 80007bc:	4603      	mov	r3, r0
 80007be:	b29a      	uxth	r2, r3
 80007c0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007c4:	4908      	ldr	r1, [pc, #32]	@ (80007e8 <main+0xf8>)
 80007c6:	4809      	ldr	r0, [pc, #36]	@ (80007ec <main+0xfc>)
 80007c8:	f008 fa5c 	bl	8008c84 <HAL_UART_Transmit>

  WIFI_SetupSocket(&hwifi);
 80007cc:	4808      	ldr	r0, [pc, #32]	@ (80007f0 <main+0x100>)
 80007ce:	f001 fdc5 	bl	800235c <WIFI_SetupSocket>

  // Sending mock data
  while (1) {
	  WIFI_SendTCPData(&hwifi, "Temperature=25Distance=100cm\r");
 80007d2:	490c      	ldr	r1, [pc, #48]	@ (8000804 <main+0x114>)
 80007d4:	4806      	ldr	r0, [pc, #24]	@ (80007f0 <main+0x100>)
 80007d6:	f001 fe53 	bl	8002480 <WIFI_SendTCPData>
 80007da:	e7fa      	b.n	80007d2 <main+0xe2>
 80007dc:	200001c0 	.word	0x200001c0
 80007e0:	2000020c 	.word	0x2000020c
 80007e4:	0800ae64 	.word	0x0800ae64
 80007e8:	200002f4 	.word	0x200002f4
 80007ec:	20000258 	.word	0x20000258
 80007f0:	20000334 	.word	0x20000334
 80007f4:	0800ae74 	.word	0x0800ae74
 80007f8:	0800ae90 	.word	0x0800ae90
 80007fc:	20000348 	.word	0x20000348
 8000800:	0800aeb0 	.word	0x0800aeb0
 8000804:	0800aebc 	.word	0x0800aebc

08000808 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b096      	sub	sp, #88	@ 0x58
 800080c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800080e:	f107 0314 	add.w	r3, r7, #20
 8000812:	2244      	movs	r2, #68	@ 0x44
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f009 fad6 	bl	8009dc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800081c:	463b      	mov	r3, r7
 800081e:	2200      	movs	r2, #0
 8000820:	601a      	str	r2, [r3, #0]
 8000822:	605a      	str	r2, [r3, #4]
 8000824:	609a      	str	r2, [r3, #8]
 8000826:	60da      	str	r2, [r3, #12]
 8000828:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800082a:	2000      	movs	r0, #0
 800082c:	f003 ff2e 	bl	800468c <HAL_PWREx_ControlVoltageScaling>
 8000830:	4603      	mov	r3, r0
 8000832:	2b00      	cmp	r3, #0
 8000834:	d001      	beq.n	800083a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000836:	f000 fb1b 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800083a:	2310      	movs	r3, #16
 800083c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800083e:	2301      	movs	r3, #1
 8000840:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000842:	2300      	movs	r3, #0
 8000844:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000846:	2360      	movs	r3, #96	@ 0x60
 8000848:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800084a:	2302      	movs	r3, #2
 800084c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800084e:	2301      	movs	r3, #1
 8000850:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000852:	2301      	movs	r3, #1
 8000854:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000856:	233c      	movs	r3, #60	@ 0x3c
 8000858:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800085a:	2302      	movs	r3, #2
 800085c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800085e:	2302      	movs	r3, #2
 8000860:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000862:	2302      	movs	r3, #2
 8000864:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000866:	f107 0314 	add.w	r3, r7, #20
 800086a:	4618      	mov	r0, r3
 800086c:	f003 ffb2 	bl	80047d4 <HAL_RCC_OscConfig>
 8000870:	4603      	mov	r3, r0
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000876:	f000 fafb 	bl	8000e70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800087a:	230f      	movs	r3, #15
 800087c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800087e:	2303      	movs	r3, #3
 8000880:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000882:	2300      	movs	r3, #0
 8000884:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000886:	2300      	movs	r3, #0
 8000888:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800088a:	2300      	movs	r3, #0
 800088c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800088e:	463b      	mov	r3, r7
 8000890:	2105      	movs	r1, #5
 8000892:	4618      	mov	r0, r3
 8000894:	f004 fbb8 	bl	8005008 <HAL_RCC_ClockConfig>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d001      	beq.n	80008a2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800089e:	f000 fae7 	bl	8000e70 <Error_Handler>
  }
}
 80008a2:	bf00      	nop
 80008a4:	3758      	adds	r7, #88	@ 0x58
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}
	...

080008ac <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80008b0:	4b1b      	ldr	r3, [pc, #108]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008b2:	4a1c      	ldr	r2, [pc, #112]	@ (8000924 <MX_I2C2_Init+0x78>)
 80008b4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 80008b6:	4b1a      	ldr	r3, [pc, #104]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008b8:	4a1b      	ldr	r2, [pc, #108]	@ (8000928 <MX_I2C2_Init+0x7c>)
 80008ba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80008bc:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008be:	2200      	movs	r2, #0
 80008c0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008c2:	4b17      	ldr	r3, [pc, #92]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008c4:	2201      	movs	r2, #1
 80008c6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008c8:	4b15      	ldr	r3, [pc, #84]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80008ce:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80008d4:	4b12      	ldr	r3, [pc, #72]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008da:	4b11      	ldr	r3, [pc, #68]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008dc:	2200      	movs	r2, #0
 80008de:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008e0:	4b0f      	ldr	r3, [pc, #60]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80008e6:	480e      	ldr	r0, [pc, #56]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008e8:	f002 fbc5 	bl	8003076 <HAL_I2C_Init>
 80008ec:	4603      	mov	r3, r0
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d001      	beq.n	80008f6 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80008f2:	f000 fabd 	bl	8000e70 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80008f6:	2100      	movs	r1, #0
 80008f8:	4809      	ldr	r0, [pc, #36]	@ (8000920 <MX_I2C2_Init+0x74>)
 80008fa:	f003 f977 	bl	8003bec <HAL_I2CEx_ConfigAnalogFilter>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000904:	f000 fab4 	bl	8000e70 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000908:	2100      	movs	r1, #0
 800090a:	4805      	ldr	r0, [pc, #20]	@ (8000920 <MX_I2C2_Init+0x74>)
 800090c:	f003 f9b9 	bl	8003c82 <HAL_I2CEx_ConfigDigitalFilter>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000916:	f000 faab 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800091a:	bf00      	nop
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	200000b8 	.word	0x200000b8
 8000924:	40005800 	.word	0x40005800
 8000928:	30a175ab 	.word	0x30a175ab

0800092c <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000930:	4b18      	ldr	r3, [pc, #96]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 8000932:	4a19      	ldr	r2, [pc, #100]	@ (8000998 <MX_OCTOSPI1_Init+0x6c>)
 8000934:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000936:	4b17      	ldr	r3, [pc, #92]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 8000938:	2201      	movs	r2, #1
 800093a:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 800093c:	4b15      	ldr	r3, [pc, #84]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MICRON;
 8000942:	4b14      	ldr	r3, [pc, #80]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 8000944:	2200      	movs	r2, #0
 8000946:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 8000948:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 800094a:	2220      	movs	r2, #32
 800094c:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 800094e:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 8000950:	2201      	movs	r2, #1
 8000952:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 8000954:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 8000956:	2200      	movs	r2, #0
 8000958:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 800095a:	4b0e      	ldr	r3, [pc, #56]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 800095c:	2200      	movs	r2, #0
 800095e:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 8000960:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 8000962:	2201      	movs	r2, #1
 8000964:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000966:	4b0b      	ldr	r3, [pc, #44]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 8000968:	2200      	movs	r2, #0
 800096a:	625a      	str	r2, [r3, #36]	@ 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 800096c:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 800096e:	2200      	movs	r2, #0
 8000970:	629a      	str	r2, [r3, #40]	@ 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 8000972:	4b08      	ldr	r3, [pc, #32]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 8000974:	2200      	movs	r2, #0
 8000976:	62da      	str	r2, [r3, #44]	@ 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 8000978:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 800097a:	2208      	movs	r2, #8
 800097c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 800097e:	4805      	ldr	r0, [pc, #20]	@ (8000994 <MX_OCTOSPI1_Init+0x68>)
 8000980:	f003 f9cc 	bl	8003d1c <HAL_OSPI_Init>
 8000984:	4603      	mov	r3, r0
 8000986:	2b00      	cmp	r3, #0
 8000988:	d001      	beq.n	800098e <MX_OCTOSPI1_Init+0x62>
  {
    Error_Handler();
 800098a:	f000 fa71 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 800098e:	bf00      	nop
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	2000010c 	.word	0x2000010c
 8000998:	a0001000 	.word	0xa0001000

0800099c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80009a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009a2:	4a1c      	ldr	r2, [pc, #112]	@ (8000a14 <MX_SPI3_Init+0x78>)
 80009a4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80009a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009a8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80009ac:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80009ae:	4b18      	ldr	r3, [pc, #96]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 80009b4:	4b16      	ldr	r3, [pc, #88]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009b6:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 80009ba:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009bc:	4b14      	ldr	r3, [pc, #80]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009be:	2200      	movs	r2, #0
 80009c0:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009c2:	4b13      	ldr	r3, [pc, #76]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009c4:	2200      	movs	r2, #0
 80009c6:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80009c8:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80009ce:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80009d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009d2:	2218      	movs	r2, #24
 80009d4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009d8:	2200      	movs	r2, #0
 80009da:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80009dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009de:	2200      	movs	r2, #0
 80009e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80009e8:	4b09      	ldr	r3, [pc, #36]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009ea:	2207      	movs	r2, #7
 80009ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009ee:	4b08      	ldr	r3, [pc, #32]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009f4:	4b06      	ldr	r3, [pc, #24]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009f6:	2208      	movs	r2, #8
 80009f8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80009fa:	4805      	ldr	r0, [pc, #20]	@ (8000a10 <MX_SPI3_Init+0x74>)
 80009fc:	f005 fada 	bl	8005fb4 <HAL_SPI_Init>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000a06:	f000 fa33 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000a0a:	bf00      	nop
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	2000015c 	.word	0x2000015c
 8000a14:	40003c00 	.word	0x40003c00

08000a18 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b090      	sub	sp, #64	@ 0x40
 8000a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a1e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a22:	2200      	movs	r2, #0
 8000a24:	601a      	str	r2, [r3, #0]
 8000a26:	605a      	str	r2, [r3, #4]
 8000a28:	609a      	str	r2, [r3, #8]
 8000a2a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000a2c:	f107 031c 	add.w	r3, r7, #28
 8000a30:	2200      	movs	r2, #0
 8000a32:	601a      	str	r2, [r3, #0]
 8000a34:	605a      	str	r2, [r3, #4]
 8000a36:	609a      	str	r2, [r3, #8]
 8000a38:	60da      	str	r2, [r3, #12]
 8000a3a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a3c:	f107 0310 	add.w	r3, r7, #16
 8000a40:	2200      	movs	r2, #0
 8000a42:	601a      	str	r2, [r3, #0]
 8000a44:	605a      	str	r2, [r3, #4]
 8000a46:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a48:	463b      	mov	r3, r7
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	601a      	str	r2, [r3, #0]
 8000a4e:	605a      	str	r2, [r3, #4]
 8000a50:	609a      	str	r2, [r3, #8]
 8000a52:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a54:	4b3c      	ldr	r3, [pc, #240]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000a56:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a5a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8000a5c:	4b3a      	ldr	r3, [pc, #232]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000a5e:	2277      	movs	r2, #119	@ 0x77
 8000a60:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a62:	4b39      	ldr	r3, [pc, #228]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000a68:	4b37      	ldr	r3, [pc, #220]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000a6a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000a6e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a70:	4b35      	ldr	r3, [pc, #212]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a76:	4b34      	ldr	r3, [pc, #208]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a7c:	4832      	ldr	r0, [pc, #200]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000a7e:	f006 f9c5 	bl	8006e0c <HAL_TIM_Base_Init>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000a88:	f000 f9f2 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a8c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a90:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a92:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a96:	4619      	mov	r1, r3
 8000a98:	482b      	ldr	r0, [pc, #172]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000a9a:	f007 f8d5 	bl	8007c48 <HAL_TIM_ConfigClockSource>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d001      	beq.n	8000aa8 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8000aa4:	f000 f9e4 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000aa8:	4827      	ldr	r0, [pc, #156]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000aaa:	f006 fb6d 	bl	8007188 <HAL_TIM_IC_Init>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d001      	beq.n	8000ab8 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8000ab4:	f000 f9dc 	bl	8000e70 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000ab8:	2304      	movs	r3, #4
 8000aba:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000abc:	2350      	movs	r3, #80	@ 0x50
 8000abe:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.TriggerFilter = 0;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000ac8:	f107 031c 	add.w	r3, r7, #28
 8000acc:	4619      	mov	r1, r3
 8000ace:	481e      	ldr	r0, [pc, #120]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000ad0:	f007 f983 	bl	8007dda <HAL_TIM_SlaveConfigSynchro>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8000ada:	f000 f9c9 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ae6:	f107 0310 	add.w	r3, r7, #16
 8000aea:	4619      	mov	r1, r3
 8000aec:	4816      	ldr	r0, [pc, #88]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000aee:	f007 ffd3 	bl	8008a98 <HAL_TIMEx_MasterConfigSynchronization>
 8000af2:	4603      	mov	r3, r0
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <MX_TIM2_Init+0xe4>
  {
    Error_Handler();
 8000af8:	f000 f9ba 	bl	8000e70 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000afc:	2300      	movs	r3, #0
 8000afe:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000b00:	2301      	movs	r3, #1
 8000b02:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000b0c:	463b      	mov	r3, r7
 8000b0e:	2200      	movs	r2, #0
 8000b10:	4619      	mov	r1, r3
 8000b12:	480d      	ldr	r0, [pc, #52]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000b14:	f006 fee7 	bl	80078e6 <HAL_TIM_IC_ConfigChannel>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	2b00      	cmp	r3, #0
 8000b1c:	d001      	beq.n	8000b22 <MX_TIM2_Init+0x10a>
  {
    Error_Handler();
 8000b1e:	f000 f9a7 	bl	8000e70 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8000b22:	2302      	movs	r3, #2
 8000b24:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8000b26:	2302      	movs	r3, #2
 8000b28:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000b2a:	463b      	mov	r3, r7
 8000b2c:	2204      	movs	r2, #4
 8000b2e:	4619      	mov	r1, r3
 8000b30:	4805      	ldr	r0, [pc, #20]	@ (8000b48 <MX_TIM2_Init+0x130>)
 8000b32:	f006 fed8 	bl	80078e6 <HAL_TIM_IC_ConfigChannel>
 8000b36:	4603      	mov	r3, r0
 8000b38:	2b00      	cmp	r3, #0
 8000b3a:	d001      	beq.n	8000b40 <MX_TIM2_Init+0x128>
  {
    Error_Handler();
 8000b3c:	f000 f998 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000b40:	bf00      	nop
 8000b42:	3740      	adds	r7, #64	@ 0x40
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	200001c0 	.word	0x200001c0

08000b4c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b08e      	sub	sp, #56	@ 0x38
 8000b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b52:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b56:	2200      	movs	r2, #0
 8000b58:	601a      	str	r2, [r3, #0]
 8000b5a:	605a      	str	r2, [r3, #4]
 8000b5c:	609a      	str	r2, [r3, #8]
 8000b5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b60:	f107 031c 	add.w	r3, r7, #28
 8000b64:	2200      	movs	r2, #0
 8000b66:	601a      	str	r2, [r3, #0]
 8000b68:	605a      	str	r2, [r3, #4]
 8000b6a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b6c:	463b      	mov	r3, r7
 8000b6e:	2200      	movs	r2, #0
 8000b70:	601a      	str	r2, [r3, #0]
 8000b72:	605a      	str	r2, [r3, #4]
 8000b74:	609a      	str	r2, [r3, #8]
 8000b76:	60da      	str	r2, [r3, #12]
 8000b78:	611a      	str	r2, [r3, #16]
 8000b7a:	615a      	str	r2, [r3, #20]
 8000b7c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b7e:	4b2d      	ldr	r3, [pc, #180]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000b80:	4a2d      	ldr	r2, [pc, #180]	@ (8000c38 <MX_TIM3_Init+0xec>)
 8000b82:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 239;
 8000b84:	4b2b      	ldr	r3, [pc, #172]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000b86:	22ef      	movs	r2, #239	@ 0xef
 8000b88:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b8a:	4b2a      	ldr	r3, [pc, #168]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49999;
 8000b90:	4b28      	ldr	r3, [pc, #160]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000b92:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000b96:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b98:	4b26      	ldr	r3, [pc, #152]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b9e:	4b25      	ldr	r3, [pc, #148]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000ba0:	2280      	movs	r2, #128	@ 0x80
 8000ba2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000ba4:	4823      	ldr	r0, [pc, #140]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000ba6:	f006 f931 	bl	8006e0c <HAL_TIM_Base_Init>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000bb0:	f000 f95e 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bb4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000bb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000bba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	481c      	ldr	r0, [pc, #112]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000bc2:	f007 f841 	bl	8007c48 <HAL_TIM_ConfigClockSource>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000bcc:	f000 f950 	bl	8000e70 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000bd0:	4818      	ldr	r0, [pc, #96]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000bd2:	f006 f972 	bl	8006eba <HAL_TIM_PWM_Init>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000bdc:	f000 f948 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000be0:	2300      	movs	r3, #0
 8000be2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000be4:	2300      	movs	r3, #0
 8000be6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000be8:	f107 031c 	add.w	r3, r7, #28
 8000bec:	4619      	mov	r1, r3
 8000bee:	4811      	ldr	r0, [pc, #68]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000bf0:	f007 ff52 	bl	8008a98 <HAL_TIMEx_MasterConfigSynchronization>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8000bfa:	f000 f939 	bl	8000e70 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bfe:	2360      	movs	r3, #96	@ 0x60
 8000c00:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 10;
 8000c02:	230a      	movs	r3, #10
 8000c04:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c06:	2300      	movs	r3, #0
 8000c08:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000c0e:	463b      	mov	r3, r7
 8000c10:	2208      	movs	r2, #8
 8000c12:	4619      	mov	r1, r3
 8000c14:	4807      	ldr	r0, [pc, #28]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000c16:	f006 ff03 	bl	8007a20 <HAL_TIM_PWM_ConfigChannel>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000c20:	f000 f926 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c24:	4803      	ldr	r0, [pc, #12]	@ (8000c34 <MX_TIM3_Init+0xe8>)
 8000c26:	f000 ff65 	bl	8001af4 <HAL_TIM_MspPostInit>

}
 8000c2a:	bf00      	nop
 8000c2c:	3738      	adds	r7, #56	@ 0x38
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	2000020c 	.word	0x2000020c
 8000c38:	40000400 	.word	0x40000400

08000c3c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000c40:	4b22      	ldr	r3, [pc, #136]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c42:	4a23      	ldr	r2, [pc, #140]	@ (8000cd0 <MX_USART1_UART_Init+0x94>)
 8000c44:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000c46:	4b21      	ldr	r3, [pc, #132]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c4c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000c4e:	4b1f      	ldr	r3, [pc, #124]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000c54:	4b1d      	ldr	r3, [pc, #116]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000c60:	4b1a      	ldr	r3, [pc, #104]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c62:	220c      	movs	r2, #12
 8000c64:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c66:	4b19      	ldr	r3, [pc, #100]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c6c:	4b17      	ldr	r3, [pc, #92]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000c72:	4b16      	ldr	r3, [pc, #88]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c78:	4b14      	ldr	r3, [pc, #80]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c7e:	4b13      	ldr	r3, [pc, #76]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000c84:	4811      	ldr	r0, [pc, #68]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c86:	f007 ffad 	bl	8008be4 <HAL_UART_Init>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000c90:	f000 f8ee 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c94:	2100      	movs	r1, #0
 8000c96:	480d      	ldr	r0, [pc, #52]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000c98:	f008 fea0 	bl	80099dc <HAL_UARTEx_SetTxFifoThreshold>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000ca2:	f000 f8e5 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ca6:	2100      	movs	r1, #0
 8000ca8:	4808      	ldr	r0, [pc, #32]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000caa:	f008 fed5 	bl	8009a58 <HAL_UARTEx_SetRxFifoThreshold>
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000cb4:	f000 f8dc 	bl	8000e70 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000cb8:	4804      	ldr	r0, [pc, #16]	@ (8000ccc <MX_USART1_UART_Init+0x90>)
 8000cba:	f008 fe56 	bl	800996a <HAL_UARTEx_DisableFifoMode>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000cc4:	f000 f8d4 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000cc8:	bf00      	nop
 8000cca:	bd80      	pop	{r7, pc}
 8000ccc:	20000258 	.word	0x20000258
 8000cd0:	40013800 	.word	0x40013800

08000cd4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b08a      	sub	sp, #40	@ 0x28
 8000cd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cda:	f107 0314 	add.w	r3, r7, #20
 8000cde:	2200      	movs	r2, #0
 8000ce0:	601a      	str	r2, [r3, #0]
 8000ce2:	605a      	str	r2, [r3, #4]
 8000ce4:	609a      	str	r2, [r3, #8]
 8000ce6:	60da      	str	r2, [r3, #12]
 8000ce8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b4c      	ldr	r3, [pc, #304]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cee:	4a4b      	ldr	r2, [pc, #300]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000cf6:	4b49      	ldr	r3, [pc, #292]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfa:	f003 0301 	and.w	r3, r3, #1
 8000cfe:	613b      	str	r3, [r7, #16]
 8000d00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d02:	4b46      	ldr	r3, [pc, #280]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000d04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d06:	4a45      	ldr	r2, [pc, #276]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000d08:	f043 0302 	orr.w	r3, r3, #2
 8000d0c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d0e:	4b43      	ldr	r3, [pc, #268]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d12:	f003 0302 	and.w	r3, r3, #2
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d1a:	4b40      	ldr	r3, [pc, #256]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1e:	4a3f      	ldr	r2, [pc, #252]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000d20:	f043 0310 	orr.w	r3, r3, #16
 8000d24:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d26:	4b3d      	ldr	r3, [pc, #244]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2a:	f003 0310 	and.w	r3, r3, #16
 8000d2e:	60bb      	str	r3, [r7, #8]
 8000d30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d32:	4b3a      	ldr	r3, [pc, #232]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d36:	4a39      	ldr	r2, [pc, #228]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000d38:	f043 0304 	orr.w	r3, r3, #4
 8000d3c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d3e:	4b37      	ldr	r3, [pc, #220]	@ (8000e1c <MX_GPIO_Init+0x148>)
 8000d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d42:	f003 0304 	and.w	r3, r3, #4
 8000d46:	607b      	str	r3, [r7, #4]
 8000d48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin, GPIO_PIN_RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	210f      	movs	r1, #15
 8000d4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d52:	f002 f955 	bl	8003000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, WIFI_RESET_Pin|WIFI_NSS_Pin, GPIO_PIN_RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	f240 1101 	movw	r1, #257	@ 0x101
 8000d5c:	4830      	ldr	r0, [pc, #192]	@ (8000e20 <MX_GPIO_Init+0x14c>)
 8000d5e:	f002 f94f 	bl	8003000 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 8000d62:	2200      	movs	r2, #0
 8000d64:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000d68:	482e      	ldr	r0, [pc, #184]	@ (8000e24 <MX_GPIO_Init+0x150>)
 8000d6a:	f002 f949 	bl	8003000 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IN1_Pin IN2_Pin IN3_Pin IN4_Pin */
  GPIO_InitStruct.Pin = IN1_Pin|IN2_Pin|IN3_Pin|IN4_Pin;
 8000d6e:	230f      	movs	r3, #15
 8000d70:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d72:	2301      	movs	r3, #1
 8000d74:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d76:	2300      	movs	r3, #0
 8000d78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d7e:	f107 0314 	add.w	r3, r7, #20
 8000d82:	4619      	mov	r1, r3
 8000d84:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d88:	f001 fe9e 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : WIFI_RESET_Pin WIFI_NSS_Pin */
  GPIO_InitStruct.Pin = WIFI_RESET_Pin|WIFI_NSS_Pin;
 8000d8c:	f240 1301 	movw	r3, #257	@ 0x101
 8000d90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d92:	2301      	movs	r3, #1
 8000d94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d9e:	f107 0314 	add.w	r3, r7, #20
 8000da2:	4619      	mov	r1, r3
 8000da4:	481e      	ldr	r0, [pc, #120]	@ (8000e20 <MX_GPIO_Init+0x14c>)
 8000da6:	f001 fe8f 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13
                           PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8000daa:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 8000dae:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db0:	2302      	movs	r3, #2
 8000db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db8:	2303      	movs	r3, #3
 8000dba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8000dbc:	230a      	movs	r3, #10
 8000dbe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dc0:	f107 0314 	add.w	r3, r7, #20
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4816      	ldr	r0, [pc, #88]	@ (8000e20 <MX_GPIO_Init+0x14c>)
 8000dc8:	f001 fe7e 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8000dcc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000dd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd2:	2301      	movs	r3, #1
 8000dd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dde:	f107 0314 	add.w	r3, r7, #20
 8000de2:	4619      	mov	r1, r3
 8000de4:	480f      	ldr	r0, [pc, #60]	@ (8000e24 <MX_GPIO_Init+0x150>)
 8000de6:	f001 fe6f 	bl	8002ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_CMD_DATA_READY_Pin */
  GPIO_InitStruct.Pin = WIFI_CMD_DATA_READY_Pin;
 8000dea:	2302      	movs	r3, #2
 8000dec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000dee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df4:	2300      	movs	r3, #0
 8000df6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WIFI_CMD_DATA_READY_GPIO_Port, &GPIO_InitStruct);
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	4808      	ldr	r0, [pc, #32]	@ (8000e20 <MX_GPIO_Init+0x14c>)
 8000e00:	f001 fe62 	bl	8002ac8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000e04:	2200      	movs	r2, #0
 8000e06:	2100      	movs	r1, #0
 8000e08:	2007      	movs	r0, #7
 8000e0a:	f001 fe26 	bl	8002a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000e0e:	2007      	movs	r0, #7
 8000e10:	f001 fe3f 	bl	8002a92 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e14:	bf00      	nop
 8000e16:	3728      	adds	r7, #40	@ 0x28
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	40021000 	.word	0x40021000
 8000e20:	48001000 	.word	0x48001000
 8000e24:	48000400 	.word	0x48000400

08000e28 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) {
 8000e28:	b480      	push	{r7}
 8000e2a:	b083      	sub	sp, #12
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	6078      	str	r0, [r7, #4]
	if (htim->Channel!=HAL_TIM_ACTIVE_CHANNEL_2) {
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	7f1b      	ldrb	r3, [r3, #28]
 8000e34:	2b02      	cmp	r3, #2
 8000e36:	d111      	bne.n	8000e5c <HAL_TIM_IC_CaptureCallback+0x34>
		return;
	}
	if ((htim->Instance == TIM2) && (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)) {
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e40:	d10d      	bne.n	8000e5e <HAL_TIM_IC_CaptureCallback+0x36>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	7f1b      	ldrb	r3, [r3, #28]
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	d109      	bne.n	8000e5e <HAL_TIM_IC_CaptureCallback+0x36>
		micro_sec = TIM2->CCR2;
 8000e4a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000e50:	4a05      	ldr	r2, [pc, #20]	@ (8000e68 <HAL_TIM_IC_CaptureCallback+0x40>)
 8000e52:	6013      	str	r3, [r2, #0]
		state = DISPLAY;
 8000e54:	4b05      	ldr	r3, [pc, #20]	@ (8000e6c <HAL_TIM_IC_CaptureCallback+0x44>)
 8000e56:	2201      	movs	r2, #1
 8000e58:	701a      	strb	r2, [r3, #0]
 8000e5a:	e000      	b.n	8000e5e <HAL_TIM_IC_CaptureCallback+0x36>
		return;
 8000e5c:	bf00      	nop
	}
}
 8000e5e:	370c      	adds	r7, #12
 8000e60:	46bd      	mov	sp, r7
 8000e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e66:	4770      	bx	lr
 8000e68:	200002f0 	.word	0x200002f0
 8000e6c:	200002ec 	.word	0x200002ec

08000e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e74:	b672      	cpsid	i
}
 8000e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e78:	bf00      	nop
 8000e7a:	e7fd      	b.n	8000e78 <Error_Handler+0x8>

08000e7c <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08a      	sub	sp, #40	@ 0x28
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8000e84:	4b27      	ldr	r3, [pc, #156]	@ (8000f24 <I2Cx_MspInit+0xa8>)
 8000e86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e88:	4a26      	ldr	r2, [pc, #152]	@ (8000f24 <I2Cx_MspInit+0xa8>)
 8000e8a:	f043 0302 	orr.w	r3, r3, #2
 8000e8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e90:	4b24      	ldr	r3, [pc, #144]	@ (8000f24 <I2Cx_MspInit+0xa8>)
 8000e92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e94:	f003 0302 	and.w	r3, r3, #2
 8000e98:	613b      	str	r3, [r7, #16]
 8000e9a:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8000e9c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000ea0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8000ea2:	2312      	movs	r3, #18
 8000ea4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eaa:	2303      	movs	r3, #3
 8000eac:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8000eae:	2304      	movs	r3, #4
 8000eb0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000eb2:	f107 0314 	add.w	r3, r7, #20
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	481b      	ldr	r0, [pc, #108]	@ (8000f28 <I2Cx_MspInit+0xac>)
 8000eba:	f001 fe05 	bl	8002ac8 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8000ebe:	f107 0314 	add.w	r3, r7, #20
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4818      	ldr	r0, [pc, #96]	@ (8000f28 <I2Cx_MspInit+0xac>)
 8000ec6:	f001 fdff 	bl	8002ac8 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8000eca:	4b16      	ldr	r3, [pc, #88]	@ (8000f24 <I2Cx_MspInit+0xa8>)
 8000ecc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ece:	4a15      	ldr	r2, [pc, #84]	@ (8000f24 <I2Cx_MspInit+0xa8>)
 8000ed0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000ed4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ed6:	4b13      	ldr	r3, [pc, #76]	@ (8000f24 <I2Cx_MspInit+0xa8>)
 8000ed8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000ede:	60fb      	str	r3, [r7, #12]
 8000ee0:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8000ee2:	4b10      	ldr	r3, [pc, #64]	@ (8000f24 <I2Cx_MspInit+0xa8>)
 8000ee4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ee6:	4a0f      	ldr	r2, [pc, #60]	@ (8000f24 <I2Cx_MspInit+0xa8>)
 8000ee8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000eec:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8000eee:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <I2Cx_MspInit+0xa8>)
 8000ef0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ef2:	4a0c      	ldr	r2, [pc, #48]	@ (8000f24 <I2Cx_MspInit+0xa8>)
 8000ef4:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000ef8:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8000efa:	2200      	movs	r2, #0
 8000efc:	210f      	movs	r1, #15
 8000efe:	2021      	movs	r0, #33	@ 0x21
 8000f00:	f001 fdab 	bl	8002a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000f04:	2021      	movs	r0, #33	@ 0x21
 8000f06:	f001 fdc4 	bl	8002a92 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	210f      	movs	r1, #15
 8000f0e:	2022      	movs	r0, #34	@ 0x22
 8000f10:	f001 fda3 	bl	8002a5a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8000f14:	2022      	movs	r0, #34	@ 0x22
 8000f16:	f001 fdbc 	bl	8002a92 <HAL_NVIC_EnableIRQ>
}
 8000f1a:	bf00      	nop
 8000f1c:	3728      	adds	r7, #40	@ 0x28
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40021000 	.word	0x40021000
 8000f28:	48000400 	.word	0x48000400

08000f2c <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	4a12      	ldr	r2, [pc, #72]	@ (8000f80 <I2Cx_Init+0x54>)
 8000f38:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	4a11      	ldr	r2, [pc, #68]	@ (8000f84 <I2Cx_Init+0x58>)
 8000f3e:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2200      	movs	r2, #0
 8000f44:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2201      	movs	r2, #1
 8000f4a:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	2200      	movs	r2, #0
 8000f50:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	2200      	movs	r2, #0
 8000f56:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2200      	movs	r2, #0
 8000f62:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f7ff ff89 	bl	8000e7c <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8000f6a:	6878      	ldr	r0, [r7, #4]
 8000f6c:	f002 f883 	bl	8003076 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8000f70:	2100      	movs	r1, #0
 8000f72:	6878      	ldr	r0, [r7, #4]
 8000f74:	f002 fe3a 	bl	8003bec <HAL_I2CEx_ConfigAnalogFilter>
}
 8000f78:	bf00      	nop
 8000f7a:	3708      	adds	r7, #8
 8000f7c:	46bd      	mov	sp, r7
 8000f7e:	bd80      	pop	{r7, pc}
 8000f80:	40005800 	.word	0x40005800
 8000f84:	00702681 	.word	0x00702681

08000f88 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b08a      	sub	sp, #40	@ 0x28
 8000f8c:	af04      	add	r7, sp, #16
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	4608      	mov	r0, r1
 8000f92:	4611      	mov	r1, r2
 8000f94:	461a      	mov	r2, r3
 8000f96:	4603      	mov	r3, r0
 8000f98:	72fb      	strb	r3, [r7, #11]
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	813b      	strh	r3, [r7, #8]
 8000f9e:	4613      	mov	r3, r2
 8000fa0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000fa6:	7afb      	ldrb	r3, [r7, #11]
 8000fa8:	b299      	uxth	r1, r3
 8000faa:	88f8      	ldrh	r0, [r7, #6]
 8000fac:	893a      	ldrh	r2, [r7, #8]
 8000fae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fb2:	9302      	str	r3, [sp, #8]
 8000fb4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8000fb6:	9301      	str	r3, [sp, #4]
 8000fb8:	6a3b      	ldr	r3, [r7, #32]
 8000fba:	9300      	str	r3, [sp, #0]
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	68f8      	ldr	r0, [r7, #12]
 8000fc0:	f002 fa38 	bl	8003434 <HAL_I2C_Mem_Read>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8000fc8:	7dfb      	ldrb	r3, [r7, #23]
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d004      	beq.n	8000fd8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8000fce:	7afb      	ldrb	r3, [r7, #11]
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	68f8      	ldr	r0, [r7, #12]
 8000fd4:	f000 f832 	bl	800103c <I2Cx_Error>
  }
  return status;
 8000fd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fda:	4618      	mov	r0, r3
 8000fdc:	3718      	adds	r7, #24
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	bd80      	pop	{r7, pc}

08000fe2 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	b08a      	sub	sp, #40	@ 0x28
 8000fe6:	af04      	add	r7, sp, #16
 8000fe8:	60f8      	str	r0, [r7, #12]
 8000fea:	4608      	mov	r0, r1
 8000fec:	4611      	mov	r1, r2
 8000fee:	461a      	mov	r2, r3
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	72fb      	strb	r3, [r7, #11]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	813b      	strh	r3, [r7, #8]
 8000ff8:	4613      	mov	r3, r2
 8000ffa:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001000:	7afb      	ldrb	r3, [r7, #11]
 8001002:	b299      	uxth	r1, r3
 8001004:	88f8      	ldrh	r0, [r7, #6]
 8001006:	893a      	ldrh	r2, [r7, #8]
 8001008:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800100c:	9302      	str	r3, [sp, #8]
 800100e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001010:	9301      	str	r3, [sp, #4]
 8001012:	6a3b      	ldr	r3, [r7, #32]
 8001014:	9300      	str	r3, [sp, #0]
 8001016:	4603      	mov	r3, r0
 8001018:	68f8      	ldr	r0, [r7, #12]
 800101a:	f002 f8f7 	bl	800320c <HAL_I2C_Mem_Write>
 800101e:	4603      	mov	r3, r0
 8001020:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001022:	7dfb      	ldrb	r3, [r7, #23]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d004      	beq.n	8001032 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001028:	7afb      	ldrb	r3, [r7, #11]
 800102a:	4619      	mov	r1, r3
 800102c:	68f8      	ldr	r0, [r7, #12]
 800102e:	f000 f805 	bl	800103c <I2Cx_Error>
  }
  return status;
 8001032:	7dfb      	ldrb	r3, [r7, #23]
}
 8001034:	4618      	mov	r0, r3
 8001036:	3718      	adds	r7, #24
 8001038:	46bd      	mov	sp, r7
 800103a:	bd80      	pop	{r7, pc}

0800103c <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
 8001044:	460b      	mov	r3, r1
 8001046:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f002 f8af 	bl	80031ac <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f7ff ff6c 	bl	8000f2c <I2Cx_Init>
}
 8001054:	bf00      	nop
 8001056:	3708      	adds	r7, #8
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}

0800105c <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001060:	4802      	ldr	r0, [pc, #8]	@ (800106c <SENSOR_IO_Init+0x10>)
 8001062:	f7ff ff63 	bl	8000f2c <I2Cx_Init>
}
 8001066:	bf00      	nop
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	20000488 	.word	0x20000488

08001070 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af02      	add	r7, sp, #8
 8001076:	4603      	mov	r3, r0
 8001078:	71fb      	strb	r3, [r7, #7]
 800107a:	460b      	mov	r3, r1
 800107c:	71bb      	strb	r3, [r7, #6]
 800107e:	4613      	mov	r3, r2
 8001080:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001082:	79bb      	ldrb	r3, [r7, #6]
 8001084:	b29a      	uxth	r2, r3
 8001086:	79f9      	ldrb	r1, [r7, #7]
 8001088:	2301      	movs	r3, #1
 800108a:	9301      	str	r3, [sp, #4]
 800108c:	1d7b      	adds	r3, r7, #5
 800108e:	9300      	str	r3, [sp, #0]
 8001090:	2301      	movs	r3, #1
 8001092:	4803      	ldr	r0, [pc, #12]	@ (80010a0 <SENSOR_IO_Write+0x30>)
 8001094:	f7ff ffa5 	bl	8000fe2 <I2Cx_WriteMultiple>
}
 8001098:	bf00      	nop
 800109a:	3708      	adds	r7, #8
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	20000488 	.word	0x20000488

080010a4 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af02      	add	r7, sp, #8
 80010aa:	4603      	mov	r3, r0
 80010ac:	460a      	mov	r2, r1
 80010ae:	71fb      	strb	r3, [r7, #7]
 80010b0:	4613      	mov	r3, r2
 80010b2:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80010b4:	2300      	movs	r3, #0
 80010b6:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80010b8:	79bb      	ldrb	r3, [r7, #6]
 80010ba:	b29a      	uxth	r2, r3
 80010bc:	79f9      	ldrb	r1, [r7, #7]
 80010be:	2301      	movs	r3, #1
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	f107 030f 	add.w	r3, r7, #15
 80010c6:	9300      	str	r3, [sp, #0]
 80010c8:	2301      	movs	r3, #1
 80010ca:	4804      	ldr	r0, [pc, #16]	@ (80010dc <SENSOR_IO_Read+0x38>)
 80010cc:	f7ff ff5c 	bl	8000f88 <I2Cx_ReadMultiple>

  return read_value;
 80010d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop
 80010dc:	20000488 	.word	0x20000488

080010e0 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af02      	add	r7, sp, #8
 80010e6:	603a      	str	r2, [r7, #0]
 80010e8:	461a      	mov	r2, r3
 80010ea:	4603      	mov	r3, r0
 80010ec:	71fb      	strb	r3, [r7, #7]
 80010ee:	460b      	mov	r3, r1
 80010f0:	71bb      	strb	r3, [r7, #6]
 80010f2:	4613      	mov	r3, r2
 80010f4:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80010f6:	79bb      	ldrb	r3, [r7, #6]
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	79f9      	ldrb	r1, [r7, #7]
 80010fc:	88bb      	ldrh	r3, [r7, #4]
 80010fe:	9301      	str	r3, [sp, #4]
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	9300      	str	r3, [sp, #0]
 8001104:	2301      	movs	r3, #1
 8001106:	4804      	ldr	r0, [pc, #16]	@ (8001118 <SENSOR_IO_ReadMultiple+0x38>)
 8001108:	f7ff ff3e 	bl	8000f88 <I2Cx_ReadMultiple>
 800110c:	4603      	mov	r3, r0
}
 800110e:	4618      	mov	r0, r3
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20000488 	.word	0x20000488

0800111c <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 800111c:	b580      	push	{r7, lr}
 800111e:	b084      	sub	sp, #16
 8001120:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 8001122:	4b3b      	ldr	r3, [pc, #236]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 8001124:	4a3b      	ldr	r2, [pc, #236]	@ (8001214 <BSP_QSPI_Init+0xf8>)
 8001126:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8001128:	4839      	ldr	r0, [pc, #228]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 800112a:	f002 fea1 	bl	8003e70 <HAL_OSPI_DeInit>
 800112e:	4603      	mov	r3, r0
 8001130:	2b00      	cmp	r3, #0
 8001132:	d001      	beq.n	8001138 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8001134:	2301      	movs	r3, #1
 8001136:	e067      	b.n	8001208 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8001138:	f000 f86e 	bl	8001218 <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 800113c:	4b34      	ldr	r3, [pc, #208]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 800113e:	2204      	movs	r2, #4
 8001140:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 8001142:	4b33      	ldr	r3, [pc, #204]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 8001144:	2200      	movs	r2, #0
 8001146:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8001148:	4b31      	ldr	r3, [pc, #196]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 800114a:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800114e:	60da      	str	r2, [r3, #12]
 8001150:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8001154:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001156:	68bb      	ldr	r3, [r7, #8]
 8001158:	fa93 f3a3 	rbit	r3, r3
 800115c:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d101      	bne.n	800116c <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8001168:	2320      	movs	r3, #32
 800116a:	e003      	b.n	8001174 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	fab3 f383 	clz	r3, r3
 8001172:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8001174:	461a      	mov	r2, r3
 8001176:	4b26      	ldr	r3, [pc, #152]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 8001178:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 800117a:	4b25      	ldr	r3, [pc, #148]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 800117c:	2201      	movs	r2, #1
 800117e:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8001180:	4b23      	ldr	r3, [pc, #140]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 8001182:	2200      	movs	r2, #0
 8001184:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8001186:	4b22      	ldr	r3, [pc, #136]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 8001188:	2200      	movs	r2, #0
 800118a:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 800118c:	4b20      	ldr	r3, [pc, #128]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 800118e:	2204      	movs	r2, #4
 8001190:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8001192:	4b1f      	ldr	r3, [pc, #124]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 8001194:	2200      	movs	r2, #0
 8001196:	625a      	str	r2, [r3, #36]	@ 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8001198:	4b1d      	ldr	r3, [pc, #116]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 800119a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800119e:	629a      	str	r2, [r3, #40]	@ 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 80011a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 80011a6:	4b1a      	ldr	r3, [pc, #104]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	631a      	str	r2, [r3, #48]	@ 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 80011ac:	4818      	ldr	r0, [pc, #96]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 80011ae:	f002 fdb5 	bl	8003d1c <HAL_OSPI_Init>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d001      	beq.n	80011bc <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e025      	b.n	8001208 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 80011bc:	4814      	ldr	r0, [pc, #80]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 80011be:	f000 f86b 	bl	8001298 <QSPI_ResetMemory>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 80011c8:	2304      	movs	r3, #4
 80011ca:	e01d      	b.n	8001208 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 80011cc:	2101      	movs	r1, #1
 80011ce:	4810      	ldr	r0, [pc, #64]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 80011d0:	f000 f950 	bl	8001474 <QSPI_QuadMode>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d001      	beq.n	80011de <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 80011da:	2301      	movs	r3, #1
 80011dc:	e014      	b.n	8001208 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 80011de:	2101      	movs	r1, #1
 80011e0:	480b      	ldr	r0, [pc, #44]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 80011e2:	f000 f9f3 	bl	80015cc <QSPI_HighPerfMode>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 80011ec:	2301      	movs	r3, #1
 80011ee:	e00b      	b.n	8001208 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 80011f0:	4b07      	ldr	r3, [pc, #28]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 80011f2:	2202      	movs	r2, #2
 80011f4:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 80011f6:	4806      	ldr	r0, [pc, #24]	@ (8001210 <BSP_QSPI_Init+0xf4>)
 80011f8:	f002 fd90 	bl	8003d1c <HAL_OSPI_Init>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e000      	b.n	8001208 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8001206:	2300      	movs	r3, #0
}
 8001208:	4618      	mov	r0, r3
 800120a:	3710      	adds	r7, #16
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}
 8001210:	200004dc 	.word	0x200004dc
 8001214:	a0001000 	.word	0xa0001000

08001218 <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b088      	sub	sp, #32
 800121c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 800121e:	4b1c      	ldr	r3, [pc, #112]	@ (8001290 <BSP_QSPI_MspInit+0x78>)
 8001220:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001222:	4a1b      	ldr	r2, [pc, #108]	@ (8001290 <BSP_QSPI_MspInit+0x78>)
 8001224:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001228:	6513      	str	r3, [r2, #80]	@ 0x50
 800122a:	4b19      	ldr	r3, [pc, #100]	@ (8001290 <BSP_QSPI_MspInit+0x78>)
 800122c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800122e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001232:	60bb      	str	r3, [r7, #8]
 8001234:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8001236:	4b16      	ldr	r3, [pc, #88]	@ (8001290 <BSP_QSPI_MspInit+0x78>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800123a:	4a15      	ldr	r2, [pc, #84]	@ (8001290 <BSP_QSPI_MspInit+0x78>)
 800123c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001240:	6313      	str	r3, [r2, #48]	@ 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8001242:	4b13      	ldr	r3, [pc, #76]	@ (8001290 <BSP_QSPI_MspInit+0x78>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	4a12      	ldr	r2, [pc, #72]	@ (8001290 <BSP_QSPI_MspInit+0x78>)
 8001248:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800124c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800124e:	4b10      	ldr	r3, [pc, #64]	@ (8001290 <BSP_QSPI_MspInit+0x78>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	4a0f      	ldr	r2, [pc, #60]	@ (8001290 <BSP_QSPI_MspInit+0x78>)
 8001254:	f043 0310 	orr.w	r3, r3, #16
 8001258:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800125a:	4b0d      	ldr	r3, [pc, #52]	@ (8001290 <BSP_QSPI_MspInit+0x78>)
 800125c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800125e:	f003 0310 	and.w	r3, r3, #16
 8001262:	607b      	str	r3, [r7, #4]
 8001264:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8001266:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 800126a:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 800126c:	2302      	movs	r3, #2
 800126e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8001274:	2303      	movs	r3, #3
 8001276:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001278:	230a      	movs	r3, #10
 800127a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800127c:	f107 030c 	add.w	r3, r7, #12
 8001280:	4619      	mov	r1, r3
 8001282:	4804      	ldr	r0, [pc, #16]	@ (8001294 <BSP_QSPI_MspInit+0x7c>)
 8001284:	f001 fc20 	bl	8002ac8 <HAL_GPIO_Init>
}
 8001288:	bf00      	nop
 800128a:	3720      	adds	r7, #32
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}
 8001290:	40021000 	.word	0x40021000
 8001294:	48001000 	.word	0x48001000

08001298 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b096      	sub	sp, #88	@ 0x58
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80012a4:	2300      	movs	r3, #0
 80012a6:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 80012a8:	2366      	movs	r3, #102	@ 0x66
 80012aa:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80012ac:	2301      	movs	r3, #1
 80012ae:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80012b0:	2300      	movs	r3, #0
 80012b2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80012b8:	2300      	movs	r3, #0
 80012ba:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80012bc:	2300      	movs	r3, #0
 80012be:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 80012c0:	2300      	movs	r3, #0
 80012c2:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DummyCycles        = 0;
 80012c4:	2300      	movs	r3, #0
 80012c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80012c8:	2300      	movs	r3, #0
 80012ca:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80012cc:	2300      	movs	r3, #0
 80012ce:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80012d0:	f107 0308 	add.w	r3, r7, #8
 80012d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012d8:	4619      	mov	r1, r3
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f002 fdef 	bl	8003ebe <HAL_OSPI_Command>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e019      	b.n	800131e <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 80012ea:	2399      	movs	r3, #153	@ 0x99
 80012ec:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80012ee:	f107 0308 	add.w	r3, r7, #8
 80012f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012f6:	4619      	mov	r1, r3
 80012f8:	6878      	ldr	r0, [r7, #4]
 80012fa:	f002 fde0 	bl	8003ebe <HAL_OSPI_Command>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8001304:	2301      	movs	r3, #1
 8001306:	e00a      	b.n	800131e <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001308:	f241 3188 	movw	r1, #5000	@ 0x1388
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f000 f866 	bl	80013de <QSPI_AutoPollingMemReady>
 8001312:	4603      	mov	r3, r0
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	e000      	b.n	800131e <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 800131c:	2300      	movs	r3, #0
}
 800131e:	4618      	mov	r0, r3
 8001320:	3758      	adds	r7, #88	@ 0x58
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}

08001326 <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8001326:	b580      	push	{r7, lr}
 8001328:	b09c      	sub	sp, #112	@ 0x70
 800132a:	af00      	add	r7, sp, #0
 800132c:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800132e:	2300      	movs	r3, #0
 8001330:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001332:	2300      	movs	r3, #0
 8001334:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8001336:	2306      	movs	r3, #6
 8001338:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800133a:	2301      	movs	r3, #1
 800133c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800133e:	2300      	movs	r3, #0
 8001340:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001342:	2300      	movs	r3, #0
 8001344:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001346:	2300      	movs	r3, #0
 8001348:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800134a:	2300      	movs	r3, #0
 800134c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 800134e:	2300      	movs	r3, #0
 8001350:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DummyCycles        = 0;
 8001352:	2300      	movs	r3, #0
 8001354:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8001356:	2300      	movs	r3, #0
 8001358:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800135a:	2300      	movs	r3, #0
 800135c:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800135e:	f107 0320 	add.w	r3, r7, #32
 8001362:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001366:	4619      	mov	r1, r3
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	f002 fda8 	bl	8003ebe <HAL_OSPI_Command>
 800136e:	4603      	mov	r3, r0
 8001370:	2b00      	cmp	r3, #0
 8001372:	d001      	beq.n	8001378 <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8001374:	2301      	movs	r3, #1
 8001376:	e02e      	b.n	80013d6 <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8001378:	2302      	movs	r3, #2
 800137a:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 800137c:	2302      	movs	r3, #2
 800137e:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8001380:	2300      	movs	r3, #0
 8001382:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8001384:	2310      	movs	r3, #16
 8001386:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001388:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800138c:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 800138e:	2305      	movs	r3, #5
 8001390:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8001392:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001396:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData       = 1;
 8001398:	2301      	movs	r3, #1
 800139a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 800139c:	2300      	movs	r3, #0
 800139e:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80013a0:	f107 0320 	add.w	r3, r7, #32
 80013a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013a8:	4619      	mov	r1, r3
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f002 fd87 	bl	8003ebe <HAL_OSPI_Command>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e00d      	b.n	80013d6 <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80013ba:	f107 030c 	add.w	r3, r7, #12
 80013be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013c2:	4619      	mov	r1, r3
 80013c4:	6878      	ldr	r0, [r7, #4]
 80013c6:	f002 ff11 	bl	80041ec <HAL_OSPI_AutoPolling>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e000      	b.n	80013d6 <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	4618      	mov	r0, r3
 80013d8:	3770      	adds	r7, #112	@ 0x70
 80013da:	46bd      	mov	sp, r7
 80013dc:	bd80      	pop	{r7, pc}

080013de <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80013de:	b580      	push	{r7, lr}
 80013e0:	b09c      	sub	sp, #112	@ 0x70
 80013e2:	af00      	add	r7, sp, #0
 80013e4:	6078      	str	r0, [r7, #4]
 80013e6:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80013e8:	2300      	movs	r3, #0
 80013ea:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80013ec:	2300      	movs	r3, #0
 80013ee:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 80013f0:	2305      	movs	r3, #5
 80013f2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80013f4:	2301      	movs	r3, #1
 80013f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80013f8:	2300      	movs	r3, #0
 80013fa:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80013fc:	2300      	movs	r3, #0
 80013fe:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001400:	2300      	movs	r3, #0
 8001402:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001404:	2300      	movs	r3, #0
 8001406:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8001408:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800140c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.NbData             = 1;
 800140e:	2301      	movs	r3, #1
 8001410:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001412:	2300      	movs	r3, #0
 8001414:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DummyCycles        = 0;
 8001416:	2300      	movs	r3, #0
 8001418:	667b      	str	r3, [r7, #100]	@ 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800141a:	2300      	movs	r3, #0
 800141c:	66bb      	str	r3, [r7, #104]	@ 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800141e:	2300      	movs	r3, #0
 8001420:	66fb      	str	r3, [r7, #108]	@ 0x6c

  sConfig.Match         = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8001426:	2301      	movs	r3, #1
 8001428:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 800142a:	2300      	movs	r3, #0
 800142c:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 800142e:	2310      	movs	r3, #16
 8001430:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8001432:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001436:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001438:	f107 0320 	add.w	r3, r7, #32
 800143c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001440:	4619      	mov	r1, r3
 8001442:	6878      	ldr	r0, [r7, #4]
 8001444:	f002 fd3b 	bl	8003ebe <HAL_OSPI_Command>
 8001448:	4603      	mov	r3, r0
 800144a:	2b00      	cmp	r3, #0
 800144c:	d001      	beq.n	8001452 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 800144e:	2301      	movs	r3, #1
 8001450:	e00c      	b.n	800146c <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8001452:	f107 030c 	add.w	r3, r7, #12
 8001456:	683a      	ldr	r2, [r7, #0]
 8001458:	4619      	mov	r1, r3
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f002 fec6 	bl	80041ec <HAL_OSPI_AutoPolling>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	e000      	b.n	800146c <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 800146a:	2300      	movs	r3, #0
}
 800146c:	4618      	mov	r0, r3
 800146e:	3770      	adds	r7, #112	@ 0x70
 8001470:	46bd      	mov	sp, r7
 8001472:	bd80      	pop	{r7, pc}

08001474 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b098      	sub	sp, #96	@ 0x60
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
 800147c:	460b      	mov	r3, r1
 800147e:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8001480:	2300      	movs	r3, #0
 8001482:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001484:	2300      	movs	r3, #0
 8001486:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001488:	2305      	movs	r3, #5
 800148a:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 800148c:	2301      	movs	r3, #1
 800148e:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8001490:	2300      	movs	r3, #0
 8001492:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001494:	2300      	movs	r3, #0
 8001496:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001498:	2300      	movs	r3, #0
 800149a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 800149c:	2300      	movs	r3, #0
 800149e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80014a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80014a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80014a6:	2300      	movs	r3, #0
 80014a8:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 80014aa:	2300      	movs	r3, #0
 80014ac:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 80014b2:	2300      	movs	r3, #0
 80014b4:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 80014b6:	2300      	movs	r3, #0
 80014b8:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80014ba:	f107 0310 	add.w	r3, r7, #16
 80014be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014c2:	4619      	mov	r1, r3
 80014c4:	6878      	ldr	r0, [r7, #4]
 80014c6:	f002 fcfa 	bl	8003ebe <HAL_OSPI_Command>
 80014ca:	4603      	mov	r3, r0
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d001      	beq.n	80014d4 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e077      	b.n	80015c4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80014d4:	f107 030f 	add.w	r3, r7, #15
 80014d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014dc:	4619      	mov	r1, r3
 80014de:	6878      	ldr	r0, [r7, #4]
 80014e0:	f002 fde1 	bl	80040a6 <HAL_OSPI_Receive>
 80014e4:	4603      	mov	r3, r0
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d001      	beq.n	80014ee <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e06a      	b.n	80015c4 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 80014ee:	6878      	ldr	r0, [r7, #4]
 80014f0:	f7ff ff19 	bl	8001326 <QSPI_WriteEnable>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e062      	b.n	80015c4 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 80014fe:	78fb      	ldrb	r3, [r7, #3]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d105      	bne.n	8001510 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8001504:	7bfb      	ldrb	r3, [r7, #15]
 8001506:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800150a:	b2db      	uxtb	r3, r3
 800150c:	73fb      	strb	r3, [r7, #15]
 800150e:	e004      	b.n	800151a <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001516:	b2db      	uxtb	r3, r3
 8001518:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800151a:	2301      	movs	r3, #1
 800151c:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800151e:	f107 0310 	add.w	r3, r7, #16
 8001522:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001526:	4619      	mov	r1, r3
 8001528:	6878      	ldr	r0, [r7, #4]
 800152a:	f002 fcc8 	bl	8003ebe <HAL_OSPI_Command>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e045      	b.n	80015c4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001538:	f107 030f 	add.w	r3, r7, #15
 800153c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001540:	4619      	mov	r1, r3
 8001542:	6878      	ldr	r0, [r7, #4]
 8001544:	f002 fd3c 	bl	8003fc0 <HAL_OSPI_Transmit>
 8001548:	4603      	mov	r3, r0
 800154a:	2b00      	cmp	r3, #0
 800154c:	d001      	beq.n	8001552 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e038      	b.n	80015c4 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001552:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff ff41 	bl	80013de <QSPI_AutoPollingMemReady>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e02e      	b.n	80015c4 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 8001566:	2305      	movs	r3, #5
 8001568:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800156a:	f107 0310 	add.w	r3, r7, #16
 800156e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001572:	4619      	mov	r1, r3
 8001574:	6878      	ldr	r0, [r7, #4]
 8001576:	f002 fca2 	bl	8003ebe <HAL_OSPI_Command>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 8001580:	2301      	movs	r3, #1
 8001582:	e01f      	b.n	80015c4 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001584:	f107 030f 	add.w	r3, r7, #15
 8001588:	f241 3288 	movw	r2, #5000	@ 0x1388
 800158c:	4619      	mov	r1, r3
 800158e:	6878      	ldr	r0, [r7, #4]
 8001590:	f002 fd89 	bl	80040a6 <HAL_OSPI_Receive>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 800159a:	2301      	movs	r3, #1
 800159c:	e012      	b.n	80015c4 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 800159e:	7bfb      	ldrb	r3, [r7, #15]
 80015a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d102      	bne.n	80015ae <QSPI_QuadMode+0x13a>
 80015a8:	78fb      	ldrb	r3, [r7, #3]
 80015aa:	2b01      	cmp	r3, #1
 80015ac:	d007      	beq.n	80015be <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80015ae:	7bfb      	ldrb	r3, [r7, #15]
 80015b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d004      	beq.n	80015c2 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80015b8:	78fb      	ldrb	r3, [r7, #3]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d101      	bne.n	80015c2 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e000      	b.n	80015c4 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 80015c2:	2300      	movs	r3, #0
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3760      	adds	r7, #96	@ 0x60
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b098      	sub	sp, #96	@ 0x60
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	460b      	mov	r3, r1
 80015d6:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 80015d8:	2300      	movs	r3, #0
 80015da:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 80015dc:	2300      	movs	r3, #0
 80015de:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 80015e0:	2305      	movs	r3, #5
 80015e2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 80015e4:	2301      	movs	r3, #1
 80015e6:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 80015e8:	2300      	movs	r3, #0
 80015ea:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 80015ec:	2300      	movs	r3, #0
 80015ee:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 80015f0:	2300      	movs	r3, #0
 80015f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 80015f4:	2300      	movs	r3, #0
 80015f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 80015f8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80015fc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 80015fe:	2300      	movs	r3, #0
 8001600:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles        = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.NbData             = 1;
 8001606:	2301      	movs	r3, #1
 8001608:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800160a:	2300      	movs	r3, #0
 800160c:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 800160e:	2300      	movs	r3, #0
 8001610:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001612:	f107 0310 	add.w	r3, r7, #16
 8001616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800161a:	4619      	mov	r1, r3
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f002 fc4e 	bl	8003ebe <HAL_OSPI_Command>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e09a      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800162c:	f107 030c 	add.w	r3, r7, #12
 8001630:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001634:	4619      	mov	r1, r3
 8001636:	6878      	ldr	r0, [r7, #4]
 8001638:	f002 fd35 	bl	80040a6 <HAL_OSPI_Receive>
 800163c:	4603      	mov	r3, r0
 800163e:	2b00      	cmp	r3, #0
 8001640:	d001      	beq.n	8001646 <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e08d      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001646:	2315      	movs	r3, #21
 8001648:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 800164a:	2302      	movs	r3, #2
 800164c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800164e:	f107 0310 	add.w	r3, r7, #16
 8001652:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001656:	4619      	mov	r1, r3
 8001658:	6878      	ldr	r0, [r7, #4]
 800165a:	f002 fc30 	bl	8003ebe <HAL_OSPI_Command>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e07c      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001668:	f107 030c 	add.w	r3, r7, #12
 800166c:	3301      	adds	r3, #1
 800166e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001672:	4619      	mov	r1, r3
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f002 fd16 	bl	80040a6 <HAL_OSPI_Receive>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 8001680:	2301      	movs	r3, #1
 8001682:	e06e      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001684:	6878      	ldr	r0, [r7, #4]
 8001686:	f7ff fe4e 	bl	8001326 <QSPI_WriteEnable>
 800168a:	4603      	mov	r3, r0
 800168c:	2b00      	cmp	r3, #0
 800168e:	d001      	beq.n	8001694 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e066      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d105      	bne.n	80016a6 <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 800169a:	7bbb      	ldrb	r3, [r7, #14]
 800169c:	f043 0302 	orr.w	r3, r3, #2
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	73bb      	strb	r3, [r7, #14]
 80016a4:	e004      	b.n	80016b0 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80016a6:	7bbb      	ldrb	r3, [r7, #14]
 80016a8:	f023 0302 	bic.w	r3, r3, #2
 80016ac:	b2db      	uxtb	r3, r3
 80016ae:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80016b0:	2301      	movs	r3, #1
 80016b2:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 80016b4:	2303      	movs	r3, #3
 80016b6:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80016b8:	f107 0310 	add.w	r3, r7, #16
 80016bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016c0:	4619      	mov	r1, r3
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f002 fbfb 	bl	8003ebe <HAL_OSPI_Command>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 80016ce:	2301      	movs	r3, #1
 80016d0:	e047      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80016d2:	f107 030c 	add.w	r3, r7, #12
 80016d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016da:	4619      	mov	r1, r3
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f002 fc6f 	bl	8003fc0 <HAL_OSPI_Transmit>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d001      	beq.n	80016ec <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e03a      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 80016ec:	f241 3188 	movw	r1, #5000	@ 0x1388
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff fe74 	bl	80013de <QSPI_AutoPollingMemReady>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d001      	beq.n	8001700 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 80016fc:	2301      	movs	r3, #1
 80016fe:	e030      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001700:	2315      	movs	r3, #21
 8001702:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001704:	2302      	movs	r3, #2
 8001706:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001710:	4619      	mov	r1, r3
 8001712:	6878      	ldr	r0, [r7, #4]
 8001714:	f002 fbd3 	bl	8003ebe <HAL_OSPI_Command>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e01f      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001722:	f107 030c 	add.w	r3, r7, #12
 8001726:	f241 3288 	movw	r2, #5000	@ 0x1388
 800172a:	4619      	mov	r1, r3
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f002 fcba 	bl	80040a6 <HAL_OSPI_Receive>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 8001738:	2301      	movs	r3, #1
 800173a:	e012      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 800173c:	7b7b      	ldrb	r3, [r7, #13]
 800173e:	f003 0302 	and.w	r3, r3, #2
 8001742:	2b00      	cmp	r3, #0
 8001744:	d102      	bne.n	800174c <QSPI_HighPerfMode+0x180>
 8001746:	78fb      	ldrb	r3, [r7, #3]
 8001748:	2b01      	cmp	r3, #1
 800174a:	d007      	beq.n	800175c <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 800174c:	7b7b      	ldrb	r3, [r7, #13]
 800174e:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001752:	2b00      	cmp	r3, #0
 8001754:	d004      	beq.n	8001760 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001756:	78fb      	ldrb	r3, [r7, #3]
 8001758:	2b00      	cmp	r3, #0
 800175a:	d101      	bne.n	8001760 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 800175c:	2301      	movs	r3, #1
 800175e:	e000      	b.n	8001762 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3760      	adds	r7, #96	@ 0x60
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
	...

0800176c <BSP_TSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Temperature Sensor driver.
  * @retval TSENSOR status
  */
uint32_t BSP_TSENSOR_Init(void)
{  
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
  uint8_t ret = TSENSOR_ERROR;
 8001772:	2301      	movs	r3, #1
 8001774:	71fb      	strb	r3, [r7, #7]

#ifdef USE_LPS22HB_TEMP
  tsensor_drv = &LPS22HB_T_Drv;
#else /* USE_HTS221_TEMP */
  tsensor_drv = &HTS221_T_Drv; 
 8001776:	4b09      	ldr	r3, [pc, #36]	@ (800179c <BSP_TSENSOR_Init+0x30>)
 8001778:	4a09      	ldr	r2, [pc, #36]	@ (80017a0 <BSP_TSENSOR_Init+0x34>)
 800177a:	601a      	str	r2, [r3, #0]
#endif

  /* Low level init */
  SENSOR_IO_Init();
 800177c:	f7ff fc6e 	bl	800105c <SENSOR_IO_Init>

  /* TSENSOR Init */   
  tsensor_drv->Init(TSENSOR_I2C_ADDRESS, NULL);
 8001780:	4b06      	ldr	r3, [pc, #24]	@ (800179c <BSP_TSENSOR_Init+0x30>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2100      	movs	r1, #0
 8001788:	20be      	movs	r0, #190	@ 0xbe
 800178a:	4798      	blx	r3

  ret = TSENSOR_OK;
 800178c:	2300      	movs	r3, #0
 800178e:	71fb      	strb	r3, [r7, #7]
  
  return ret;
 8001790:	79fb      	ldrb	r3, [r7, #7]
}
 8001792:	4618      	mov	r0, r3
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	2000052c 	.word	0x2000052c
 80017a0:	20000028 	.word	0x20000028

080017a4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017aa:	4b0f      	ldr	r3, [pc, #60]	@ (80017e8 <HAL_MspInit+0x44>)
 80017ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ae:	4a0e      	ldr	r2, [pc, #56]	@ (80017e8 <HAL_MspInit+0x44>)
 80017b0:	f043 0301 	orr.w	r3, r3, #1
 80017b4:	6613      	str	r3, [r2, #96]	@ 0x60
 80017b6:	4b0c      	ldr	r3, [pc, #48]	@ (80017e8 <HAL_MspInit+0x44>)
 80017b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ba:	f003 0301 	and.w	r3, r3, #1
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80017c2:	4b09      	ldr	r3, [pc, #36]	@ (80017e8 <HAL_MspInit+0x44>)
 80017c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c6:	4a08      	ldr	r2, [pc, #32]	@ (80017e8 <HAL_MspInit+0x44>)
 80017c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017cc:	6593      	str	r3, [r2, #88]	@ 0x58
 80017ce:	4b06      	ldr	r3, [pc, #24]	@ (80017e8 <HAL_MspInit+0x44>)
 80017d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017d6:	603b      	str	r3, [r7, #0]
 80017d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017da:	bf00      	nop
 80017dc:	370c      	adds	r7, #12
 80017de:	46bd      	mov	sp, r7
 80017e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e4:	4770      	bx	lr
 80017e6:	bf00      	nop
 80017e8:	40021000 	.word	0x40021000

080017ec <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b0ae      	sub	sp, #184	@ 0xb8
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001804:	f107 0310 	add.w	r3, r7, #16
 8001808:	2294      	movs	r2, #148	@ 0x94
 800180a:	2100      	movs	r1, #0
 800180c:	4618      	mov	r0, r3
 800180e:	f008 fadb 	bl	8009dc8 <memset>
  if(hi2c->Instance==I2C2)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a21      	ldr	r2, [pc, #132]	@ (800189c <HAL_I2C_MspInit+0xb0>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d13b      	bne.n	8001894 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800181c:	2380      	movs	r3, #128	@ 0x80
 800181e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001820:	2300      	movs	r3, #0
 8001822:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	4618      	mov	r0, r3
 800182a:	f003 feab 	bl	8005584 <HAL_RCCEx_PeriphCLKConfig>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001834:	f7ff fb1c 	bl	8000e70 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001838:	4b19      	ldr	r3, [pc, #100]	@ (80018a0 <HAL_I2C_MspInit+0xb4>)
 800183a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183c:	4a18      	ldr	r2, [pc, #96]	@ (80018a0 <HAL_I2C_MspInit+0xb4>)
 800183e:	f043 0302 	orr.w	r3, r3, #2
 8001842:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001844:	4b16      	ldr	r3, [pc, #88]	@ (80018a0 <HAL_I2C_MspInit+0xb4>)
 8001846:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001848:	f003 0302 	and.w	r3, r3, #2
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001850:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001854:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001858:	2312      	movs	r3, #18
 800185a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800185e:	2300      	movs	r3, #0
 8001860:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001864:	2303      	movs	r3, #3
 8001866:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800186a:	2304      	movs	r3, #4
 800186c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001870:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001874:	4619      	mov	r1, r3
 8001876:	480b      	ldr	r0, [pc, #44]	@ (80018a4 <HAL_I2C_MspInit+0xb8>)
 8001878:	f001 f926 	bl	8002ac8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800187c:	4b08      	ldr	r3, [pc, #32]	@ (80018a0 <HAL_I2C_MspInit+0xb4>)
 800187e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001880:	4a07      	ldr	r2, [pc, #28]	@ (80018a0 <HAL_I2C_MspInit+0xb4>)
 8001882:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001886:	6593      	str	r3, [r2, #88]	@ 0x58
 8001888:	4b05      	ldr	r3, [pc, #20]	@ (80018a0 <HAL_I2C_MspInit+0xb4>)
 800188a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001890:	60bb      	str	r3, [r7, #8]
 8001892:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001894:	bf00      	nop
 8001896:	37b8      	adds	r7, #184	@ 0xb8
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40005800 	.word	0x40005800
 80018a0:	40021000 	.word	0x40021000
 80018a4:	48000400 	.word	0x48000400

080018a8 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b082      	sub	sp, #8
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a0b      	ldr	r2, [pc, #44]	@ (80018e4 <HAL_I2C_MspDeInit+0x3c>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d10f      	bne.n	80018da <HAL_I2C_MspDeInit+0x32>
  {
    /* USER CODE BEGIN I2C2_MspDeInit 0 */

    /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80018ba:	4b0b      	ldr	r3, [pc, #44]	@ (80018e8 <HAL_I2C_MspDeInit+0x40>)
 80018bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018be:	4a0a      	ldr	r2, [pc, #40]	@ (80018e8 <HAL_I2C_MspDeInit+0x40>)
 80018c0:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80018c4:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80018c6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80018ca:	4808      	ldr	r0, [pc, #32]	@ (80018ec <HAL_I2C_MspDeInit+0x44>)
 80018cc:	f001 fa8e 	bl	8002dec <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80018d0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80018d4:	4805      	ldr	r0, [pc, #20]	@ (80018ec <HAL_I2C_MspDeInit+0x44>)
 80018d6:	f001 fa89 	bl	8002dec <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80018da:	bf00      	nop
 80018dc:	3708      	adds	r7, #8
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}
 80018e2:	bf00      	nop
 80018e4:	40005800 	.word	0x40005800
 80018e8:	40021000 	.word	0x40021000
 80018ec:	48000400 	.word	0x48000400

080018f0 <HAL_OSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b0aa      	sub	sp, #168	@ 0xa8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018f8:	f107 0314 	add.w	r3, r7, #20
 80018fc:	2294      	movs	r2, #148	@ 0x94
 80018fe:	2100      	movs	r1, #0
 8001900:	4618      	mov	r0, r3
 8001902:	f008 fa61 	bl	8009dc8 <memset>
  if(hospi->Instance==OCTOSPI1)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a17      	ldr	r2, [pc, #92]	@ (8001968 <HAL_OSPI_MspInit+0x78>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d127      	bne.n	8001960 <HAL_OSPI_MspInit+0x70>

    /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 8001910:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001914:	617b      	str	r3, [r7, #20]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001916:	2300      	movs	r3, #0
 8001918:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4618      	mov	r0, r3
 8001922:	f003 fe2f 	bl	8005584 <HAL_RCCEx_PeriphCLKConfig>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <HAL_OSPI_MspInit+0x40>
    {
      Error_Handler();
 800192c:	f7ff faa0 	bl	8000e70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 8001930:	4b0e      	ldr	r3, [pc, #56]	@ (800196c <HAL_OSPI_MspInit+0x7c>)
 8001932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001934:	4a0d      	ldr	r2, [pc, #52]	@ (800196c <HAL_OSPI_MspInit+0x7c>)
 8001936:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800193a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800193c:	4b0b      	ldr	r3, [pc, #44]	@ (800196c <HAL_OSPI_MspInit+0x7c>)
 800193e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001940:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001944:	613b      	str	r3, [r7, #16]
 8001946:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001948:	4b08      	ldr	r3, [pc, #32]	@ (800196c <HAL_OSPI_MspInit+0x7c>)
 800194a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800194c:	4a07      	ldr	r2, [pc, #28]	@ (800196c <HAL_OSPI_MspInit+0x7c>)
 800194e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001952:	6513      	str	r3, [r2, #80]	@ 0x50
 8001954:	4b05      	ldr	r3, [pc, #20]	@ (800196c <HAL_OSPI_MspInit+0x7c>)
 8001956:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001958:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800195c:	60fb      	str	r3, [r7, #12]
 800195e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END OCTOSPI1_MspInit 1 */

  }

}
 8001960:	bf00      	nop
 8001962:	37a8      	adds	r7, #168	@ 0xa8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	a0001000 	.word	0xa0001000
 800196c:	40021000 	.word	0x40021000

08001970 <HAL_OSPI_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hospi: OSPI handle pointer
  * @retval None
  */
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 8001970:	b480      	push	{r7}
 8001972:	b083      	sub	sp, #12
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	4a0a      	ldr	r2, [pc, #40]	@ (80019a8 <HAL_OSPI_MspDeInit+0x38>)
 800197e:	4293      	cmp	r3, r2
 8001980:	d10b      	bne.n	800199a <HAL_OSPI_MspDeInit+0x2a>
  {
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

    /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 8001982:	4b0a      	ldr	r3, [pc, #40]	@ (80019ac <HAL_OSPI_MspDeInit+0x3c>)
 8001984:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001986:	4a09      	ldr	r2, [pc, #36]	@ (80019ac <HAL_OSPI_MspDeInit+0x3c>)
 8001988:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800198c:	64d3      	str	r3, [r2, #76]	@ 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 800198e:	4b07      	ldr	r3, [pc, #28]	@ (80019ac <HAL_OSPI_MspDeInit+0x3c>)
 8001990:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001992:	4a06      	ldr	r2, [pc, #24]	@ (80019ac <HAL_OSPI_MspDeInit+0x3c>)
 8001994:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001998:	6513      	str	r3, [r2, #80]	@ 0x50
    /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

    /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr
 80019a6:	bf00      	nop
 80019a8:	a0001000 	.word	0xa0001000
 80019ac:	40021000 	.word	0x40021000

080019b0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b08a      	sub	sp, #40	@ 0x28
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a17      	ldr	r2, [pc, #92]	@ (8001a2c <HAL_SPI_MspInit+0x7c>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d128      	bne.n	8001a24 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI3_MspInit 0 */

    /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80019d2:	4b17      	ldr	r3, [pc, #92]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019d6:	4a16      	ldr	r2, [pc, #88]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80019de:	4b14      	ldr	r3, [pc, #80]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019e2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80019e6:	613b      	str	r3, [r7, #16]
 80019e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ea:	4b11      	ldr	r3, [pc, #68]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ee:	4a10      	ldr	r2, [pc, #64]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019f0:	f043 0304 	orr.w	r3, r3, #4
 80019f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a30 <HAL_SPI_MspInit+0x80>)
 80019f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019fa:	f003 0304 	and.w	r3, r3, #4
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001a02:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8001a06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a10:	2303      	movs	r3, #3
 8001a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a14:	2306      	movs	r3, #6
 8001a16:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a18:	f107 0314 	add.w	r3, r7, #20
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	4805      	ldr	r0, [pc, #20]	@ (8001a34 <HAL_SPI_MspInit+0x84>)
 8001a20:	f001 f852 	bl	8002ac8 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001a24:	bf00      	nop
 8001a26:	3728      	adds	r7, #40	@ 0x28
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	40003c00 	.word	0x40003c00
 8001a30:	40021000 	.word	0x40021000
 8001a34:	48000800 	.word	0x48000800

08001a38 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b08a      	sub	sp, #40	@ 0x28
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a40:	f107 0314 	add.w	r3, r7, #20
 8001a44:	2200      	movs	r2, #0
 8001a46:	601a      	str	r2, [r3, #0]
 8001a48:	605a      	str	r2, [r3, #4]
 8001a4a:	609a      	str	r2, [r3, #8]
 8001a4c:	60da      	str	r2, [r3, #12]
 8001a4e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001a58:	d132      	bne.n	8001ac0 <HAL_TIM_Base_MspInit+0x88>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001a5a:	4b24      	ldr	r3, [pc, #144]	@ (8001aec <HAL_TIM_Base_MspInit+0xb4>)
 8001a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a5e:	4a23      	ldr	r2, [pc, #140]	@ (8001aec <HAL_TIM_Base_MspInit+0xb4>)
 8001a60:	f043 0301 	orr.w	r3, r3, #1
 8001a64:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a66:	4b21      	ldr	r3, [pc, #132]	@ (8001aec <HAL_TIM_Base_MspInit+0xb4>)
 8001a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a6a:	f003 0301 	and.w	r3, r3, #1
 8001a6e:	613b      	str	r3, [r7, #16]
 8001a70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a72:	4b1e      	ldr	r3, [pc, #120]	@ (8001aec <HAL_TIM_Base_MspInit+0xb4>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a76:	4a1d      	ldr	r2, [pc, #116]	@ (8001aec <HAL_TIM_Base_MspInit+0xb4>)
 8001a78:	f043 0301 	orr.w	r3, r3, #1
 8001a7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001aec <HAL_TIM_Base_MspInit+0xb4>)
 8001a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a82:	f003 0301 	and.w	r3, r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA15 (JTDI)     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a8a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a90:	2302      	movs	r3, #2
 8001a92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001aaa:	f001 f80d 	bl	8002ac8 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001aae:	2200      	movs	r2, #0
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	201c      	movs	r0, #28
 8001ab4:	f000 ffd1 	bl	8002a5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001ab8:	201c      	movs	r0, #28
 8001aba:	f000 ffea 	bl	8002a92 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001abe:	e010      	b.n	8001ae2 <HAL_TIM_Base_MspInit+0xaa>
  else if(htim_base->Instance==TIM3)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a0a      	ldr	r2, [pc, #40]	@ (8001af0 <HAL_TIM_Base_MspInit+0xb8>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d10b      	bne.n	8001ae2 <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001aca:	4b08      	ldr	r3, [pc, #32]	@ (8001aec <HAL_TIM_Base_MspInit+0xb4>)
 8001acc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ace:	4a07      	ldr	r2, [pc, #28]	@ (8001aec <HAL_TIM_Base_MspInit+0xb4>)
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ad6:	4b05      	ldr	r3, [pc, #20]	@ (8001aec <HAL_TIM_Base_MspInit+0xb4>)
 8001ad8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	60bb      	str	r3, [r7, #8]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
}
 8001ae2:	bf00      	nop
 8001ae4:	3728      	adds	r7, #40	@ 0x28
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40021000 	.word	0x40021000
 8001af0:	40000400 	.word	0x40000400

08001af4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b088      	sub	sp, #32
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001afc:	f107 030c 	add.w	r3, r7, #12
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]
 8001b04:	605a      	str	r2, [r3, #4]
 8001b06:	609a      	str	r2, [r3, #8]
 8001b08:	60da      	str	r2, [r3, #12]
 8001b0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	4a11      	ldr	r2, [pc, #68]	@ (8001b58 <HAL_TIM_MspPostInit+0x64>)
 8001b12:	4293      	cmp	r3, r2
 8001b14:	d11b      	bne.n	8001b4e <HAL_TIM_MspPostInit+0x5a>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b16:	4b11      	ldr	r3, [pc, #68]	@ (8001b5c <HAL_TIM_MspPostInit+0x68>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b1a:	4a10      	ldr	r2, [pc, #64]	@ (8001b5c <HAL_TIM_MspPostInit+0x68>)
 8001b1c:	f043 0302 	orr.w	r3, r3, #2
 8001b20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b22:	4b0e      	ldr	r3, [pc, #56]	@ (8001b5c <HAL_TIM_MspPostInit+0x68>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	60bb      	str	r3, [r7, #8]
 8001b2c:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001b2e:	2301      	movs	r3, #1
 8001b30:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b32:	2302      	movs	r3, #2
 8001b34:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b3e:	2302      	movs	r3, #2
 8001b40:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b42:	f107 030c 	add.w	r3, r7, #12
 8001b46:	4619      	mov	r1, r3
 8001b48:	4805      	ldr	r0, [pc, #20]	@ (8001b60 <HAL_TIM_MspPostInit+0x6c>)
 8001b4a:	f000 ffbd 	bl	8002ac8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b4e:	bf00      	nop
 8001b50:	3720      	adds	r7, #32
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40000400 	.word	0x40000400
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	48000400 	.word	0x48000400

08001b64 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b0ae      	sub	sp, #184	@ 0xb8
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b6c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b70:	2200      	movs	r2, #0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	605a      	str	r2, [r3, #4]
 8001b76:	609a      	str	r2, [r3, #8]
 8001b78:	60da      	str	r2, [r3, #12]
 8001b7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b7c:	f107 0310 	add.w	r3, r7, #16
 8001b80:	2294      	movs	r2, #148	@ 0x94
 8001b82:	2100      	movs	r1, #0
 8001b84:	4618      	mov	r0, r3
 8001b86:	f008 f91f 	bl	8009dc8 <memset>
  if(huart->Instance==USART1)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	4a21      	ldr	r2, [pc, #132]	@ (8001c14 <HAL_UART_MspInit+0xb0>)
 8001b90:	4293      	cmp	r3, r2
 8001b92:	d13a      	bne.n	8001c0a <HAL_UART_MspInit+0xa6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001b94:	2301      	movs	r3, #1
 8001b96:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b9c:	f107 0310 	add.w	r3, r7, #16
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	f003 fcef 	bl	8005584 <HAL_RCCEx_PeriphCLKConfig>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001bac:	f7ff f960 	bl	8000e70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bb0:	4b19      	ldr	r3, [pc, #100]	@ (8001c18 <HAL_UART_MspInit+0xb4>)
 8001bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bb4:	4a18      	ldr	r2, [pc, #96]	@ (8001c18 <HAL_UART_MspInit+0xb4>)
 8001bb6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001bba:	6613      	str	r3, [r2, #96]	@ 0x60
 8001bbc:	4b16      	ldr	r3, [pc, #88]	@ (8001c18 <HAL_UART_MspInit+0xb4>)
 8001bbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001bc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc8:	4b13      	ldr	r3, [pc, #76]	@ (8001c18 <HAL_UART_MspInit+0xb4>)
 8001bca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bcc:	4a12      	ldr	r2, [pc, #72]	@ (8001c18 <HAL_UART_MspInit+0xb4>)
 8001bce:	f043 0302 	orr.w	r3, r3, #2
 8001bd2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001bd4:	4b10      	ldr	r3, [pc, #64]	@ (8001c18 <HAL_UART_MspInit+0xb4>)
 8001bd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001bd8:	f003 0302 	and.w	r3, r3, #2
 8001bdc:	60bb      	str	r3, [r7, #8]
 8001bde:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001be0:	23c0      	movs	r3, #192	@ 0xc0
 8001be2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be6:	2302      	movs	r3, #2
 8001be8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001bf8:	2307      	movs	r3, #7
 8001bfa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bfe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001c02:	4619      	mov	r1, r3
 8001c04:	4805      	ldr	r0, [pc, #20]	@ (8001c1c <HAL_UART_MspInit+0xb8>)
 8001c06:	f000 ff5f 	bl	8002ac8 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001c0a:	bf00      	nop
 8001c0c:	37b8      	adds	r7, #184	@ 0xb8
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	40013800 	.word	0x40013800
 8001c18:	40021000 	.word	0x40021000
 8001c1c:	48000400 	.word	0x48000400

08001c20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c20:	b480      	push	{r7}
 8001c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c24:	bf00      	nop
 8001c26:	e7fd      	b.n	8001c24 <NMI_Handler+0x4>

08001c28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c28:	b480      	push	{r7}
 8001c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c2c:	bf00      	nop
 8001c2e:	e7fd      	b.n	8001c2c <HardFault_Handler+0x4>

08001c30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c34:	bf00      	nop
 8001c36:	e7fd      	b.n	8001c34 <MemManage_Handler+0x4>

08001c38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c3c:	bf00      	nop
 8001c3e:	e7fd      	b.n	8001c3c <BusFault_Handler+0x4>

08001c40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <UsageFault_Handler+0x4>

08001c48 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c4c:	bf00      	nop
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr

08001c56 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c56:	b480      	push	{r7}
 8001c58:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c5a:	bf00      	nop
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c62:	4770      	bx	lr

08001c64 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c76:	f000 fdd1 	bl	800281c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}

08001c7e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001c7e:	b580      	push	{r7, lr}
 8001c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(WIFI_CMD_DATA_READY_Pin);
 8001c82:	2002      	movs	r0, #2
 8001c84:	f001 f9d4 	bl	8003030 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8001c88:	bf00      	nop
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001c90:	4802      	ldr	r0, [pc, #8]	@ (8001c9c <TIM2_IRQHandler+0x10>)
 8001c92:	f005 fd21 	bl	80076d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	bd80      	pop	{r7, pc}
 8001c9a:	bf00      	nop
 8001c9c:	200001c0 	.word	0x200001c0

08001ca0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b086      	sub	sp, #24
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	60f8      	str	r0, [r7, #12]
 8001ca8:	60b9      	str	r1, [r7, #8]
 8001caa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]
 8001cb0:	e00a      	b.n	8001cc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cb2:	f7fe fcd5 	bl	8000660 <__io_getchar>
 8001cb6:	4601      	mov	r1, r0
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	1c5a      	adds	r2, r3, #1
 8001cbc:	60ba      	str	r2, [r7, #8]
 8001cbe:	b2ca      	uxtb	r2, r1
 8001cc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	617b      	str	r3, [r7, #20]
 8001cc8:	697a      	ldr	r2, [r7, #20]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	dbf0      	blt.n	8001cb2 <_read+0x12>
  }

  return len;
 8001cd0:	687b      	ldr	r3, [r7, #4]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b086      	sub	sp, #24
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	60f8      	str	r0, [r7, #12]
 8001ce2:	60b9      	str	r1, [r7, #8]
 8001ce4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	e009      	b.n	8001d00 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	1c5a      	adds	r2, r3, #1
 8001cf0:	60ba      	str	r2, [r7, #8]
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7fe fca5 	bl	8000644 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	617b      	str	r3, [r7, #20]
 8001d00:	697a      	ldr	r2, [r7, #20]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	429a      	cmp	r2, r3
 8001d06:	dbf1      	blt.n	8001cec <_write+0x12>
  }
  return len;
 8001d08:	687b      	ldr	r3, [r7, #4]
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3718      	adds	r7, #24
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}

08001d12 <_close>:

int _close(int file)
{
 8001d12:	b480      	push	{r7}
 8001d14:	b083      	sub	sp, #12
 8001d16:	af00      	add	r7, sp, #0
 8001d18:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
 8001d32:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d3a:	605a      	str	r2, [r3, #4]
  return 0;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	370c      	adds	r7, #12
 8001d42:	46bd      	mov	sp, r7
 8001d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d48:	4770      	bx	lr

08001d4a <_isatty>:

int _isatty(int file)
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d52:	2301      	movs	r3, #1
}
 8001d54:	4618      	mov	r0, r3
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b085      	sub	sp, #20
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	60f8      	str	r0, [r7, #12]
 8001d68:	60b9      	str	r1, [r7, #8]
 8001d6a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d6c:	2300      	movs	r3, #0
}
 8001d6e:	4618      	mov	r0, r3
 8001d70:	3714      	adds	r7, #20
 8001d72:	46bd      	mov	sp, r7
 8001d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d78:	4770      	bx	lr
	...

08001d7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b086      	sub	sp, #24
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d84:	4a14      	ldr	r2, [pc, #80]	@ (8001dd8 <_sbrk+0x5c>)
 8001d86:	4b15      	ldr	r3, [pc, #84]	@ (8001ddc <_sbrk+0x60>)
 8001d88:	1ad3      	subs	r3, r2, r3
 8001d8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d8c:	697b      	ldr	r3, [r7, #20]
 8001d8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d90:	4b13      	ldr	r3, [pc, #76]	@ (8001de0 <_sbrk+0x64>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d102      	bne.n	8001d9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d98:	4b11      	ldr	r3, [pc, #68]	@ (8001de0 <_sbrk+0x64>)
 8001d9a:	4a12      	ldr	r2, [pc, #72]	@ (8001de4 <_sbrk+0x68>)
 8001d9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d9e:	4b10      	ldr	r3, [pc, #64]	@ (8001de0 <_sbrk+0x64>)
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	4413      	add	r3, r2
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	429a      	cmp	r2, r3
 8001daa:	d207      	bcs.n	8001dbc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dac:	f008 f846 	bl	8009e3c <__errno>
 8001db0:	4603      	mov	r3, r0
 8001db2:	220c      	movs	r2, #12
 8001db4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001db6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001dba:	e009      	b.n	8001dd0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dbc:	4b08      	ldr	r3, [pc, #32]	@ (8001de0 <_sbrk+0x64>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dc2:	4b07      	ldr	r3, [pc, #28]	@ (8001de0 <_sbrk+0x64>)
 8001dc4:	681a      	ldr	r2, [r3, #0]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	4413      	add	r3, r2
 8001dca:	4a05      	ldr	r2, [pc, #20]	@ (8001de0 <_sbrk+0x64>)
 8001dcc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dce:	68fb      	ldr	r3, [r7, #12]
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3718      	adds	r7, #24
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	200a0000 	.word	0x200a0000
 8001ddc:	00000400 	.word	0x00000400
 8001de0:	20000530 	.word	0x20000530
 8001de4:	20000e88 	.word	0x20000e88

08001de8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001de8:	b480      	push	{r7}
 8001dea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001dec:	4b06      	ldr	r3, [pc, #24]	@ (8001e08 <SystemInit+0x20>)
 8001dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001df2:	4a05      	ldr	r2, [pc, #20]	@ (8001e08 <SystemInit+0x20>)
 8001df4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001df8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001dfc:	bf00      	nop
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr
 8001e06:	bf00      	nop
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <WIFI_SPI_Receive>:
  * @param  buffer: A char buffer, where the received data will be saved in.
  * @param  size: Buffer size
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SPI_Receive(WIFI_HandleTypeDef* hwifi, char* buffer, uint16_t size){
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b086      	sub	sp, #24
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	4613      	mov	r3, r2
 8001e18:	80fb      	strh	r3, [r7, #6]

	uint16_t cnt = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	82fb      	strh	r3, [r7, #22]
	memset(buffer, '\0', size); // Erase buffer
 8001e1e:	88fb      	ldrh	r3, [r7, #6]
 8001e20:	461a      	mov	r2, r3
 8001e22:	2100      	movs	r1, #0
 8001e24:	68b8      	ldr	r0, [r7, #8]
 8001e26:	f007 ffcf 	bl	8009dc8 <memset>

	while (WIFI_IS_CMDDATA_READY())
 8001e2a:	e015      	b.n	8001e58 <WIFI_SPI_Receive+0x4c>
	{
		// Fill buffer as long there is still space
		if ( (cnt > (size - 2)) || (HAL_SPI_Receive(hwifi->handle , (uint8_t*) buffer + cnt, 1, WIFI_TIMEOUT) != HAL_OK) )
 8001e2c:	88fb      	ldrh	r3, [r7, #6]
 8001e2e:	1e5a      	subs	r2, r3, #1
 8001e30:	8afb      	ldrh	r3, [r7, #22]
 8001e32:	429a      	cmp	r2, r3
 8001e34:	dd0b      	ble.n	8001e4e <WIFI_SPI_Receive+0x42>
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	6818      	ldr	r0, [r3, #0]
 8001e3a:	8afb      	ldrh	r3, [r7, #22]
 8001e3c:	68ba      	ldr	r2, [r7, #8]
 8001e3e:	18d1      	adds	r1, r2, r3
 8001e40:	2303      	movs	r3, #3
 8001e42:	2201      	movs	r2, #1
 8001e44:	f004 facf 	bl	80063e6 <HAL_SPI_Receive>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <WIFI_SPI_Receive+0x46>
		  {
			Error_Handler();
 8001e4e:	f7ff f80f 	bl	8000e70 <Error_Handler>
		  }
		cnt+=2;
 8001e52:	8afb      	ldrh	r3, [r7, #22]
 8001e54:	3302      	adds	r3, #2
 8001e56:	82fb      	strh	r3, [r7, #22]
	while (WIFI_IS_CMDDATA_READY())
 8001e58:	2102      	movs	r1, #2
 8001e5a:	4808      	ldr	r0, [pc, #32]	@ (8001e7c <WIFI_SPI_Receive+0x70>)
 8001e5c:	f001 f8b8 	bl	8002fd0 <HAL_GPIO_ReadPin>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d0e2      	beq.n	8001e2c <WIFI_SPI_Receive+0x20>
	}

	// Trim padding chars from data
	trimstr(buffer, size, (char) WIFI_RX_PADDING);
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	2215      	movs	r2, #21
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	68b8      	ldr	r0, [r7, #8]
 8001e6e:	f000 fb41 	bl	80024f4 <trimstr>

	return WIFI_OK;
 8001e72:	2300      	movs	r3, #0
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3718      	adds	r7, #24
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	48001000 	.word	0x48001000

08001e80 <WIFI_SPI_Transmit>:
  * @param  buffer: A char buffer, where the data to be sent is saved in.
  * @param  size: Buffer size (including \0, so it is compatible with sizeof())
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SPI_Transmit(WIFI_HandleTypeDef* hwifi, char* buffer, uint16_t size){
 8001e80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001e84:	b087      	sub	sp, #28
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	60f8      	str	r0, [r7, #12]
 8001e8a:	60b9      	str	r1, [r7, #8]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	80fb      	strh	r3, [r7, #6]
 8001e90:	466b      	mov	r3, sp
 8001e92:	461e      	mov	r6, r3

	char bTx[(size/2)*2 + 1]; // Make a buffer that has an even amount of bytes (even is meant for the chars excluding \0)
 8001e94:	88fb      	ldrh	r3, [r7, #6]
 8001e96:	085b      	lsrs	r3, r3, #1
 8001e98:	b29b      	uxth	r3, r3
 8001e9a:	005b      	lsls	r3, r3, #1
 8001e9c:	1c59      	adds	r1, r3, #1
 8001e9e:	1e4b      	subs	r3, r1, #1
 8001ea0:	617b      	str	r3, [r7, #20]
 8001ea2:	460a      	mov	r2, r1
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	4690      	mov	r8, r2
 8001ea8:	4699      	mov	r9, r3
 8001eaa:	f04f 0200 	mov.w	r2, #0
 8001eae:	f04f 0300 	mov.w	r3, #0
 8001eb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001eb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001eba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001ebe:	460a      	mov	r2, r1
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	4614      	mov	r4, r2
 8001ec4:	461d      	mov	r5, r3
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	f04f 0300 	mov.w	r3, #0
 8001ece:	00eb      	lsls	r3, r5, #3
 8001ed0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ed4:	00e2      	lsls	r2, r4, #3
 8001ed6:	460b      	mov	r3, r1
 8001ed8:	3307      	adds	r3, #7
 8001eda:	08db      	lsrs	r3, r3, #3
 8001edc:	00db      	lsls	r3, r3, #3
 8001ede:	ebad 0d03 	sub.w	sp, sp, r3
 8001ee2:	466b      	mov	r3, sp
 8001ee4:	3300      	adds	r3, #0
 8001ee6:	613b      	str	r3, [r7, #16]
	snprintf( bTx, size, buffer ); // Copy buffer in bTx
 8001ee8:	88fb      	ldrh	r3, [r7, #6]
 8001eea:	68ba      	ldr	r2, [r7, #8]
 8001eec:	4619      	mov	r1, r3
 8001eee:	6938      	ldr	r0, [r7, #16]
 8001ef0:	f007 fe3e 	bl	8009b70 <sniprintf>

	if ( !(size % 2) ) strcat(bTx, (char) WIFI_TX_PADDING); // If buffer had an odd amount of bytes, append a filler char to bTx
 8001ef4:	88fb      	ldrh	r3, [r7, #6]
 8001ef6:	f003 0301 	and.w	r3, r3, #1
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d103      	bne.n	8001f08 <WIFI_SPI_Transmit+0x88>
 8001f00:	210a      	movs	r1, #10
 8001f02:	6938      	ldr	r0, [r7, #16]
 8001f04:	f007 ff68 	bl	8009dd8 <strcat>

	if (HAL_SPI_Transmit(hwifi->handle, (uint8_t*)bTx, size/2, WIFI_TIMEOUT) != HAL_OK) // size must be halved since 16bits are sent via SPI
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	6818      	ldr	r0, [r3, #0]
 8001f0c:	88fb      	ldrh	r3, [r7, #6]
 8001f0e:	085b      	lsrs	r3, r3, #1
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	2303      	movs	r3, #3
 8001f14:	6939      	ldr	r1, [r7, #16]
 8001f16:	f004 f8f0 	bl	80060fa <HAL_SPI_Transmit>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <WIFI_SPI_Transmit+0xa4>
	  {
		Error_Handler();
 8001f20:	f7fe ffa6 	bl	8000e70 <Error_Handler>
	  }

	return WIFI_OK;
 8001f24:	2300      	movs	r3, #0
 8001f26:	46b5      	mov	sp, r6
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	371c      	adds	r7, #28
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08001f34 <WIFI_Init>:
  * @brief  Resets and initialises the Wifi module.
  * @param  hwifi: Wifi handle, which decides which Wifi instance is used.
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_Init(WIFI_HandleTypeDef* hwifi){
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af02      	add	r7, sp, #8
 8001f3a:	6078      	str	r0, [r7, #4]

	int msgLength = 0;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60fb      	str	r3, [r7, #12]

	WIFI_RESET_MODULE();
 8001f40:	2200      	movs	r2, #0
 8001f42:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f46:	4831      	ldr	r0, [pc, #196]	@ (800200c <WIFI_Init+0xd8>)
 8001f48:	f001 f85a 	bl	8003000 <HAL_GPIO_WritePin>
 8001f4c:	200a      	movs	r0, #10
 8001f4e:	f000 fc85 	bl	800285c <HAL_Delay>
 8001f52:	2201      	movs	r2, #1
 8001f54:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001f58:	482c      	ldr	r0, [pc, #176]	@ (800200c <WIFI_Init+0xd8>)
 8001f5a:	f001 f851 	bl	8003000 <HAL_GPIO_WritePin>
 8001f5e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001f62:	f000 fc7b 	bl	800285c <HAL_Delay>
	WIFI_ENABLE_NSS();
 8001f66:	2200      	movs	r2, #0
 8001f68:	2101      	movs	r1, #1
 8001f6a:	4828      	ldr	r0, [pc, #160]	@ (800200c <WIFI_Init+0xd8>)
 8001f6c:	f001 f848 	bl	8003000 <HAL_GPIO_WritePin>
 8001f70:	200a      	movs	r0, #10
 8001f72:	f000 fc73 	bl	800285c <HAL_Delay>

	while(!WIFI_IS_CMDDATA_READY());
 8001f76:	bf00      	nop
 8001f78:	2102      	movs	r1, #2
 8001f7a:	4824      	ldr	r0, [pc, #144]	@ (800200c <WIFI_Init+0xd8>)
 8001f7c:	f001 f828 	bl	8002fd0 <HAL_GPIO_ReadPin>
 8001f80:	4603      	mov	r3, r0
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	d1f8      	bne.n	8001f78 <WIFI_Init+0x44>

	if(WIFI_SPI_Receive(hwifi, wifiRxBuffer, WIFI_RX_BUFFER_SIZE) != WIFI_OK) Error_Handler();
 8001f86:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001f8a:	4921      	ldr	r1, [pc, #132]	@ (8002010 <WIFI_Init+0xdc>)
 8001f8c:	6878      	ldr	r0, [r7, #4]
 8001f8e:	f7ff ff3d 	bl	8001e0c <WIFI_SPI_Receive>
 8001f92:	4603      	mov	r3, r0
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d001      	beq.n	8001f9c <WIFI_Init+0x68>
 8001f98:	f7fe ff6a 	bl	8000e70 <Error_Handler>

	if( strcmp(wifiRxBuffer, WIFI_MSG_POWERUP) ) Error_Handler();
 8001f9c:	491d      	ldr	r1, [pc, #116]	@ (8002014 <WIFI_Init+0xe0>)
 8001f9e:	481c      	ldr	r0, [pc, #112]	@ (8002010 <WIFI_Init+0xdc>)
 8001fa0:	f7fe f92e 	bl	8000200 <strcmp>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <WIFI_Init+0x7a>
 8001faa:	f7fe ff61 	bl	8000e70 <Error_Handler>

	WIFI_DISABLE_NSS();
 8001fae:	2201      	movs	r2, #1
 8001fb0:	2101      	movs	r1, #1
 8001fb2:	4816      	ldr	r0, [pc, #88]	@ (800200c <WIFI_Init+0xd8>)
 8001fb4:	f001 f824 	bl	8003000 <HAL_GPIO_WritePin>
 8001fb8:	200a      	movs	r0, #10
 8001fba:	f000 fc4f 	bl	800285c <HAL_Delay>


	msgLength = sprintf(wifiTxBuffer, "Z3=0\r");
 8001fbe:	4916      	ldr	r1, [pc, #88]	@ (8002018 <WIFI_Init+0xe4>)
 8001fc0:	4816      	ldr	r0, [pc, #88]	@ (800201c <WIFI_Init+0xe8>)
 8001fc2:	f007 fe0b 	bl	8009bdc <siprintf>
 8001fc6:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, WIFI_TX_BUFFER_SIZE, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8001fc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fcc:	9300      	str	r3, [sp, #0]
 8001fce:	4b10      	ldr	r3, [pc, #64]	@ (8002010 <WIFI_Init+0xdc>)
 8001fd0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fd4:	4911      	ldr	r1, [pc, #68]	@ (800201c <WIFI_Init+0xe8>)
 8001fd6:	6878      	ldr	r0, [r7, #4]
 8001fd8:	f000 f826 	bl	8002028 <WIFI_SendATCommand>

	msgLength = sprintf(wifiTxBuffer, "Z0\r");
 8001fdc:	4910      	ldr	r1, [pc, #64]	@ (8002020 <WIFI_Init+0xec>)
 8001fde:	480f      	ldr	r0, [pc, #60]	@ (800201c <WIFI_Init+0xe8>)
 8001fe0:	f007 fdfc 	bl	8009bdc <siprintf>
 8001fe4:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, WIFI_TX_BUFFER_SIZE, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8001fe6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <WIFI_Init+0xdc>)
 8001fee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001ff2:	490a      	ldr	r1, [pc, #40]	@ (800201c <WIFI_Init+0xe8>)
 8001ff4:	6878      	ldr	r0, [r7, #4]
 8001ff6:	f000 f817 	bl	8002028 <WIFI_SendATCommand>
	printf("Answer reset:\n %s", wifiRxBuffer);
 8001ffa:	4905      	ldr	r1, [pc, #20]	@ (8002010 <WIFI_Init+0xdc>)
 8001ffc:	4809      	ldr	r0, [pc, #36]	@ (8002024 <WIFI_Init+0xf0>)
 8001ffe:	f007 fed1 	bl	8009da4 <iprintf>


	return WIFI_OK;
 8002002:	2300      	movs	r3, #0
}
 8002004:	4618      	mov	r0, r3
 8002006:	3710      	adds	r7, #16
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	48001000 	.word	0x48001000
 8002010:	20000934 	.word	0x20000934
 8002014:	0800aedc 	.word	0x0800aedc
 8002018:	0800aee4 	.word	0x0800aee4
 800201c:	20000534 	.word	0x20000534
 8002020:	0800aeec 	.word	0x0800aeec
 8002024:	0800aef0 	.word	0x0800aef0

08002028 <WIFI_SendATCommand>:
  * @param  bRx: Response buffer
  * @param  sizeCmd: Response buffer size
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_SendATCommand(WIFI_HandleTypeDef* hwifi, char* bCmd, uint16_t sizeCmd, char* bRx, uint16_t sizeRx){
 8002028:	b580      	push	{r7, lr}
 800202a:	b084      	sub	sp, #16
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	603b      	str	r3, [r7, #0]
 8002034:	4613      	mov	r3, r2
 8002036:	80fb      	strh	r3, [r7, #6]

	while(!WIFI_IS_CMDDATA_READY());
 8002038:	bf00      	nop
 800203a:	2102      	movs	r1, #2
 800203c:	4828      	ldr	r0, [pc, #160]	@ (80020e0 <WIFI_SendATCommand+0xb8>)
 800203e:	f000 ffc7 	bl	8002fd0 <HAL_GPIO_ReadPin>
 8002042:	4603      	mov	r3, r0
 8002044:	2b01      	cmp	r3, #1
 8002046:	d1f8      	bne.n	800203a <WIFI_SendATCommand+0x12>

	WIFI_ENABLE_NSS();
 8002048:	2200      	movs	r2, #0
 800204a:	2101      	movs	r1, #1
 800204c:	4824      	ldr	r0, [pc, #144]	@ (80020e0 <WIFI_SendATCommand+0xb8>)
 800204e:	f000 ffd7 	bl	8003000 <HAL_GPIO_WritePin>
 8002052:	200a      	movs	r0, #10
 8002054:	f000 fc02 	bl	800285c <HAL_Delay>

	if(WIFI_SPI_Transmit(hwifi, bCmd, sizeCmd) != WIFI_OK) Error_Handler();
 8002058:	88fb      	ldrh	r3, [r7, #6]
 800205a:	461a      	mov	r2, r3
 800205c:	68b9      	ldr	r1, [r7, #8]
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f7ff ff0e 	bl	8001e80 <WIFI_SPI_Transmit>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <WIFI_SendATCommand+0x46>
 800206a:	f7fe ff01 	bl	8000e70 <Error_Handler>

	WIFI_DISABLE_NSS();
 800206e:	2201      	movs	r2, #1
 8002070:	2101      	movs	r1, #1
 8002072:	481b      	ldr	r0, [pc, #108]	@ (80020e0 <WIFI_SendATCommand+0xb8>)
 8002074:	f000 ffc4 	bl	8003000 <HAL_GPIO_WritePin>
 8002078:	200a      	movs	r0, #10
 800207a:	f000 fbef 	bl	800285c <HAL_Delay>

	while(!WIFI_IS_CMDDATA_READY());
 800207e:	bf00      	nop
 8002080:	2102      	movs	r1, #2
 8002082:	4817      	ldr	r0, [pc, #92]	@ (80020e0 <WIFI_SendATCommand+0xb8>)
 8002084:	f000 ffa4 	bl	8002fd0 <HAL_GPIO_ReadPin>
 8002088:	4603      	mov	r3, r0
 800208a:	2b01      	cmp	r3, #1
 800208c:	d1f8      	bne.n	8002080 <WIFI_SendATCommand+0x58>

	WIFI_ENABLE_NSS();
 800208e:	2200      	movs	r2, #0
 8002090:	2101      	movs	r1, #1
 8002092:	4813      	ldr	r0, [pc, #76]	@ (80020e0 <WIFI_SendATCommand+0xb8>)
 8002094:	f000 ffb4 	bl	8003000 <HAL_GPIO_WritePin>
 8002098:	200a      	movs	r0, #10
 800209a:	f000 fbdf 	bl	800285c <HAL_Delay>

	if(WIFI_SPI_Receive(hwifi, bRx, sizeRx) != WIFI_OK) Error_Handler();
 800209e:	8b3b      	ldrh	r3, [r7, #24]
 80020a0:	461a      	mov	r2, r3
 80020a2:	6839      	ldr	r1, [r7, #0]
 80020a4:	68f8      	ldr	r0, [r7, #12]
 80020a6:	f7ff feb1 	bl	8001e0c <WIFI_SPI_Receive>
 80020aa:	4603      	mov	r3, r0
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d001      	beq.n	80020b4 <WIFI_SendATCommand+0x8c>
 80020b0:	f7fe fede 	bl	8000e70 <Error_Handler>

	if(WIFI_IS_CMDDATA_READY()) Error_Handler(); // If CMDDATA_READY is still high, then the buffer is too small for the data
 80020b4:	2102      	movs	r1, #2
 80020b6:	480a      	ldr	r0, [pc, #40]	@ (80020e0 <WIFI_SendATCommand+0xb8>)
 80020b8:	f000 ff8a 	bl	8002fd0 <HAL_GPIO_ReadPin>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d101      	bne.n	80020c6 <WIFI_SendATCommand+0x9e>
 80020c2:	f7fe fed5 	bl	8000e70 <Error_Handler>

	WIFI_DISABLE_NSS();
 80020c6:	2201      	movs	r2, #1
 80020c8:	2101      	movs	r1, #1
 80020ca:	4805      	ldr	r0, [pc, #20]	@ (80020e0 <WIFI_SendATCommand+0xb8>)
 80020cc:	f000 ff98 	bl	8003000 <HAL_GPIO_WritePin>
 80020d0:	200a      	movs	r0, #10
 80020d2:	f000 fbc3 	bl	800285c <HAL_Delay>

	return WIFI_OK;
 80020d6:	2300      	movs	r3, #0
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3710      	adds	r7, #16
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	48001000 	.word	0x48001000

080020e4 <WIFI_JoinNetwork>:
  * 		the Wifi handle.
  * @param  hwifi: Wifi handle, which decides which Wifi instance is used.
  * @retval WIFI_StatusTypeDef
  */

WIFI_StatusTypeDef WIFI_JoinNetwork(WIFI_HandleTypeDef* hwifi){
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b088      	sub	sp, #32
 80020e8:	af02      	add	r7, sp, #8
 80020ea:	6078      	str	r0, [r7, #4]

	int msgLength = 0;
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]

	// Set SSID
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 80020f0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80020f4:	2100      	movs	r1, #0
 80020f6:	488d      	ldr	r0, [pc, #564]	@ (800232c <WIFI_JoinNetwork+0x248>)
 80020f8:	f007 fe66 	bl	8009dc8 <memset>
	msgLength = sprintf(wifiTxBuffer, "C1=%s\r", hwifi->ssid);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	461a      	mov	r2, r3
 8002102:	498b      	ldr	r1, [pc, #556]	@ (8002330 <WIFI_JoinNetwork+0x24c>)
 8002104:	4889      	ldr	r0, [pc, #548]	@ (800232c <WIFI_JoinNetwork+0x248>)
 8002106:	f007 fd69 	bl	8009bdc <siprintf>
 800210a:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	b29b      	uxth	r3, r3
 8002110:	3301      	adds	r3, #1
 8002112:	b29a      	uxth	r2, r3
 8002114:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002118:	9300      	str	r3, [sp, #0]
 800211a:	4b86      	ldr	r3, [pc, #536]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 800211c:	4983      	ldr	r1, [pc, #524]	@ (800232c <WIFI_JoinNetwork+0x248>)
 800211e:	6878      	ldr	r0, [r7, #4]
 8002120:	f7ff ff82 	bl	8002028 <WIFI_SendATCommand>

	// Set passphrase
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002124:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002128:	2100      	movs	r1, #0
 800212a:	4880      	ldr	r0, [pc, #512]	@ (800232c <WIFI_JoinNetwork+0x248>)
 800212c:	f007 fe4c 	bl	8009dc8 <memset>
	msgLength = sprintf(wifiTxBuffer, "C2=%s\r", hwifi->passphrase);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	689b      	ldr	r3, [r3, #8]
 8002134:	461a      	mov	r2, r3
 8002136:	4980      	ldr	r1, [pc, #512]	@ (8002338 <WIFI_JoinNetwork+0x254>)
 8002138:	487c      	ldr	r0, [pc, #496]	@ (800232c <WIFI_JoinNetwork+0x248>)
 800213a:	f007 fd4f 	bl	8009bdc <siprintf>
 800213e:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002140:	697b      	ldr	r3, [r7, #20]
 8002142:	b29b      	uxth	r3, r3
 8002144:	3301      	adds	r3, #1
 8002146:	b29a      	uxth	r2, r3
 8002148:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800214c:	9300      	str	r3, [sp, #0]
 800214e:	4b79      	ldr	r3, [pc, #484]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 8002150:	4976      	ldr	r1, [pc, #472]	@ (800232c <WIFI_JoinNetwork+0x248>)
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff ff68 	bl	8002028 <WIFI_SendATCommand>

	// Set security type
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002158:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800215c:	2100      	movs	r1, #0
 800215e:	4873      	ldr	r0, [pc, #460]	@ (800232c <WIFI_JoinNetwork+0x248>)
 8002160:	f007 fe32 	bl	8009dc8 <memset>
	msgLength = sprintf(wifiTxBuffer, "C3=%d\r", hwifi->securityType);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	7b1b      	ldrb	r3, [r3, #12]
 8002168:	461a      	mov	r2, r3
 800216a:	4974      	ldr	r1, [pc, #464]	@ (800233c <WIFI_JoinNetwork+0x258>)
 800216c:	486f      	ldr	r0, [pc, #444]	@ (800232c <WIFI_JoinNetwork+0x248>)
 800216e:	f007 fd35 	bl	8009bdc <siprintf>
 8002172:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002174:	697b      	ldr	r3, [r7, #20]
 8002176:	b29b      	uxth	r3, r3
 8002178:	3301      	adds	r3, #1
 800217a:	b29a      	uxth	r2, r3
 800217c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	4b6c      	ldr	r3, [pc, #432]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 8002184:	4969      	ldr	r1, [pc, #420]	@ (800232c <WIFI_JoinNetwork+0x248>)
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	f7ff ff4e 	bl	8002028 <WIFI_SendATCommand>

	// Set if IP is requested via DHCP
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 800218c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002190:	2100      	movs	r1, #0
 8002192:	4866      	ldr	r0, [pc, #408]	@ (800232c <WIFI_JoinNetwork+0x248>)
 8002194:	f007 fe18 	bl	8009dc8 <memset>
	msgLength = sprintf(wifiTxBuffer, "C4=%d\r", hwifi->DHCP);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	7b5b      	ldrb	r3, [r3, #13]
 800219c:	461a      	mov	r2, r3
 800219e:	4968      	ldr	r1, [pc, #416]	@ (8002340 <WIFI_JoinNetwork+0x25c>)
 80021a0:	4862      	ldr	r0, [pc, #392]	@ (800232c <WIFI_JoinNetwork+0x248>)
 80021a2:	f007 fd1b 	bl	8009bdc <siprintf>
 80021a6:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	3301      	adds	r3, #1
 80021ae:	b29a      	uxth	r2, r3
 80021b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021b4:	9300      	str	r3, [sp, #0]
 80021b6:	4b5f      	ldr	r3, [pc, #380]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 80021b8:	495c      	ldr	r1, [pc, #368]	@ (800232c <WIFI_JoinNetwork+0x248>)
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7ff ff34 	bl	8002028 <WIFI_SendATCommand>

	// If DHCP is not used, set the additionally needed configurations
	if(hwifi->DHCP != SET){
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	7b5b      	ldrb	r3, [r3, #13]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d067      	beq.n	8002298 <WIFI_JoinNetwork+0x1b4>

		// Set module's IP address
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 80021c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80021cc:	2100      	movs	r1, #0
 80021ce:	4857      	ldr	r0, [pc, #348]	@ (800232c <WIFI_JoinNetwork+0x248>)
 80021d0:	f007 fdfa 	bl	8009dc8 <memset>
		msgLength = sprintf(wifiTxBuffer, "C6=%s\r", hwifi->ipAddress);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	3314      	adds	r3, #20
 80021d8:	461a      	mov	r2, r3
 80021da:	495a      	ldr	r1, [pc, #360]	@ (8002344 <WIFI_JoinNetwork+0x260>)
 80021dc:	4853      	ldr	r0, [pc, #332]	@ (800232c <WIFI_JoinNetwork+0x248>)
 80021de:	f007 fcfd 	bl	8009bdc <siprintf>
 80021e2:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	3301      	adds	r3, #1
 80021ea:	b29a      	uxth	r2, r3
 80021ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	4b50      	ldr	r3, [pc, #320]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 80021f4:	494d      	ldr	r1, [pc, #308]	@ (800232c <WIFI_JoinNetwork+0x248>)
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f7ff ff16 	bl	8002028 <WIFI_SendATCommand>

		// Set module's network mask
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 80021fc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002200:	2100      	movs	r1, #0
 8002202:	484a      	ldr	r0, [pc, #296]	@ (800232c <WIFI_JoinNetwork+0x248>)
 8002204:	f007 fde0 	bl	8009dc8 <memset>
		msgLength = sprintf(wifiTxBuffer, "C7=%s\r", hwifi->networkMask);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	3345      	adds	r3, #69	@ 0x45
 800220c:	461a      	mov	r2, r3
 800220e:	494e      	ldr	r1, [pc, #312]	@ (8002348 <WIFI_JoinNetwork+0x264>)
 8002210:	4846      	ldr	r0, [pc, #280]	@ (800232c <WIFI_JoinNetwork+0x248>)
 8002212:	f007 fce3 	bl	8009bdc <siprintf>
 8002216:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002218:	697b      	ldr	r3, [r7, #20]
 800221a:	b29b      	uxth	r3, r3
 800221c:	3301      	adds	r3, #1
 800221e:	b29a      	uxth	r2, r3
 8002220:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002224:	9300      	str	r3, [sp, #0]
 8002226:	4b43      	ldr	r3, [pc, #268]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 8002228:	4940      	ldr	r1, [pc, #256]	@ (800232c <WIFI_JoinNetwork+0x248>)
 800222a:	6878      	ldr	r0, [r7, #4]
 800222c:	f7ff fefc 	bl	8002028 <WIFI_SendATCommand>

		// Set module's default gateway
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002230:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002234:	2100      	movs	r1, #0
 8002236:	483d      	ldr	r0, [pc, #244]	@ (800232c <WIFI_JoinNetwork+0x248>)
 8002238:	f007 fdc6 	bl	8009dc8 <memset>
		msgLength = sprintf(wifiTxBuffer, "C8=%s\r", hwifi->defaultGateway);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	3356      	adds	r3, #86	@ 0x56
 8002240:	461a      	mov	r2, r3
 8002242:	4942      	ldr	r1, [pc, #264]	@ (800234c <WIFI_JoinNetwork+0x268>)
 8002244:	4839      	ldr	r0, [pc, #228]	@ (800232c <WIFI_JoinNetwork+0x248>)
 8002246:	f007 fcc9 	bl	8009bdc <siprintf>
 800224a:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	b29b      	uxth	r3, r3
 8002250:	3301      	adds	r3, #1
 8002252:	b29a      	uxth	r2, r3
 8002254:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002258:	9300      	str	r3, [sp, #0]
 800225a:	4b36      	ldr	r3, [pc, #216]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 800225c:	4933      	ldr	r1, [pc, #204]	@ (800232c <WIFI_JoinNetwork+0x248>)
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f7ff fee2 	bl	8002028 <WIFI_SendATCommand>

		// Set module's primary DNS server
		memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002264:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002268:	2100      	movs	r1, #0
 800226a:	4830      	ldr	r0, [pc, #192]	@ (800232c <WIFI_JoinNetwork+0x248>)
 800226c:	f007 fdac 	bl	8009dc8 <memset>
		msgLength = sprintf(wifiTxBuffer, "C9=%s\r", hwifi->primaryDNSServer);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	3367      	adds	r3, #103	@ 0x67
 8002274:	461a      	mov	r2, r3
 8002276:	4936      	ldr	r1, [pc, #216]	@ (8002350 <WIFI_JoinNetwork+0x26c>)
 8002278:	482c      	ldr	r0, [pc, #176]	@ (800232c <WIFI_JoinNetwork+0x248>)
 800227a:	f007 fcaf 	bl	8009bdc <siprintf>
 800227e:	6178      	str	r0, [r7, #20]
		WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	b29b      	uxth	r3, r3
 8002284:	3301      	adds	r3, #1
 8002286:	b29a      	uxth	r2, r3
 8002288:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800228c:	9300      	str	r3, [sp, #0]
 800228e:	4b29      	ldr	r3, [pc, #164]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 8002290:	4926      	ldr	r1, [pc, #152]	@ (800232c <WIFI_JoinNetwork+0x248>)
 8002292:	6878      	ldr	r0, [r7, #4]
 8002294:	f7ff fec8 	bl	8002028 <WIFI_SendATCommand>

	}

	// Join the network
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002298:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800229c:	2100      	movs	r1, #0
 800229e:	4823      	ldr	r0, [pc, #140]	@ (800232c <WIFI_JoinNetwork+0x248>)
 80022a0:	f007 fd92 	bl	8009dc8 <memset>
	msgLength = sprintf(wifiTxBuffer, "C0\r");
 80022a4:	492b      	ldr	r1, [pc, #172]	@ (8002354 <WIFI_JoinNetwork+0x270>)
 80022a6:	4821      	ldr	r0, [pc, #132]	@ (800232c <WIFI_JoinNetwork+0x248>)
 80022a8:	f007 fc98 	bl	8009bdc <siprintf>
 80022ac:	6178      	str	r0, [r7, #20]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	3301      	adds	r3, #1
 80022b4:	b29a      	uxth	r2, r3
 80022b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	4b1d      	ldr	r3, [pc, #116]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 80022be:	491b      	ldr	r1, [pc, #108]	@ (800232c <WIFI_JoinNetwork+0x248>)
 80022c0:	6878      	ldr	r0, [r7, #4]
 80022c2:	f7ff feb1 	bl	8002028 <WIFI_SendATCommand>

	// If there was an error, call the error handler
	if(strstr(wifiRxBuffer, "ERROR") != NULL) Error_Handler();
 80022c6:	4924      	ldr	r1, [pc, #144]	@ (8002358 <WIFI_JoinNetwork+0x274>)
 80022c8:	481a      	ldr	r0, [pc, #104]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 80022ca:	f007 fda1 	bl	8009e10 <strstr>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <WIFI_JoinNetwork+0x1f4>
 80022d4:	f7fe fdcc 	bl	8000e70 <Error_Handler>

	// If the module's IP address was assigned by DHCP, then parse it
	// from the response and save it in the Wifi handle.
	if(hwifi->DHCP == SET){
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	7b5b      	ldrb	r3, [r3, #13]
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d11f      	bne.n	8002320 <WIFI_JoinNetwork+0x23c>
		// The IP address is between the first and second comma
		char* startPos = strstr(wifiRxBuffer, ",");
 80022e0:	212c      	movs	r1, #44	@ 0x2c
 80022e2:	4814      	ldr	r0, [pc, #80]	@ (8002334 <WIFI_JoinNetwork+0x250>)
 80022e4:	f007 fd87 	bl	8009df6 <strchr>
 80022e8:	6138      	str	r0, [r7, #16]
		char* endPos = strstr(startPos+1, ",");
 80022ea:	693b      	ldr	r3, [r7, #16]
 80022ec:	3301      	adds	r3, #1
 80022ee:	212c      	movs	r1, #44	@ 0x2c
 80022f0:	4618      	mov	r0, r3
 80022f2:	f007 fd80 	bl	8009df6 <strchr>
 80022f6:	60f8      	str	r0, [r7, #12]

		// Check whether the commas have been found
		if(startPos == NULL || endPos == NULL) Error_Handler();
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d002      	beq.n	8002304 <WIFI_JoinNetwork+0x220>
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	2b00      	cmp	r3, #0
 8002302:	d101      	bne.n	8002308 <WIFI_JoinNetwork+0x224>
 8002304:	f7fe fdb4 	bl	8000e70 <Error_Handler>

		// Copy the IP address from the response buffer into the Wifi handle
		// For n set IP_length+1, because the ending char \0 must be considered
		snprintf(hwifi->ipAddress, endPos - startPos, startPos+1);
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f103 0014 	add.w	r0, r3, #20
 800230e:	68fa      	ldr	r2, [r7, #12]
 8002310:	693b      	ldr	r3, [r7, #16]
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	4619      	mov	r1, r3
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	3301      	adds	r3, #1
 800231a:	461a      	mov	r2, r3
 800231c:	f007 fc28 	bl	8009b70 <sniprintf>
	}

	return WIFI_OK;
 8002320:	2300      	movs	r3, #0
}
 8002322:	4618      	mov	r0, r3
 8002324:	3718      	adds	r7, #24
 8002326:	46bd      	mov	sp, r7
 8002328:	bd80      	pop	{r7, pc}
 800232a:	bf00      	nop
 800232c:	20000534 	.word	0x20000534
 8002330:	0800afb8 	.word	0x0800afb8
 8002334:	20000934 	.word	0x20000934
 8002338:	0800afc0 	.word	0x0800afc0
 800233c:	0800afc8 	.word	0x0800afc8
 8002340:	0800afd0 	.word	0x0800afd0
 8002344:	0800afd8 	.word	0x0800afd8
 8002348:	0800afe0 	.word	0x0800afe0
 800234c:	0800afe8 	.word	0x0800afe8
 8002350:	0800aff0 	.word	0x0800aff0
 8002354:	0800aff8 	.word	0x0800aff8
 8002358:	0800af98 	.word	0x0800af98

0800235c <WIFI_SetupSocket>:
	WIFI_SendATCommand(hwifi, wifiTxBuffer, msgLength+1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);

	return WIFI_OK;
}

WIFI_StatusTypeDef WIFI_SetupSocket(WIFI_HandleTypeDef* hwifi) {
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af02      	add	r7, sp, #8
 8002362:	6078      	str	r0, [r7, #4]

	int len = 0;
 8002364:	2300      	movs	r3, #0
 8002366:	60fb      	str	r3, [r7, #12]

	// Set socket number to 1
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002368:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800236c:	2100      	movs	r1, #0
 800236e:	483d      	ldr	r0, [pc, #244]	@ (8002464 <WIFI_SetupSocket+0x108>)
 8002370:	f007 fd2a 	bl	8009dc8 <memset>
	len = sprintf(wifiTxBuffer, "P0=1\r");
 8002374:	493c      	ldr	r1, [pc, #240]	@ (8002468 <WIFI_SetupSocket+0x10c>)
 8002376:	483b      	ldr	r0, [pc, #236]	@ (8002464 <WIFI_SetupSocket+0x108>)
 8002378:	f007 fc30 	bl	8009bdc <siprintf>
 800237c:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	b29b      	uxth	r3, r3
 8002382:	3301      	adds	r3, #1
 8002384:	b29a      	uxth	r2, r3
 8002386:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	4b37      	ldr	r3, [pc, #220]	@ (800246c <WIFI_SetupSocket+0x110>)
 800238e:	4935      	ldr	r1, [pc, #212]	@ (8002464 <WIFI_SetupSocket+0x108>)
 8002390:	6878      	ldr	r0, [r7, #4]
 8002392:	f7ff fe49 	bl	8002028 <WIFI_SendATCommand>

	// Set protocol = TCP (0)
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 8002396:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800239a:	2100      	movs	r1, #0
 800239c:	4831      	ldr	r0, [pc, #196]	@ (8002464 <WIFI_SetupSocket+0x108>)
 800239e:	f007 fd13 	bl	8009dc8 <memset>
	len = sprintf(wifiTxBuffer, "P1=0\r");
 80023a2:	4933      	ldr	r1, [pc, #204]	@ (8002470 <WIFI_SetupSocket+0x114>)
 80023a4:	482f      	ldr	r0, [pc, #188]	@ (8002464 <WIFI_SetupSocket+0x108>)
 80023a6:	f007 fc19 	bl	8009bdc <siprintf>
 80023aa:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	b29b      	uxth	r3, r3
 80023b0:	3301      	adds	r3, #1
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023b8:	9300      	str	r3, [sp, #0]
 80023ba:	4b2c      	ldr	r3, [pc, #176]	@ (800246c <WIFI_SetupSocket+0x110>)
 80023bc:	4929      	ldr	r1, [pc, #164]	@ (8002464 <WIFI_SetupSocket+0x108>)
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f7ff fe32 	bl	8002028 <WIFI_SendATCommand>

    // Remote IP
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 80023c4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023c8:	2100      	movs	r1, #0
 80023ca:	4826      	ldr	r0, [pc, #152]	@ (8002464 <WIFI_SetupSocket+0x108>)
 80023cc:	f007 fcfc 	bl	8009dc8 <memset>
	len = sprintf(wifiTxBuffer, "P3=%s\r", hwifi->remoteIpAddress);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	3325      	adds	r3, #37	@ 0x25
 80023d4:	461a      	mov	r2, r3
 80023d6:	4927      	ldr	r1, [pc, #156]	@ (8002474 <WIFI_SetupSocket+0x118>)
 80023d8:	4822      	ldr	r0, [pc, #136]	@ (8002464 <WIFI_SetupSocket+0x108>)
 80023da:	f007 fbff 	bl	8009bdc <siprintf>
 80023de:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	3301      	adds	r3, #1
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023ec:	9300      	str	r3, [sp, #0]
 80023ee:	4b1f      	ldr	r3, [pc, #124]	@ (800246c <WIFI_SetupSocket+0x110>)
 80023f0:	491c      	ldr	r1, [pc, #112]	@ (8002464 <WIFI_SetupSocket+0x108>)
 80023f2:	6878      	ldr	r0, [r7, #4]
 80023f4:	f7ff fe18 	bl	8002028 <WIFI_SendATCommand>

	// Remote Port
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 80023f8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023fc:	2100      	movs	r1, #0
 80023fe:	4819      	ldr	r0, [pc, #100]	@ (8002464 <WIFI_SetupSocket+0x108>)
 8002400:	f007 fce2 	bl	8009dc8 <memset>
	len = sprintf(wifiTxBuffer, "P4=%u\r", hwifi->remotePort);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	8a5b      	ldrh	r3, [r3, #18]
 8002408:	461a      	mov	r2, r3
 800240a:	491b      	ldr	r1, [pc, #108]	@ (8002478 <WIFI_SetupSocket+0x11c>)
 800240c:	4815      	ldr	r0, [pc, #84]	@ (8002464 <WIFI_SetupSocket+0x108>)
 800240e:	f007 fbe5 	bl	8009bdc <siprintf>
 8002412:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	b29b      	uxth	r3, r3
 8002418:	3301      	adds	r3, #1
 800241a:	b29a      	uxth	r2, r3
 800241c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002420:	9300      	str	r3, [sp, #0]
 8002422:	4b12      	ldr	r3, [pc, #72]	@ (800246c <WIFI_SetupSocket+0x110>)
 8002424:	490f      	ldr	r1, [pc, #60]	@ (8002464 <WIFI_SetupSocket+0x108>)
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f7ff fdfe 	bl	8002028 <WIFI_SendATCommand>

	// Start client
	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 800242c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002430:	2100      	movs	r1, #0
 8002432:	480c      	ldr	r0, [pc, #48]	@ (8002464 <WIFI_SetupSocket+0x108>)
 8002434:	f007 fcc8 	bl	8009dc8 <memset>
	len = sprintf(wifiTxBuffer, "P6=1\r");
 8002438:	4910      	ldr	r1, [pc, #64]	@ (800247c <WIFI_SetupSocket+0x120>)
 800243a:	480a      	ldr	r0, [pc, #40]	@ (8002464 <WIFI_SetupSocket+0x108>)
 800243c:	f007 fbce 	bl	8009bdc <siprintf>
 8002440:	60f8      	str	r0, [r7, #12]
	WIFI_SendATCommand(hwifi, wifiTxBuffer, len + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	b29b      	uxth	r3, r3
 8002446:	3301      	adds	r3, #1
 8002448:	b29a      	uxth	r2, r3
 800244a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	4b06      	ldr	r3, [pc, #24]	@ (800246c <WIFI_SetupSocket+0x110>)
 8002452:	4904      	ldr	r1, [pc, #16]	@ (8002464 <WIFI_SetupSocket+0x108>)
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f7ff fde7 	bl	8002028 <WIFI_SendATCommand>

	return WIFI_OK;
 800245a:	2300      	movs	r3, #0
}
 800245c:	4618      	mov	r0, r3
 800245e:	3710      	adds	r7, #16
 8002460:	46bd      	mov	sp, r7
 8002462:	bd80      	pop	{r7, pc}
 8002464:	20000534 	.word	0x20000534
 8002468:	0800b05c 	.word	0x0800b05c
 800246c:	20000934 	.word	0x20000934
 8002470:	0800b064 	.word	0x0800b064
 8002474:	0800b06c 	.word	0x0800b06c
 8002478:	0800b074 	.word	0x0800b074
 800247c:	0800b04c 	.word	0x0800b04c

08002480 <WIFI_SendTCPData>:

WIFI_StatusTypeDef WIFI_SendTCPData(WIFI_HandleTypeDef* hwifi, char* message) {
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af02      	add	r7, sp, #8
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]

	memset(wifiTxBuffer, 0, WIFI_TX_BUFFER_SIZE);
 800248a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800248e:	2100      	movs	r1, #0
 8002490:	4815      	ldr	r0, [pc, #84]	@ (80024e8 <WIFI_SendTCPData+0x68>)
 8002492:	f007 fc99 	bl	8009dc8 <memset>
	int msgLength = strlen(message);
 8002496:	6838      	ldr	r0, [r7, #0]
 8002498:	f7fd febc 	bl	8000214 <strlen>
 800249c:	4603      	mov	r3, r0
 800249e:	60fb      	str	r3, [r7, #12]
	int headerLength = sprintf(wifiTxBuffer, "S3=%d\r", msgLength);
 80024a0:	68fa      	ldr	r2, [r7, #12]
 80024a2:	4912      	ldr	r1, [pc, #72]	@ (80024ec <WIFI_SendTCPData+0x6c>)
 80024a4:	4810      	ldr	r0, [pc, #64]	@ (80024e8 <WIFI_SendTCPData+0x68>)
 80024a6:	f007 fb99 	bl	8009bdc <siprintf>
 80024aa:	60b8      	str	r0, [r7, #8]
	memcpy(wifiTxBuffer + headerLength, message, msgLength);
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	4a0e      	ldr	r2, [pc, #56]	@ (80024e8 <WIFI_SendTCPData+0x68>)
 80024b0:	4413      	add	r3, r2
 80024b2:	68fa      	ldr	r2, [r7, #12]
 80024b4:	6839      	ldr	r1, [r7, #0]
 80024b6:	4618      	mov	r0, r3
 80024b8:	f007 fced 	bl	8009e96 <memcpy>
	WIFI_SendATCommand(hwifi, wifiTxBuffer, headerLength + msgLength + 1, wifiRxBuffer, WIFI_RX_BUFFER_SIZE);
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	b29a      	uxth	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	b29b      	uxth	r3, r3
 80024c4:	4413      	add	r3, r2
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	3301      	adds	r3, #1
 80024ca:	b29a      	uxth	r2, r3
 80024cc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80024d0:	9300      	str	r3, [sp, #0]
 80024d2:	4b07      	ldr	r3, [pc, #28]	@ (80024f0 <WIFI_SendTCPData+0x70>)
 80024d4:	4904      	ldr	r1, [pc, #16]	@ (80024e8 <WIFI_SendTCPData+0x68>)
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f7ff fda6 	bl	8002028 <WIFI_SendATCommand>

	return WIFI_OK;
 80024dc:	2300      	movs	r3, #0
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3710      	adds	r7, #16
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	20000534 	.word	0x20000534
 80024ec:	0800b07c 	.word	0x0800b07c
 80024f0:	20000934 	.word	0x20000934

080024f4 <trimstr>:
  * @param  strSize: C string size
  * @param  size: Character to trim
  * @retval None
  */

void trimstr(char* str, uint32_t strSize, char c){
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b08a      	sub	sp, #40	@ 0x28
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	60f8      	str	r0, [r7, #12]
 80024fc:	60b9      	str	r1, [r7, #8]
 80024fe:	4613      	mov	r3, r2
 8002500:	71fb      	strb	r3, [r7, #7]

	uint32_t trimPos = 0;
 8002502:	2300      	movs	r3, #0
 8002504:	627b      	str	r3, [r7, #36]	@ 0x24
	uint32_t endPos = 0;
 8002506:	2300      	movs	r3, #0
 8002508:	623b      	str	r3, [r7, #32]

	// Find end of string a.k.a. first occurrence of '\0'
	for(uint32_t i = 0; i < strSize; i++){
 800250a:	2300      	movs	r3, #0
 800250c:	61fb      	str	r3, [r7, #28]
 800250e:	e00c      	b.n	800252a <trimstr+0x36>
		if( str[i] != '\0' ) continue;
 8002510:	68fa      	ldr	r2, [r7, #12]
 8002512:	69fb      	ldr	r3, [r7, #28]
 8002514:	4413      	add	r3, r2
 8002516:	781b      	ldrb	r3, [r3, #0]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d102      	bne.n	8002522 <trimstr+0x2e>
		else{
			endPos = i;
 800251c:	69fb      	ldr	r3, [r7, #28]
 800251e:	623b      	str	r3, [r7, #32]
			break;
 8002520:	e007      	b.n	8002532 <trimstr+0x3e>
		if( str[i] != '\0' ) continue;
 8002522:	bf00      	nop
	for(uint32_t i = 0; i < strSize; i++){
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	3301      	adds	r3, #1
 8002528:	61fb      	str	r3, [r7, #28]
 800252a:	69fa      	ldr	r2, [r7, #28]
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	429a      	cmp	r2, r3
 8002530:	d3ee      	bcc.n	8002510 <trimstr+0x1c>

	/**
	 * If c is at the end of the string, replace it with '\0'.
	 * Repeat until a char emerges that is not c.
	 */
	for(uint32_t i = endPos -1; i > 0; i--){
 8002532:	6a3b      	ldr	r3, [r7, #32]
 8002534:	3b01      	subs	r3, #1
 8002536:	61bb      	str	r3, [r7, #24]
 8002538:	e010      	b.n	800255c <trimstr+0x68>
		if( str[i] == c ){
 800253a:	68fa      	ldr	r2, [r7, #12]
 800253c:	69bb      	ldr	r3, [r7, #24]
 800253e:	4413      	add	r3, r2
 8002540:	781b      	ldrb	r3, [r3, #0]
 8002542:	79fa      	ldrb	r2, [r7, #7]
 8002544:	429a      	cmp	r2, r3
 8002546:	d10d      	bne.n	8002564 <trimstr+0x70>
			str[i] = '\0';
 8002548:	68fa      	ldr	r2, [r7, #12]
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	4413      	add	r3, r2
 800254e:	2200      	movs	r2, #0
 8002550:	701a      	strb	r2, [r3, #0]
			endPos = i;
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	623b      	str	r3, [r7, #32]
	for(uint32_t i = endPos -1; i > 0; i--){
 8002556:	69bb      	ldr	r3, [r7, #24]
 8002558:	3b01      	subs	r3, #1
 800255a:	61bb      	str	r3, [r7, #24]
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d1eb      	bne.n	800253a <trimstr+0x46>
 8002562:	e000      	b.n	8002566 <trimstr+0x72>
		}
		else break;
 8002564:	bf00      	nop
	}

	// Find the position of the first char in the string that is not c.
	for(uint32_t i = 0; i < strSize; i++){
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
 800256a:	e00c      	b.n	8002586 <trimstr+0x92>
		if(str[i] == c){
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	4413      	add	r3, r2
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	79fa      	ldrb	r2, [r7, #7]
 8002576:	429a      	cmp	r2, r3
 8002578:	d10a      	bne.n	8002590 <trimstr+0x9c>
			trimPos = i + 1;
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	3301      	adds	r3, #1
 800257e:	627b      	str	r3, [r7, #36]	@ 0x24
	for(uint32_t i = 0; i < strSize; i++){
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	3301      	adds	r3, #1
 8002584:	617b      	str	r3, [r7, #20]
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	68bb      	ldr	r3, [r7, #8]
 800258a:	429a      	cmp	r2, r3
 800258c:	d3ee      	bcc.n	800256c <trimstr+0x78>
 800258e:	e000      	b.n	8002592 <trimstr+0x9e>
		}else break;
 8002590:	bf00      	nop
	}
	// Trim leading c
	snprintf( str, endPos + 1 - trimPos, &str[trimPos] );
 8002592:	6a3a      	ldr	r2, [r7, #32]
 8002594:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	1c59      	adds	r1, r3, #1
 800259a:	68fa      	ldr	r2, [r7, #12]
 800259c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800259e:	4413      	add	r3, r2
 80025a0:	461a      	mov	r2, r3
 80025a2:	68f8      	ldr	r0, [r7, #12]
 80025a4:	f007 fae4 	bl	8009b70 <sniprintf>
}
 80025a8:	bf00      	nop
 80025aa:	3728      	adds	r7, #40	@ 0x28
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <Reset_Handler>:
 80025b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80025e8 <LoopForever+0x2>
 80025b4:	f7ff fc18 	bl	8001de8 <SystemInit>
 80025b8:	480c      	ldr	r0, [pc, #48]	@ (80025ec <LoopForever+0x6>)
 80025ba:	490d      	ldr	r1, [pc, #52]	@ (80025f0 <LoopForever+0xa>)
 80025bc:	4a0d      	ldr	r2, [pc, #52]	@ (80025f4 <LoopForever+0xe>)
 80025be:	2300      	movs	r3, #0
 80025c0:	e002      	b.n	80025c8 <LoopCopyDataInit>

080025c2 <CopyDataInit>:
 80025c2:	58d4      	ldr	r4, [r2, r3]
 80025c4:	50c4      	str	r4, [r0, r3]
 80025c6:	3304      	adds	r3, #4

080025c8 <LoopCopyDataInit>:
 80025c8:	18c4      	adds	r4, r0, r3
 80025ca:	428c      	cmp	r4, r1
 80025cc:	d3f9      	bcc.n	80025c2 <CopyDataInit>
 80025ce:	4a0a      	ldr	r2, [pc, #40]	@ (80025f8 <LoopForever+0x12>)
 80025d0:	4c0a      	ldr	r4, [pc, #40]	@ (80025fc <LoopForever+0x16>)
 80025d2:	2300      	movs	r3, #0
 80025d4:	e001      	b.n	80025da <LoopFillZerobss>

080025d6 <FillZerobss>:
 80025d6:	6013      	str	r3, [r2, #0]
 80025d8:	3204      	adds	r2, #4

080025da <LoopFillZerobss>:
 80025da:	42a2      	cmp	r2, r4
 80025dc:	d3fb      	bcc.n	80025d6 <FillZerobss>
 80025de:	f007 fc33 	bl	8009e48 <__libc_init_array>
 80025e2:	f7fe f885 	bl	80006f0 <main>

080025e6 <LoopForever>:
 80025e6:	e7fe      	b.n	80025e6 <LoopForever>
 80025e8:	200a0000 	.word	0x200a0000
 80025ec:	20000000 	.word	0x20000000
 80025f0:	2000009c 	.word	0x2000009c
 80025f4:	0800b138 	.word	0x0800b138
 80025f8:	2000009c 	.word	0x2000009c
 80025fc:	20000e84 	.word	0x20000e84

08002600 <ADC1_IRQHandler>:
 8002600:	e7fe      	b.n	8002600 <ADC1_IRQHandler>

08002602 <HTS221_T_Init>:
  * @param  DeviceAddr: I2C device address
  * @param  InitStruct: pointer to a TSENSOR_InitTypeDef structure 
  *         that contains the configuration setting for the HTS221.
  */
void HTS221_T_Init(uint16_t DeviceAddr, TSENSOR_InitTypeDef *pInitStruct)
{  
 8002602:	b580      	push	{r7, lr}
 8002604:	b084      	sub	sp, #16
 8002606:	af00      	add	r7, sp, #0
 8002608:	4603      	mov	r3, r0
 800260a:	6039      	str	r1, [r7, #0]
 800260c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 800260e:	88fb      	ldrh	r3, [r7, #6]
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2120      	movs	r1, #32
 8002614:	4618      	mov	r0, r3
 8002616:	f7fe fd45 	bl	80010a4 <SENSOR_IO_Read>
 800261a:	4603      	mov	r3, r0
 800261c:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 800261e:	7bfb      	ldrb	r3, [r7, #15]
 8002620:	f023 0304 	bic.w	r3, r3, #4
 8002624:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8002626:	7bfb      	ldrb	r3, [r7, #15]
 8002628:	f043 0304 	orr.w	r3, r3, #4
 800262c:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 800262e:	7bfb      	ldrb	r3, [r7, #15]
 8002630:	f023 0303 	bic.w	r3, r3, #3
 8002634:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8002636:	7bfb      	ldrb	r3, [r7, #15]
 8002638:	f043 0301 	orr.w	r3, r3, #1
 800263c:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 800263e:	7bfb      	ldrb	r3, [r7, #15]
 8002640:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002644:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8002646:	88fb      	ldrh	r3, [r7, #6]
 8002648:	b2db      	uxtb	r3, r3
 800264a:	7bfa      	ldrb	r2, [r7, #15]
 800264c:	2120      	movs	r1, #32
 800264e:	4618      	mov	r0, r3
 8002650:	f7fe fd0e 	bl	8001070 <SENSOR_IO_Write>
}
 8002654:	bf00      	nop
 8002656:	3710      	adds	r7, #16
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <HTS221_T_ReadTemp>:
  * @brief  Read temperature value of HTS221
  * @param  DeviceAddr: I2C device address
  * @retval temperature value
  */
float HTS221_T_ReadTemp(uint16_t DeviceAddr)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b088      	sub	sp, #32
 8002660:	af00      	add	r7, sp, #0
 8002662:	4603      	mov	r3, r0
 8002664:	80fb      	strh	r3, [r7, #6]
  int16_t T0_out, T1_out, T_out, T0_degC_x8_u16, T1_degC_x8_u16;
  int16_t T0_degC, T1_degC;
  uint8_t buffer[4], tmp;
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_DEGC_X8 | 0x80), buffer, 2);
 8002666:	88fb      	ldrh	r3, [r7, #6]
 8002668:	b2d8      	uxtb	r0, r3
 800266a:	f107 0208 	add.w	r2, r7, #8
 800266e:	2302      	movs	r3, #2
 8002670:	21b2      	movs	r1, #178	@ 0xb2
 8002672:	f7fe fd35 	bl	80010e0 <SENSOR_IO_ReadMultiple>
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_T0_T1_DEGC_H2);
 8002676:	88fb      	ldrh	r3, [r7, #6]
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2135      	movs	r1, #53	@ 0x35
 800267c:	4618      	mov	r0, r3
 800267e:	f7fe fd11 	bl	80010a4 <SENSOR_IO_Read>
 8002682:	4603      	mov	r3, r0
 8002684:	77fb      	strb	r3, [r7, #31]

  T0_degC_x8_u16 = (((uint16_t)(tmp & 0x03)) << 8) | ((uint16_t)buffer[0]);
 8002686:	7ffb      	ldrb	r3, [r7, #31]
 8002688:	b21b      	sxth	r3, r3
 800268a:	021b      	lsls	r3, r3, #8
 800268c:	b21b      	sxth	r3, r3
 800268e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002692:	b21a      	sxth	r2, r3
 8002694:	7a3b      	ldrb	r3, [r7, #8]
 8002696:	b21b      	sxth	r3, r3
 8002698:	4313      	orrs	r3, r2
 800269a:	83bb      	strh	r3, [r7, #28]
  T1_degC_x8_u16 = (((uint16_t)(tmp & 0x0C)) << 6) | ((uint16_t)buffer[1]);
 800269c:	7ffb      	ldrb	r3, [r7, #31]
 800269e:	b21b      	sxth	r3, r3
 80026a0:	019b      	lsls	r3, r3, #6
 80026a2:	b21b      	sxth	r3, r3
 80026a4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026a8:	b21a      	sxth	r2, r3
 80026aa:	7a7b      	ldrb	r3, [r7, #9]
 80026ac:	b21b      	sxth	r3, r3
 80026ae:	4313      	orrs	r3, r2
 80026b0:	837b      	strh	r3, [r7, #26]
  T0_degC = T0_degC_x8_u16 >> 3;
 80026b2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80026b6:	10db      	asrs	r3, r3, #3
 80026b8:	833b      	strh	r3, [r7, #24]
  T1_degC = T1_degC_x8_u16 >> 3;
 80026ba:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80026be:	10db      	asrs	r3, r3, #3
 80026c0:	82fb      	strh	r3, [r7, #22]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_T0_OUT_L | 0x80), buffer, 4);
 80026c2:	88fb      	ldrh	r3, [r7, #6]
 80026c4:	b2d8      	uxtb	r0, r3
 80026c6:	f107 0208 	add.w	r2, r7, #8
 80026ca:	2304      	movs	r3, #4
 80026cc:	21bc      	movs	r1, #188	@ 0xbc
 80026ce:	f7fe fd07 	bl	80010e0 <SENSOR_IO_ReadMultiple>

  T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 80026d2:	7a7b      	ldrb	r3, [r7, #9]
 80026d4:	b21b      	sxth	r3, r3
 80026d6:	021b      	lsls	r3, r3, #8
 80026d8:	b21a      	sxth	r2, r3
 80026da:	7a3b      	ldrb	r3, [r7, #8]
 80026dc:	b21b      	sxth	r3, r3
 80026de:	4313      	orrs	r3, r2
 80026e0:	82bb      	strh	r3, [r7, #20]
  T1_out = (((uint16_t)buffer[3]) << 8) | (uint16_t)buffer[2];
 80026e2:	7afb      	ldrb	r3, [r7, #11]
 80026e4:	b21b      	sxth	r3, r3
 80026e6:	021b      	lsls	r3, r3, #8
 80026e8:	b21a      	sxth	r2, r3
 80026ea:	7abb      	ldrb	r3, [r7, #10]
 80026ec:	b21b      	sxth	r3, r3
 80026ee:	4313      	orrs	r3, r2
 80026f0:	827b      	strh	r3, [r7, #18]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_TEMP_OUT_L_REG | 0x80), buffer, 2);
 80026f2:	88fb      	ldrh	r3, [r7, #6]
 80026f4:	b2d8      	uxtb	r0, r3
 80026f6:	f107 0208 	add.w	r2, r7, #8
 80026fa:	2302      	movs	r3, #2
 80026fc:	21aa      	movs	r1, #170	@ 0xaa
 80026fe:	f7fe fcef 	bl	80010e0 <SENSOR_IO_ReadMultiple>

  T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8002702:	7a7b      	ldrb	r3, [r7, #9]
 8002704:	b21b      	sxth	r3, r3
 8002706:	021b      	lsls	r3, r3, #8
 8002708:	b21a      	sxth	r2, r3
 800270a:	7a3b      	ldrb	r3, [r7, #8]
 800270c:	b21b      	sxth	r3, r3
 800270e:	4313      	orrs	r3, r2
 8002710:	823b      	strh	r3, [r7, #16]

  tmp_f = (float)(T_out - T0_out) * (float)(T1_degC - T0_degC) / (float)(T1_out - T0_out)  +  T0_degC;
 8002712:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002716:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800271a:	1ad3      	subs	r3, r2, r3
 800271c:	ee07 3a90 	vmov	s15, r3
 8002720:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002724:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8002728:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	ee07 3a90 	vmov	s15, r3
 8002732:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002736:	ee67 6a27 	vmul.f32	s13, s14, s15
 800273a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800273e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002742:	1ad3      	subs	r3, r2, r3
 8002744:	ee07 3a90 	vmov	s15, r3
 8002748:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800274c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002750:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8002754:	ee07 3a90 	vmov	s15, r3
 8002758:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800275c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002760:	edc7 7a03 	vstr	s15, [r7, #12]

  return tmp_f;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	ee07 3a90 	vmov	s15, r3
}
 800276a:	eeb0 0a67 	vmov.f32	s0, s15
 800276e:	3720      	adds	r7, #32
 8002770:	46bd      	mov	sp, r7
 8002772:	bd80      	pop	{r7, pc}

08002774 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800277a:	2300      	movs	r3, #0
 800277c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800277e:	2003      	movs	r0, #3
 8002780:	f000 f960 	bl	8002a44 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002784:	2000      	movs	r0, #0
 8002786:	f000 f80d 	bl	80027a4 <HAL_InitTick>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d002      	beq.n	8002796 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	71fb      	strb	r3, [r7, #7]
 8002794:	e001      	b.n	800279a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002796:	f7ff f805 	bl	80017a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800279a:	79fb      	ldrb	r3, [r7, #7]
}
 800279c:	4618      	mov	r0, r3
 800279e:	3708      	adds	r7, #8
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b084      	sub	sp, #16
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80027ac:	2300      	movs	r3, #0
 80027ae:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80027b0:	4b17      	ldr	r3, [pc, #92]	@ (8002810 <HAL_InitTick+0x6c>)
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d023      	beq.n	8002800 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80027b8:	4b16      	ldr	r3, [pc, #88]	@ (8002814 <HAL_InitTick+0x70>)
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	4b14      	ldr	r3, [pc, #80]	@ (8002810 <HAL_InitTick+0x6c>)
 80027be:	781b      	ldrb	r3, [r3, #0]
 80027c0:	4619      	mov	r1, r3
 80027c2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80027c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80027ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80027ce:	4618      	mov	r0, r3
 80027d0:	f000 f96d 	bl	8002aae <HAL_SYSTICK_Config>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10f      	bne.n	80027fa <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2b0f      	cmp	r3, #15
 80027de:	d809      	bhi.n	80027f4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80027e0:	2200      	movs	r2, #0
 80027e2:	6879      	ldr	r1, [r7, #4]
 80027e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80027e8:	f000 f937 	bl	8002a5a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80027ec:	4a0a      	ldr	r2, [pc, #40]	@ (8002818 <HAL_InitTick+0x74>)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6013      	str	r3, [r2, #0]
 80027f2:	e007      	b.n	8002804 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80027f4:	2301      	movs	r3, #1
 80027f6:	73fb      	strb	r3, [r7, #15]
 80027f8:	e004      	b.n	8002804 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	73fb      	strb	r3, [r7, #15]
 80027fe:	e001      	b.n	8002804 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002804:	7bfb      	ldrb	r3, [r7, #15]
}
 8002806:	4618      	mov	r0, r3
 8002808:	3710      	adds	r7, #16
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}
 800280e:	bf00      	nop
 8002810:	2000003c 	.word	0x2000003c
 8002814:	20000024 	.word	0x20000024
 8002818:	20000038 	.word	0x20000038

0800281c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002820:	4b06      	ldr	r3, [pc, #24]	@ (800283c <HAL_IncTick+0x20>)
 8002822:	781b      	ldrb	r3, [r3, #0]
 8002824:	461a      	mov	r2, r3
 8002826:	4b06      	ldr	r3, [pc, #24]	@ (8002840 <HAL_IncTick+0x24>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4413      	add	r3, r2
 800282c:	4a04      	ldr	r2, [pc, #16]	@ (8002840 <HAL_IncTick+0x24>)
 800282e:	6013      	str	r3, [r2, #0]
}
 8002830:	bf00      	nop
 8002832:	46bd      	mov	sp, r7
 8002834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	2000003c 	.word	0x2000003c
 8002840:	20000d34 	.word	0x20000d34

08002844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002844:	b480      	push	{r7}
 8002846:	af00      	add	r7, sp, #0
  return uwTick;
 8002848:	4b03      	ldr	r3, [pc, #12]	@ (8002858 <HAL_GetTick+0x14>)
 800284a:	681b      	ldr	r3, [r3, #0]
}
 800284c:	4618      	mov	r0, r3
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr
 8002856:	bf00      	nop
 8002858:	20000d34 	.word	0x20000d34

0800285c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b084      	sub	sp, #16
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002864:	f7ff ffee 	bl	8002844 <HAL_GetTick>
 8002868:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002874:	d005      	beq.n	8002882 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002876:	4b0a      	ldr	r3, [pc, #40]	@ (80028a0 <HAL_Delay+0x44>)
 8002878:	781b      	ldrb	r3, [r3, #0]
 800287a:	461a      	mov	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4413      	add	r3, r2
 8002880:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002882:	bf00      	nop
 8002884:	f7ff ffde 	bl	8002844 <HAL_GetTick>
 8002888:	4602      	mov	r2, r0
 800288a:	68bb      	ldr	r3, [r7, #8]
 800288c:	1ad3      	subs	r3, r2, r3
 800288e:	68fa      	ldr	r2, [r7, #12]
 8002890:	429a      	cmp	r2, r3
 8002892:	d8f7      	bhi.n	8002884 <HAL_Delay+0x28>
  {
  }
}
 8002894:	bf00      	nop
 8002896:	bf00      	nop
 8002898:	3710      	adds	r7, #16
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}
 800289e:	bf00      	nop
 80028a0:	2000003c 	.word	0x2000003c

080028a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b085      	sub	sp, #20
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	f003 0307 	and.w	r3, r3, #7
 80028b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80028b4:	4b0c      	ldr	r3, [pc, #48]	@ (80028e8 <__NVIC_SetPriorityGrouping+0x44>)
 80028b6:	68db      	ldr	r3, [r3, #12]
 80028b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028ba:	68ba      	ldr	r2, [r7, #8]
 80028bc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80028c0:	4013      	ands	r3, r2
 80028c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028c8:	68bb      	ldr	r3, [r7, #8]
 80028ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028cc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80028d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80028d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028d6:	4a04      	ldr	r2, [pc, #16]	@ (80028e8 <__NVIC_SetPriorityGrouping+0x44>)
 80028d8:	68bb      	ldr	r3, [r7, #8]
 80028da:	60d3      	str	r3, [r2, #12]
}
 80028dc:	bf00      	nop
 80028de:	3714      	adds	r7, #20
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	e000ed00 	.word	0xe000ed00

080028ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028f0:	4b04      	ldr	r3, [pc, #16]	@ (8002904 <__NVIC_GetPriorityGrouping+0x18>)
 80028f2:	68db      	ldr	r3, [r3, #12]
 80028f4:	0a1b      	lsrs	r3, r3, #8
 80028f6:	f003 0307 	and.w	r3, r3, #7
}
 80028fa:	4618      	mov	r0, r3
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr
 8002904:	e000ed00 	.word	0xe000ed00

08002908 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	4603      	mov	r3, r0
 8002910:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002916:	2b00      	cmp	r3, #0
 8002918:	db0b      	blt.n	8002932 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800291a:	79fb      	ldrb	r3, [r7, #7]
 800291c:	f003 021f 	and.w	r2, r3, #31
 8002920:	4907      	ldr	r1, [pc, #28]	@ (8002940 <__NVIC_EnableIRQ+0x38>)
 8002922:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002926:	095b      	lsrs	r3, r3, #5
 8002928:	2001      	movs	r0, #1
 800292a:	fa00 f202 	lsl.w	r2, r0, r2
 800292e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002932:	bf00      	nop
 8002934:	370c      	adds	r7, #12
 8002936:	46bd      	mov	sp, r7
 8002938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293c:	4770      	bx	lr
 800293e:	bf00      	nop
 8002940:	e000e100 	.word	0xe000e100

08002944 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002944:	b480      	push	{r7}
 8002946:	b083      	sub	sp, #12
 8002948:	af00      	add	r7, sp, #0
 800294a:	4603      	mov	r3, r0
 800294c:	6039      	str	r1, [r7, #0]
 800294e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002954:	2b00      	cmp	r3, #0
 8002956:	db0a      	blt.n	800296e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	b2da      	uxtb	r2, r3
 800295c:	490c      	ldr	r1, [pc, #48]	@ (8002990 <__NVIC_SetPriority+0x4c>)
 800295e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002962:	0112      	lsls	r2, r2, #4
 8002964:	b2d2      	uxtb	r2, r2
 8002966:	440b      	add	r3, r1
 8002968:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800296c:	e00a      	b.n	8002984 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	b2da      	uxtb	r2, r3
 8002972:	4908      	ldr	r1, [pc, #32]	@ (8002994 <__NVIC_SetPriority+0x50>)
 8002974:	79fb      	ldrb	r3, [r7, #7]
 8002976:	f003 030f 	and.w	r3, r3, #15
 800297a:	3b04      	subs	r3, #4
 800297c:	0112      	lsls	r2, r2, #4
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	440b      	add	r3, r1
 8002982:	761a      	strb	r2, [r3, #24]
}
 8002984:	bf00      	nop
 8002986:	370c      	adds	r7, #12
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	e000e100 	.word	0xe000e100
 8002994:	e000ed00 	.word	0xe000ed00

08002998 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002998:	b480      	push	{r7}
 800299a:	b089      	sub	sp, #36	@ 0x24
 800299c:	af00      	add	r7, sp, #0
 800299e:	60f8      	str	r0, [r7, #12]
 80029a0:	60b9      	str	r1, [r7, #8]
 80029a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	f003 0307 	and.w	r3, r3, #7
 80029aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029ac:	69fb      	ldr	r3, [r7, #28]
 80029ae:	f1c3 0307 	rsb	r3, r3, #7
 80029b2:	2b04      	cmp	r3, #4
 80029b4:	bf28      	it	cs
 80029b6:	2304      	movcs	r3, #4
 80029b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80029ba:	69fb      	ldr	r3, [r7, #28]
 80029bc:	3304      	adds	r3, #4
 80029be:	2b06      	cmp	r3, #6
 80029c0:	d902      	bls.n	80029c8 <NVIC_EncodePriority+0x30>
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	3b03      	subs	r3, #3
 80029c6:	e000      	b.n	80029ca <NVIC_EncodePriority+0x32>
 80029c8:	2300      	movs	r3, #0
 80029ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029cc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80029d0:	69bb      	ldr	r3, [r7, #24]
 80029d2:	fa02 f303 	lsl.w	r3, r2, r3
 80029d6:	43da      	mvns	r2, r3
 80029d8:	68bb      	ldr	r3, [r7, #8]
 80029da:	401a      	ands	r2, r3
 80029dc:	697b      	ldr	r3, [r7, #20]
 80029de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029e0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ea:	43d9      	mvns	r1, r3
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029f0:	4313      	orrs	r3, r2
         );
}
 80029f2:	4618      	mov	r0, r3
 80029f4:	3724      	adds	r7, #36	@ 0x24
 80029f6:	46bd      	mov	sp, r7
 80029f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fc:	4770      	bx	lr
	...

08002a00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	3b01      	subs	r3, #1
 8002a0c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a10:	d301      	bcc.n	8002a16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a12:	2301      	movs	r3, #1
 8002a14:	e00f      	b.n	8002a36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a16:	4a0a      	ldr	r2, [pc, #40]	@ (8002a40 <SysTick_Config+0x40>)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3b01      	subs	r3, #1
 8002a1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a1e:	210f      	movs	r1, #15
 8002a20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002a24:	f7ff ff8e 	bl	8002944 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a28:	4b05      	ldr	r3, [pc, #20]	@ (8002a40 <SysTick_Config+0x40>)
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a2e:	4b04      	ldr	r3, [pc, #16]	@ (8002a40 <SysTick_Config+0x40>)
 8002a30:	2207      	movs	r2, #7
 8002a32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a34:	2300      	movs	r3, #0
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	3708      	adds	r7, #8
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bd80      	pop	{r7, pc}
 8002a3e:	bf00      	nop
 8002a40:	e000e010 	.word	0xe000e010

08002a44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b082      	sub	sp, #8
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f7ff ff29 	bl	80028a4 <__NVIC_SetPriorityGrouping>
}
 8002a52:	bf00      	nop
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}

08002a5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a5a:	b580      	push	{r7, lr}
 8002a5c:	b086      	sub	sp, #24
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	4603      	mov	r3, r0
 8002a62:	60b9      	str	r1, [r7, #8]
 8002a64:	607a      	str	r2, [r7, #4]
 8002a66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002a6c:	f7ff ff3e 	bl	80028ec <__NVIC_GetPriorityGrouping>
 8002a70:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	68b9      	ldr	r1, [r7, #8]
 8002a76:	6978      	ldr	r0, [r7, #20]
 8002a78:	f7ff ff8e 	bl	8002998 <NVIC_EncodePriority>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a82:	4611      	mov	r1, r2
 8002a84:	4618      	mov	r0, r3
 8002a86:	f7ff ff5d 	bl	8002944 <__NVIC_SetPriority>
}
 8002a8a:	bf00      	nop
 8002a8c:	3718      	adds	r7, #24
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b082      	sub	sp, #8
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	4603      	mov	r3, r0
 8002a9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	f7ff ff31 	bl	8002908 <__NVIC_EnableIRQ>
}
 8002aa6:	bf00      	nop
 8002aa8:	3708      	adds	r7, #8
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bd80      	pop	{r7, pc}

08002aae <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002aae:	b580      	push	{r7, lr}
 8002ab0:	b082      	sub	sp, #8
 8002ab2:	af00      	add	r7, sp, #0
 8002ab4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7ff ffa2 	bl	8002a00 <SysTick_Config>
 8002abc:	4603      	mov	r3, r0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
	...

08002ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b087      	sub	sp, #28
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002ad6:	e166      	b.n	8002da6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	2101      	movs	r1, #1
 8002ade:	697b      	ldr	r3, [r7, #20]
 8002ae0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae4:	4013      	ands	r3, r2
 8002ae6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	f000 8158 	beq.w	8002da0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	685b      	ldr	r3, [r3, #4]
 8002af4:	f003 0303 	and.w	r3, r3, #3
 8002af8:	2b01      	cmp	r3, #1
 8002afa:	d005      	beq.n	8002b08 <HAL_GPIO_Init+0x40>
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f003 0303 	and.w	r3, r3, #3
 8002b04:	2b02      	cmp	r3, #2
 8002b06:	d130      	bne.n	8002b6a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	689b      	ldr	r3, [r3, #8]
 8002b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b0e:	697b      	ldr	r3, [r7, #20]
 8002b10:	005b      	lsls	r3, r3, #1
 8002b12:	2203      	movs	r2, #3
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	43db      	mvns	r3, r3
 8002b1a:	693a      	ldr	r2, [r7, #16]
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	68da      	ldr	r2, [r3, #12]
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	005b      	lsls	r3, r3, #1
 8002b28:	fa02 f303 	lsl.w	r3, r2, r3
 8002b2c:	693a      	ldr	r2, [r7, #16]
 8002b2e:	4313      	orrs	r3, r2
 8002b30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	693a      	ldr	r2, [r7, #16]
 8002b36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b3e:	2201      	movs	r2, #1
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	fa02 f303 	lsl.w	r3, r2, r3
 8002b46:	43db      	mvns	r3, r3
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	091b      	lsrs	r3, r3, #4
 8002b54:	f003 0201 	and.w	r2, r3, #1
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5e:	693a      	ldr	r2, [r7, #16]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	693a      	ldr	r2, [r7, #16]
 8002b68:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	f003 0303 	and.w	r3, r3, #3
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	d017      	beq.n	8002ba6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002b7c:	697b      	ldr	r3, [r7, #20]
 8002b7e:	005b      	lsls	r3, r3, #1
 8002b80:	2203      	movs	r2, #3
 8002b82:	fa02 f303 	lsl.w	r3, r2, r3
 8002b86:	43db      	mvns	r3, r3
 8002b88:	693a      	ldr	r2, [r7, #16]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	689a      	ldr	r2, [r3, #8]
 8002b92:	697b      	ldr	r3, [r7, #20]
 8002b94:	005b      	lsls	r3, r3, #1
 8002b96:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9a:	693a      	ldr	r2, [r7, #16]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	693a      	ldr	r2, [r7, #16]
 8002ba4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	f003 0303 	and.w	r3, r3, #3
 8002bae:	2b02      	cmp	r3, #2
 8002bb0:	d123      	bne.n	8002bfa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	08da      	lsrs	r2, r3, #3
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	3208      	adds	r2, #8
 8002bba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002bc0:	697b      	ldr	r3, [r7, #20]
 8002bc2:	f003 0307 	and.w	r3, r3, #7
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	220f      	movs	r2, #15
 8002bca:	fa02 f303 	lsl.w	r3, r2, r3
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	693a      	ldr	r2, [r7, #16]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	691a      	ldr	r2, [r3, #16]
 8002bda:	697b      	ldr	r3, [r7, #20]
 8002bdc:	f003 0307 	and.w	r3, r3, #7
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	fa02 f303 	lsl.w	r3, r2, r3
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	4313      	orrs	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	08da      	lsrs	r2, r3, #3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3208      	adds	r2, #8
 8002bf4:	6939      	ldr	r1, [r7, #16]
 8002bf6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	005b      	lsls	r3, r3, #1
 8002c04:	2203      	movs	r2, #3
 8002c06:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0a:	43db      	mvns	r3, r3
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	4013      	ands	r3, r2
 8002c10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	685b      	ldr	r3, [r3, #4]
 8002c16:	f003 0203 	and.w	r2, r3, #3
 8002c1a:	697b      	ldr	r3, [r7, #20]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002c22:	693a      	ldr	r2, [r7, #16]
 8002c24:	4313      	orrs	r3, r2
 8002c26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	693a      	ldr	r2, [r7, #16]
 8002c2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	f000 80b2 	beq.w	8002da0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c3c:	4b61      	ldr	r3, [pc, #388]	@ (8002dc4 <HAL_GPIO_Init+0x2fc>)
 8002c3e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c40:	4a60      	ldr	r2, [pc, #384]	@ (8002dc4 <HAL_GPIO_Init+0x2fc>)
 8002c42:	f043 0301 	orr.w	r3, r3, #1
 8002c46:	6613      	str	r3, [r2, #96]	@ 0x60
 8002c48:	4b5e      	ldr	r3, [pc, #376]	@ (8002dc4 <HAL_GPIO_Init+0x2fc>)
 8002c4a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002c4c:	f003 0301 	and.w	r3, r3, #1
 8002c50:	60bb      	str	r3, [r7, #8]
 8002c52:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002c54:	4a5c      	ldr	r2, [pc, #368]	@ (8002dc8 <HAL_GPIO_Init+0x300>)
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	089b      	lsrs	r3, r3, #2
 8002c5a:	3302      	adds	r3, #2
 8002c5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c60:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	f003 0303 	and.w	r3, r3, #3
 8002c68:	009b      	lsls	r3, r3, #2
 8002c6a:	220f      	movs	r2, #15
 8002c6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c70:	43db      	mvns	r3, r3
 8002c72:	693a      	ldr	r2, [r7, #16]
 8002c74:	4013      	ands	r3, r2
 8002c76:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002c7e:	d02b      	beq.n	8002cd8 <HAL_GPIO_Init+0x210>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a52      	ldr	r2, [pc, #328]	@ (8002dcc <HAL_GPIO_Init+0x304>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d025      	beq.n	8002cd4 <HAL_GPIO_Init+0x20c>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a51      	ldr	r2, [pc, #324]	@ (8002dd0 <HAL_GPIO_Init+0x308>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d01f      	beq.n	8002cd0 <HAL_GPIO_Init+0x208>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a50      	ldr	r2, [pc, #320]	@ (8002dd4 <HAL_GPIO_Init+0x30c>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d019      	beq.n	8002ccc <HAL_GPIO_Init+0x204>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a4f      	ldr	r2, [pc, #316]	@ (8002dd8 <HAL_GPIO_Init+0x310>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d013      	beq.n	8002cc8 <HAL_GPIO_Init+0x200>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a4e      	ldr	r2, [pc, #312]	@ (8002ddc <HAL_GPIO_Init+0x314>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d00d      	beq.n	8002cc4 <HAL_GPIO_Init+0x1fc>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a4d      	ldr	r2, [pc, #308]	@ (8002de0 <HAL_GPIO_Init+0x318>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d007      	beq.n	8002cc0 <HAL_GPIO_Init+0x1f8>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a4c      	ldr	r2, [pc, #304]	@ (8002de4 <HAL_GPIO_Init+0x31c>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d101      	bne.n	8002cbc <HAL_GPIO_Init+0x1f4>
 8002cb8:	2307      	movs	r3, #7
 8002cba:	e00e      	b.n	8002cda <HAL_GPIO_Init+0x212>
 8002cbc:	2308      	movs	r3, #8
 8002cbe:	e00c      	b.n	8002cda <HAL_GPIO_Init+0x212>
 8002cc0:	2306      	movs	r3, #6
 8002cc2:	e00a      	b.n	8002cda <HAL_GPIO_Init+0x212>
 8002cc4:	2305      	movs	r3, #5
 8002cc6:	e008      	b.n	8002cda <HAL_GPIO_Init+0x212>
 8002cc8:	2304      	movs	r3, #4
 8002cca:	e006      	b.n	8002cda <HAL_GPIO_Init+0x212>
 8002ccc:	2303      	movs	r3, #3
 8002cce:	e004      	b.n	8002cda <HAL_GPIO_Init+0x212>
 8002cd0:	2302      	movs	r3, #2
 8002cd2:	e002      	b.n	8002cda <HAL_GPIO_Init+0x212>
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e000      	b.n	8002cda <HAL_GPIO_Init+0x212>
 8002cd8:	2300      	movs	r3, #0
 8002cda:	697a      	ldr	r2, [r7, #20]
 8002cdc:	f002 0203 	and.w	r2, r2, #3
 8002ce0:	0092      	lsls	r2, r2, #2
 8002ce2:	4093      	lsls	r3, r2
 8002ce4:	693a      	ldr	r2, [r7, #16]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002cea:	4937      	ldr	r1, [pc, #220]	@ (8002dc8 <HAL_GPIO_Init+0x300>)
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	089b      	lsrs	r3, r3, #2
 8002cf0:	3302      	adds	r3, #2
 8002cf2:	693a      	ldr	r2, [r7, #16]
 8002cf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cf8:	4b3b      	ldr	r3, [pc, #236]	@ (8002de8 <HAL_GPIO_Init+0x320>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	43db      	mvns	r3, r3
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	4013      	ands	r3, r2
 8002d06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002d14:	693a      	ldr	r2, [r7, #16]
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	4313      	orrs	r3, r2
 8002d1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d1c:	4a32      	ldr	r2, [pc, #200]	@ (8002de8 <HAL_GPIO_Init+0x320>)
 8002d1e:	693b      	ldr	r3, [r7, #16]
 8002d20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d22:	4b31      	ldr	r3, [pc, #196]	@ (8002de8 <HAL_GPIO_Init+0x320>)
 8002d24:	68db      	ldr	r3, [r3, #12]
 8002d26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	693a      	ldr	r2, [r7, #16]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d46:	4a28      	ldr	r2, [pc, #160]	@ (8002de8 <HAL_GPIO_Init+0x320>)
 8002d48:	693b      	ldr	r3, [r7, #16]
 8002d4a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002d4c:	4b26      	ldr	r3, [pc, #152]	@ (8002de8 <HAL_GPIO_Init+0x320>)
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	43db      	mvns	r3, r3
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d003      	beq.n	8002d70 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002d68:	693a      	ldr	r2, [r7, #16]
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002d70:	4a1d      	ldr	r2, [pc, #116]	@ (8002de8 <HAL_GPIO_Init+0x320>)
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002d76:	4b1c      	ldr	r3, [pc, #112]	@ (8002de8 <HAL_GPIO_Init+0x320>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	693a      	ldr	r2, [r7, #16]
 8002d82:	4013      	ands	r3, r2
 8002d84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d003      	beq.n	8002d9a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002d92:	693a      	ldr	r2, [r7, #16]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002d9a:	4a13      	ldr	r2, [pc, #76]	@ (8002de8 <HAL_GPIO_Init+0x320>)
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	3301      	adds	r3, #1
 8002da4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	fa22 f303 	lsr.w	r3, r2, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f47f ae91 	bne.w	8002ad8 <HAL_GPIO_Init+0x10>
  }
}
 8002db6:	bf00      	nop
 8002db8:	bf00      	nop
 8002dba:	371c      	adds	r7, #28
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr
 8002dc4:	40021000 	.word	0x40021000
 8002dc8:	40010000 	.word	0x40010000
 8002dcc:	48000400 	.word	0x48000400
 8002dd0:	48000800 	.word	0x48000800
 8002dd4:	48000c00 	.word	0x48000c00
 8002dd8:	48001000 	.word	0x48001000
 8002ddc:	48001400 	.word	0x48001400
 8002de0:	48001800 	.word	0x48001800
 8002de4:	48001c00 	.word	0x48001c00
 8002de8:	40010400 	.word	0x40010400

08002dec <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b087      	sub	sp, #28
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002df6:	2300      	movs	r3, #0
 8002df8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002dfa:	e0c9      	b.n	8002f90 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	fa02 f303 	lsl.w	r3, r2, r3
 8002e04:	683a      	ldr	r2, [r7, #0]
 8002e06:	4013      	ands	r3, r2
 8002e08:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	f000 80bc 	beq.w	8002f8a <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002e12:	4a66      	ldr	r2, [pc, #408]	@ (8002fac <HAL_GPIO_DeInit+0x1c0>)
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	089b      	lsrs	r3, r3, #2
 8002e18:	3302      	adds	r3, #2
 8002e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e1e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	f003 0303 	and.w	r3, r3, #3
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	220f      	movs	r2, #15
 8002e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2e:	68fa      	ldr	r2, [r7, #12]
 8002e30:	4013      	ands	r3, r2
 8002e32:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002e3a:	d02b      	beq.n	8002e94 <HAL_GPIO_DeInit+0xa8>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a5c      	ldr	r2, [pc, #368]	@ (8002fb0 <HAL_GPIO_DeInit+0x1c4>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d025      	beq.n	8002e90 <HAL_GPIO_DeInit+0xa4>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a5b      	ldr	r2, [pc, #364]	@ (8002fb4 <HAL_GPIO_DeInit+0x1c8>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d01f      	beq.n	8002e8c <HAL_GPIO_DeInit+0xa0>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a5a      	ldr	r2, [pc, #360]	@ (8002fb8 <HAL_GPIO_DeInit+0x1cc>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d019      	beq.n	8002e88 <HAL_GPIO_DeInit+0x9c>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	4a59      	ldr	r2, [pc, #356]	@ (8002fbc <HAL_GPIO_DeInit+0x1d0>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d013      	beq.n	8002e84 <HAL_GPIO_DeInit+0x98>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	4a58      	ldr	r2, [pc, #352]	@ (8002fc0 <HAL_GPIO_DeInit+0x1d4>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d00d      	beq.n	8002e80 <HAL_GPIO_DeInit+0x94>
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	4a57      	ldr	r2, [pc, #348]	@ (8002fc4 <HAL_GPIO_DeInit+0x1d8>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d007      	beq.n	8002e7c <HAL_GPIO_DeInit+0x90>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	4a56      	ldr	r2, [pc, #344]	@ (8002fc8 <HAL_GPIO_DeInit+0x1dc>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d101      	bne.n	8002e78 <HAL_GPIO_DeInit+0x8c>
 8002e74:	2307      	movs	r3, #7
 8002e76:	e00e      	b.n	8002e96 <HAL_GPIO_DeInit+0xaa>
 8002e78:	2308      	movs	r3, #8
 8002e7a:	e00c      	b.n	8002e96 <HAL_GPIO_DeInit+0xaa>
 8002e7c:	2306      	movs	r3, #6
 8002e7e:	e00a      	b.n	8002e96 <HAL_GPIO_DeInit+0xaa>
 8002e80:	2305      	movs	r3, #5
 8002e82:	e008      	b.n	8002e96 <HAL_GPIO_DeInit+0xaa>
 8002e84:	2304      	movs	r3, #4
 8002e86:	e006      	b.n	8002e96 <HAL_GPIO_DeInit+0xaa>
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e004      	b.n	8002e96 <HAL_GPIO_DeInit+0xaa>
 8002e8c:	2302      	movs	r3, #2
 8002e8e:	e002      	b.n	8002e96 <HAL_GPIO_DeInit+0xaa>
 8002e90:	2301      	movs	r3, #1
 8002e92:	e000      	b.n	8002e96 <HAL_GPIO_DeInit+0xaa>
 8002e94:	2300      	movs	r3, #0
 8002e96:	697a      	ldr	r2, [r7, #20]
 8002e98:	f002 0203 	and.w	r2, r2, #3
 8002e9c:	0092      	lsls	r2, r2, #2
 8002e9e:	4093      	lsls	r3, r2
 8002ea0:	68fa      	ldr	r2, [r7, #12]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d132      	bne.n	8002f0c <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002ea6:	4b49      	ldr	r3, [pc, #292]	@ (8002fcc <HAL_GPIO_DeInit+0x1e0>)
 8002ea8:	681a      	ldr	r2, [r3, #0]
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	43db      	mvns	r3, r3
 8002eae:	4947      	ldr	r1, [pc, #284]	@ (8002fcc <HAL_GPIO_DeInit+0x1e0>)
 8002eb0:	4013      	ands	r3, r2
 8002eb2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002eb4:	4b45      	ldr	r3, [pc, #276]	@ (8002fcc <HAL_GPIO_DeInit+0x1e0>)
 8002eb6:	685a      	ldr	r2, [r3, #4]
 8002eb8:	693b      	ldr	r3, [r7, #16]
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	4943      	ldr	r1, [pc, #268]	@ (8002fcc <HAL_GPIO_DeInit+0x1e0>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002ec2:	4b42      	ldr	r3, [pc, #264]	@ (8002fcc <HAL_GPIO_DeInit+0x1e0>)
 8002ec4:	68da      	ldr	r2, [r3, #12]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	4940      	ldr	r1, [pc, #256]	@ (8002fcc <HAL_GPIO_DeInit+0x1e0>)
 8002ecc:	4013      	ands	r3, r2
 8002ece:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002ed0:	4b3e      	ldr	r3, [pc, #248]	@ (8002fcc <HAL_GPIO_DeInit+0x1e0>)
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	43db      	mvns	r3, r3
 8002ed8:	493c      	ldr	r1, [pc, #240]	@ (8002fcc <HAL_GPIO_DeInit+0x1e0>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002ede:	697b      	ldr	r3, [r7, #20]
 8002ee0:	f003 0303 	and.w	r3, r3, #3
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	220f      	movs	r2, #15
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002eee:	4a2f      	ldr	r2, [pc, #188]	@ (8002fac <HAL_GPIO_DeInit+0x1c0>)
 8002ef0:	697b      	ldr	r3, [r7, #20]
 8002ef2:	089b      	lsrs	r3, r3, #2
 8002ef4:	3302      	adds	r3, #2
 8002ef6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	43da      	mvns	r2, r3
 8002efe:	482b      	ldr	r0, [pc, #172]	@ (8002fac <HAL_GPIO_DeInit+0x1c0>)
 8002f00:	697b      	ldr	r3, [r7, #20]
 8002f02:	089b      	lsrs	r3, r3, #2
 8002f04:	400a      	ands	r2, r1
 8002f06:	3302      	adds	r3, #2
 8002f08:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	2103      	movs	r1, #3
 8002f16:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1a:	431a      	orrs	r2, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	08da      	lsrs	r2, r3, #3
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	3208      	adds	r2, #8
 8002f28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002f2c:	697b      	ldr	r3, [r7, #20]
 8002f2e:	f003 0307 	and.w	r3, r3, #7
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	220f      	movs	r2, #15
 8002f36:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3a:	43db      	mvns	r3, r3
 8002f3c:	697a      	ldr	r2, [r7, #20]
 8002f3e:	08d2      	lsrs	r2, r2, #3
 8002f40:	4019      	ands	r1, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	3208      	adds	r2, #8
 8002f46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	005b      	lsls	r3, r3, #1
 8002f52:	2103      	movs	r1, #3
 8002f54:	fa01 f303 	lsl.w	r3, r1, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	401a      	ands	r2, r3
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	685a      	ldr	r2, [r3, #4]
 8002f64:	2101      	movs	r1, #1
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	fa01 f303 	lsl.w	r3, r1, r3
 8002f6c:	43db      	mvns	r3, r3
 8002f6e:	401a      	ands	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	68da      	ldr	r2, [r3, #12]
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	005b      	lsls	r3, r3, #1
 8002f7c:	2103      	movs	r1, #3
 8002f7e:	fa01 f303 	lsl.w	r3, r1, r3
 8002f82:	43db      	mvns	r3, r3
 8002f84:	401a      	ands	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002f90:	683a      	ldr	r2, [r7, #0]
 8002f92:	697b      	ldr	r3, [r7, #20]
 8002f94:	fa22 f303 	lsr.w	r3, r2, r3
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f47f af2f 	bne.w	8002dfc <HAL_GPIO_DeInit+0x10>
  }
}
 8002f9e:	bf00      	nop
 8002fa0:	bf00      	nop
 8002fa2:	371c      	adds	r7, #28
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002faa:	4770      	bx	lr
 8002fac:	40010000 	.word	0x40010000
 8002fb0:	48000400 	.word	0x48000400
 8002fb4:	48000800 	.word	0x48000800
 8002fb8:	48000c00 	.word	0x48000c00
 8002fbc:	48001000 	.word	0x48001000
 8002fc0:	48001400 	.word	0x48001400
 8002fc4:	48001800 	.word	0x48001800
 8002fc8:	48001c00 	.word	0x48001c00
 8002fcc:	40010400 	.word	0x40010400

08002fd0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	460b      	mov	r3, r1
 8002fda:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	691a      	ldr	r2, [r3, #16]
 8002fe0:	887b      	ldrh	r3, [r7, #2]
 8002fe2:	4013      	ands	r3, r2
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d002      	beq.n	8002fee <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	73fb      	strb	r3, [r7, #15]
 8002fec:	e001      	b.n	8002ff2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fee:	2300      	movs	r3, #0
 8002ff0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3714      	adds	r7, #20
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
 8003008:	460b      	mov	r3, r1
 800300a:	807b      	strh	r3, [r7, #2]
 800300c:	4613      	mov	r3, r2
 800300e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003010:	787b      	ldrb	r3, [r7, #1]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003016:	887a      	ldrh	r2, [r7, #2]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800301c:	e002      	b.n	8003024 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800301e:	887a      	ldrh	r2, [r7, #2]
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302e:	4770      	bx	lr

08003030 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b082      	sub	sp, #8
 8003034:	af00      	add	r7, sp, #0
 8003036:	4603      	mov	r3, r0
 8003038:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800303a:	4b08      	ldr	r3, [pc, #32]	@ (800305c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800303c:	695a      	ldr	r2, [r3, #20]
 800303e:	88fb      	ldrh	r3, [r7, #6]
 8003040:	4013      	ands	r3, r2
 8003042:	2b00      	cmp	r3, #0
 8003044:	d006      	beq.n	8003054 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003046:	4a05      	ldr	r2, [pc, #20]	@ (800305c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003048:	88fb      	ldrh	r3, [r7, #6]
 800304a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800304c:	88fb      	ldrh	r3, [r7, #6]
 800304e:	4618      	mov	r0, r3
 8003050:	f000 f806 	bl	8003060 <HAL_GPIO_EXTI_Callback>
  }
}
 8003054:	bf00      	nop
 8003056:	3708      	adds	r7, #8
 8003058:	46bd      	mov	sp, r7
 800305a:	bd80      	pop	{r7, pc}
 800305c:	40010400 	.word	0x40010400

08003060 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003060:	b480      	push	{r7}
 8003062:	b083      	sub	sp, #12
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800306a:	bf00      	nop
 800306c:	370c      	adds	r7, #12
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr

08003076 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003076:	b580      	push	{r7, lr}
 8003078:	b082      	sub	sp, #8
 800307a:	af00      	add	r7, sp, #0
 800307c:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2b00      	cmp	r3, #0
 8003082:	d101      	bne.n	8003088 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	e08d      	b.n	80031a4 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800308e:	b2db      	uxtb	r3, r3
 8003090:	2b00      	cmp	r3, #0
 8003092:	d106      	bne.n	80030a2 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f7fe fba5 	bl	80017ec <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2224      	movs	r2, #36	@ 0x24
 80030a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f022 0201 	bic.w	r2, r2, #1
 80030b8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	685a      	ldr	r2, [r3, #4]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030c6:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	689a      	ldr	r2, [r3, #8]
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80030d6:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	68db      	ldr	r3, [r3, #12]
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d107      	bne.n	80030f0 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	689a      	ldr	r2, [r3, #8]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80030ec:	609a      	str	r2, [r3, #8]
 80030ee:	e006      	b.n	80030fe <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689a      	ldr	r2, [r3, #8]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80030fc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	68db      	ldr	r3, [r3, #12]
 8003102:	2b02      	cmp	r3, #2
 8003104:	d108      	bne.n	8003118 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	685a      	ldr	r2, [r3, #4]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003114:	605a      	str	r2, [r3, #4]
 8003116:	e007      	b.n	8003128 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	685a      	ldr	r2, [r3, #4]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003126:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	687a      	ldr	r2, [r7, #4]
 8003130:	6812      	ldr	r2, [r2, #0]
 8003132:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003136:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800313a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	68da      	ldr	r2, [r3, #12]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800314a:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691a      	ldr	r2, [r3, #16]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	695b      	ldr	r3, [r3, #20]
 8003154:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	699b      	ldr	r3, [r3, #24]
 800315c:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	430a      	orrs	r2, r1
 8003164:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	69d9      	ldr	r1, [r3, #28]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6a1a      	ldr	r2, [r3, #32]
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	430a      	orrs	r2, r1
 8003174:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	681a      	ldr	r2, [r3, #0]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f042 0201 	orr.w	r2, r2, #1
 8003184:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2220      	movs	r2, #32
 8003190:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	2200      	movs	r2, #0
 8003198:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80031a2:	2300      	movs	r3, #0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	3708      	adds	r7, #8
 80031a8:	46bd      	mov	sp, r7
 80031aa:	bd80      	pop	{r7, pc}

080031ac <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d101      	bne.n	80031be <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80031ba:	2301      	movs	r3, #1
 80031bc:	e021      	b.n	8003202 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2224      	movs	r2, #36	@ 0x24
 80031c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	f022 0201 	bic.w	r2, r2, #1
 80031d4:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80031d6:	6878      	ldr	r0, [r7, #4]
 80031d8:	f7fe fb66 	bl	80018a8 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2200      	movs	r2, #0
 80031e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	2200      	movs	r2, #0
 80031fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003200:	2300      	movs	r3, #0
}
 8003202:	4618      	mov	r0, r3
 8003204:	3708      	adds	r7, #8
 8003206:	46bd      	mov	sp, r7
 8003208:	bd80      	pop	{r7, pc}
	...

0800320c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b088      	sub	sp, #32
 8003210:	af02      	add	r7, sp, #8
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	4608      	mov	r0, r1
 8003216:	4611      	mov	r1, r2
 8003218:	461a      	mov	r2, r3
 800321a:	4603      	mov	r3, r0
 800321c:	817b      	strh	r3, [r7, #10]
 800321e:	460b      	mov	r3, r1
 8003220:	813b      	strh	r3, [r7, #8]
 8003222:	4613      	mov	r3, r2
 8003224:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800322c:	b2db      	uxtb	r3, r3
 800322e:	2b20      	cmp	r3, #32
 8003230:	f040 80f9 	bne.w	8003426 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003234:	6a3b      	ldr	r3, [r7, #32]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d002      	beq.n	8003240 <HAL_I2C_Mem_Write+0x34>
 800323a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800323c:	2b00      	cmp	r3, #0
 800323e:	d105      	bne.n	800324c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003246:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e0ed      	b.n	8003428 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003252:	2b01      	cmp	r3, #1
 8003254:	d101      	bne.n	800325a <HAL_I2C_Mem_Write+0x4e>
 8003256:	2302      	movs	r3, #2
 8003258:	e0e6      	b.n	8003428 <HAL_I2C_Mem_Write+0x21c>
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2201      	movs	r2, #1
 800325e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003262:	f7ff faef 	bl	8002844 <HAL_GetTick>
 8003266:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	2319      	movs	r3, #25
 800326e:	2201      	movs	r2, #1
 8003270:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003274:	68f8      	ldr	r0, [r7, #12]
 8003276:	f000 fac3 	bl	8003800 <I2C_WaitOnFlagUntilTimeout>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d001      	beq.n	8003284 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e0d1      	b.n	8003428 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	2221      	movs	r2, #33	@ 0x21
 8003288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2240      	movs	r2, #64	@ 0x40
 8003290:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	6a3a      	ldr	r2, [r7, #32]
 800329e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80032a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	2200      	movs	r2, #0
 80032aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80032ac:	88f8      	ldrh	r0, [r7, #6]
 80032ae:	893a      	ldrh	r2, [r7, #8]
 80032b0:	8979      	ldrh	r1, [r7, #10]
 80032b2:	697b      	ldr	r3, [r7, #20]
 80032b4:	9301      	str	r3, [sp, #4]
 80032b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032b8:	9300      	str	r3, [sp, #0]
 80032ba:	4603      	mov	r3, r0
 80032bc:	68f8      	ldr	r0, [r7, #12]
 80032be:	f000 f9d3 	bl	8003668 <I2C_RequestMemoryWrite>
 80032c2:	4603      	mov	r3, r0
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d005      	beq.n	80032d4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e0a9      	b.n	8003428 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032d8:	b29b      	uxth	r3, r3
 80032da:	2bff      	cmp	r3, #255	@ 0xff
 80032dc:	d90e      	bls.n	80032fc <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	22ff      	movs	r2, #255	@ 0xff
 80032e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032e8:	b2da      	uxtb	r2, r3
 80032ea:	8979      	ldrh	r1, [r7, #10]
 80032ec:	2300      	movs	r3, #0
 80032ee:	9300      	str	r3, [sp, #0]
 80032f0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032f4:	68f8      	ldr	r0, [r7, #12]
 80032f6:	f000 fc47 	bl	8003b88 <I2C_TransferConfig>
 80032fa:	e00f      	b.n	800331c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800330a:	b2da      	uxtb	r2, r3
 800330c:	8979      	ldrh	r1, [r7, #10]
 800330e:	2300      	movs	r3, #0
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 fc36 	bl	8003b88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003320:	68f8      	ldr	r0, [r7, #12]
 8003322:	f000 fac6 	bl	80038b2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003326:	4603      	mov	r3, r0
 8003328:	2b00      	cmp	r3, #0
 800332a:	d001      	beq.n	8003330 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e07b      	b.n	8003428 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003334:	781a      	ldrb	r2, [r3, #0]
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003340:	1c5a      	adds	r2, r3, #1
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800334a:	b29b      	uxth	r3, r3
 800334c:	3b01      	subs	r3, #1
 800334e:	b29a      	uxth	r2, r3
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003358:	3b01      	subs	r3, #1
 800335a:	b29a      	uxth	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003364:	b29b      	uxth	r3, r3
 8003366:	2b00      	cmp	r3, #0
 8003368:	d034      	beq.n	80033d4 <HAL_I2C_Mem_Write+0x1c8>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800336e:	2b00      	cmp	r3, #0
 8003370:	d130      	bne.n	80033d4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003372:	697b      	ldr	r3, [r7, #20]
 8003374:	9300      	str	r3, [sp, #0]
 8003376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003378:	2200      	movs	r2, #0
 800337a:	2180      	movs	r1, #128	@ 0x80
 800337c:	68f8      	ldr	r0, [r7, #12]
 800337e:	f000 fa3f 	bl	8003800 <I2C_WaitOnFlagUntilTimeout>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d001      	beq.n	800338c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003388:	2301      	movs	r3, #1
 800338a:	e04d      	b.n	8003428 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003390:	b29b      	uxth	r3, r3
 8003392:	2bff      	cmp	r3, #255	@ 0xff
 8003394:	d90e      	bls.n	80033b4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	22ff      	movs	r2, #255	@ 0xff
 800339a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	8979      	ldrh	r1, [r7, #10]
 80033a4:	2300      	movs	r3, #0
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 fbeb 	bl	8003b88 <I2C_TransferConfig>
 80033b2:	e00f      	b.n	80033d4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c2:	b2da      	uxtb	r2, r3
 80033c4:	8979      	ldrh	r1, [r7, #10]
 80033c6:	2300      	movs	r3, #0
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033ce:	68f8      	ldr	r0, [r7, #12]
 80033d0:	f000 fbda 	bl	8003b88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033d8:	b29b      	uxth	r3, r3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d19e      	bne.n	800331c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033de:	697a      	ldr	r2, [r7, #20]
 80033e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f000 faac 	bl	8003940 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033e8:	4603      	mov	r3, r0
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d001      	beq.n	80033f2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e01a      	b.n	8003428 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	2220      	movs	r2, #32
 80033f8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	6859      	ldr	r1, [r3, #4]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	4b0a      	ldr	r3, [pc, #40]	@ (8003430 <HAL_I2C_Mem_Write+0x224>)
 8003406:	400b      	ands	r3, r1
 8003408:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	2220      	movs	r2, #32
 800340e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	2200      	movs	r2, #0
 800341e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003422:	2300      	movs	r3, #0
 8003424:	e000      	b.n	8003428 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8003426:	2302      	movs	r3, #2
  }
}
 8003428:	4618      	mov	r0, r3
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}
 8003430:	fe00e800 	.word	0xfe00e800

08003434 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b088      	sub	sp, #32
 8003438:	af02      	add	r7, sp, #8
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	4608      	mov	r0, r1
 800343e:	4611      	mov	r1, r2
 8003440:	461a      	mov	r2, r3
 8003442:	4603      	mov	r3, r0
 8003444:	817b      	strh	r3, [r7, #10]
 8003446:	460b      	mov	r3, r1
 8003448:	813b      	strh	r3, [r7, #8]
 800344a:	4613      	mov	r3, r2
 800344c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003454:	b2db      	uxtb	r3, r3
 8003456:	2b20      	cmp	r3, #32
 8003458:	f040 80fd 	bne.w	8003656 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800345c:	6a3b      	ldr	r3, [r7, #32]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d002      	beq.n	8003468 <HAL_I2C_Mem_Read+0x34>
 8003462:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003464:	2b00      	cmp	r3, #0
 8003466:	d105      	bne.n	8003474 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800346e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e0f1      	b.n	8003658 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800347a:	2b01      	cmp	r3, #1
 800347c:	d101      	bne.n	8003482 <HAL_I2C_Mem_Read+0x4e>
 800347e:	2302      	movs	r3, #2
 8003480:	e0ea      	b.n	8003658 <HAL_I2C_Mem_Read+0x224>
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2201      	movs	r2, #1
 8003486:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800348a:	f7ff f9db 	bl	8002844 <HAL_GetTick>
 800348e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	2319      	movs	r3, #25
 8003496:	2201      	movs	r2, #1
 8003498:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f000 f9af 	bl	8003800 <I2C_WaitOnFlagUntilTimeout>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e0d5      	b.n	8003658 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2222      	movs	r2, #34	@ 0x22
 80034b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2240      	movs	r2, #64	@ 0x40
 80034b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2200      	movs	r2, #0
 80034c0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	6a3a      	ldr	r2, [r7, #32]
 80034c6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80034cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	2200      	movs	r2, #0
 80034d2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80034d4:	88f8      	ldrh	r0, [r7, #6]
 80034d6:	893a      	ldrh	r2, [r7, #8]
 80034d8:	8979      	ldrh	r1, [r7, #10]
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	9301      	str	r3, [sp, #4]
 80034de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034e0:	9300      	str	r3, [sp, #0]
 80034e2:	4603      	mov	r3, r0
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 f913 	bl	8003710 <I2C_RequestMemoryRead>
 80034ea:	4603      	mov	r3, r0
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d005      	beq.n	80034fc <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2200      	movs	r2, #0
 80034f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e0ad      	b.n	8003658 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003500:	b29b      	uxth	r3, r3
 8003502:	2bff      	cmp	r3, #255	@ 0xff
 8003504:	d90e      	bls.n	8003524 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2201      	movs	r2, #1
 800350a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003510:	b2da      	uxtb	r2, r3
 8003512:	8979      	ldrh	r1, [r7, #10]
 8003514:	4b52      	ldr	r3, [pc, #328]	@ (8003660 <HAL_I2C_Mem_Read+0x22c>)
 8003516:	9300      	str	r3, [sp, #0]
 8003518:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800351c:	68f8      	ldr	r0, [r7, #12]
 800351e:	f000 fb33 	bl	8003b88 <I2C_TransferConfig>
 8003522:	e00f      	b.n	8003544 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003528:	b29a      	uxth	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003532:	b2da      	uxtb	r2, r3
 8003534:	8979      	ldrh	r1, [r7, #10]
 8003536:	4b4a      	ldr	r3, [pc, #296]	@ (8003660 <HAL_I2C_Mem_Read+0x22c>)
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f000 fb22 	bl	8003b88 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	9300      	str	r3, [sp, #0]
 8003548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800354a:	2200      	movs	r2, #0
 800354c:	2104      	movs	r1, #4
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 f956 	bl	8003800 <I2C_WaitOnFlagUntilTimeout>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e07c      	b.n	8003658 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003568:	b2d2      	uxtb	r2, r2
 800356a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003570:	1c5a      	adds	r2, r3, #1
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800357a:	3b01      	subs	r3, #1
 800357c:	b29a      	uxth	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003586:	b29b      	uxth	r3, r3
 8003588:	3b01      	subs	r3, #1
 800358a:	b29a      	uxth	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003594:	b29b      	uxth	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d034      	beq.n	8003604 <HAL_I2C_Mem_Read+0x1d0>
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d130      	bne.n	8003604 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035a8:	2200      	movs	r2, #0
 80035aa:	2180      	movs	r1, #128	@ 0x80
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 f927 	bl	8003800 <I2C_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d001      	beq.n	80035bc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e04d      	b.n	8003658 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	2bff      	cmp	r3, #255	@ 0xff
 80035c4:	d90e      	bls.n	80035e4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	2201      	movs	r2, #1
 80035ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035d0:	b2da      	uxtb	r2, r3
 80035d2:	8979      	ldrh	r1, [r7, #10]
 80035d4:	2300      	movs	r3, #0
 80035d6:	9300      	str	r3, [sp, #0]
 80035d8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 fad3 	bl	8003b88 <I2C_TransferConfig>
 80035e2:	e00f      	b.n	8003604 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035f2:	b2da      	uxtb	r2, r3
 80035f4:	8979      	ldrh	r1, [r7, #10]
 80035f6:	2300      	movs	r3, #0
 80035f8:	9300      	str	r3, [sp, #0]
 80035fa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80035fe:	68f8      	ldr	r0, [r7, #12]
 8003600:	f000 fac2 	bl	8003b88 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003608:	b29b      	uxth	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d19a      	bne.n	8003544 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800360e:	697a      	ldr	r2, [r7, #20]
 8003610:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 f994 	bl	8003940 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e01a      	b.n	8003658 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2220      	movs	r2, #32
 8003628:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6859      	ldr	r1, [r3, #4]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681a      	ldr	r2, [r3, #0]
 8003634:	4b0b      	ldr	r3, [pc, #44]	@ (8003664 <HAL_I2C_Mem_Read+0x230>)
 8003636:	400b      	ands	r3, r1
 8003638:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	2220      	movs	r2, #32
 800363e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	2200      	movs	r2, #0
 8003646:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003652:	2300      	movs	r3, #0
 8003654:	e000      	b.n	8003658 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003656:	2302      	movs	r3, #2
  }
}
 8003658:	4618      	mov	r0, r3
 800365a:	3718      	adds	r7, #24
 800365c:	46bd      	mov	sp, r7
 800365e:	bd80      	pop	{r7, pc}
 8003660:	80002400 	.word	0x80002400
 8003664:	fe00e800 	.word	0xfe00e800

08003668 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b086      	sub	sp, #24
 800366c:	af02      	add	r7, sp, #8
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	4608      	mov	r0, r1
 8003672:	4611      	mov	r1, r2
 8003674:	461a      	mov	r2, r3
 8003676:	4603      	mov	r3, r0
 8003678:	817b      	strh	r3, [r7, #10]
 800367a:	460b      	mov	r3, r1
 800367c:	813b      	strh	r3, [r7, #8]
 800367e:	4613      	mov	r3, r2
 8003680:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8003682:	88fb      	ldrh	r3, [r7, #6]
 8003684:	b2da      	uxtb	r2, r3
 8003686:	8979      	ldrh	r1, [r7, #10]
 8003688:	4b20      	ldr	r3, [pc, #128]	@ (800370c <I2C_RequestMemoryWrite+0xa4>)
 800368a:	9300      	str	r3, [sp, #0]
 800368c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003690:	68f8      	ldr	r0, [r7, #12]
 8003692:	f000 fa79 	bl	8003b88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003696:	69fa      	ldr	r2, [r7, #28]
 8003698:	69b9      	ldr	r1, [r7, #24]
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f000 f909 	bl	80038b2 <I2C_WaitOnTXISFlagUntilTimeout>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d001      	beq.n	80036aa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e02c      	b.n	8003704 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80036aa:	88fb      	ldrh	r3, [r7, #6]
 80036ac:	2b01      	cmp	r3, #1
 80036ae:	d105      	bne.n	80036bc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036b0:	893b      	ldrh	r3, [r7, #8]
 80036b2:	b2da      	uxtb	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	629a      	str	r2, [r3, #40]	@ 0x28
 80036ba:	e015      	b.n	80036e8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80036bc:	893b      	ldrh	r3, [r7, #8]
 80036be:	0a1b      	lsrs	r3, r3, #8
 80036c0:	b29b      	uxth	r3, r3
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036ca:	69fa      	ldr	r2, [r7, #28]
 80036cc:	69b9      	ldr	r1, [r7, #24]
 80036ce:	68f8      	ldr	r0, [r7, #12]
 80036d0:	f000 f8ef 	bl	80038b2 <I2C_WaitOnTXISFlagUntilTimeout>
 80036d4:	4603      	mov	r3, r0
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d001      	beq.n	80036de <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e012      	b.n	8003704 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80036de:	893b      	ldrh	r3, [r7, #8]
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	9300      	str	r3, [sp, #0]
 80036ec:	69bb      	ldr	r3, [r7, #24]
 80036ee:	2200      	movs	r2, #0
 80036f0:	2180      	movs	r1, #128	@ 0x80
 80036f2:	68f8      	ldr	r0, [r7, #12]
 80036f4:	f000 f884 	bl	8003800 <I2C_WaitOnFlagUntilTimeout>
 80036f8:	4603      	mov	r3, r0
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d001      	beq.n	8003702 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e000      	b.n	8003704 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8003702:	2300      	movs	r3, #0
}
 8003704:	4618      	mov	r0, r3
 8003706:	3710      	adds	r7, #16
 8003708:	46bd      	mov	sp, r7
 800370a:	bd80      	pop	{r7, pc}
 800370c:	80002000 	.word	0x80002000

08003710 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af02      	add	r7, sp, #8
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	4608      	mov	r0, r1
 800371a:	4611      	mov	r1, r2
 800371c:	461a      	mov	r2, r3
 800371e:	4603      	mov	r3, r0
 8003720:	817b      	strh	r3, [r7, #10]
 8003722:	460b      	mov	r3, r1
 8003724:	813b      	strh	r3, [r7, #8]
 8003726:	4613      	mov	r3, r2
 8003728:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800372a:	88fb      	ldrh	r3, [r7, #6]
 800372c:	b2da      	uxtb	r2, r3
 800372e:	8979      	ldrh	r1, [r7, #10]
 8003730:	4b20      	ldr	r3, [pc, #128]	@ (80037b4 <I2C_RequestMemoryRead+0xa4>)
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	2300      	movs	r3, #0
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f000 fa26 	bl	8003b88 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800373c:	69fa      	ldr	r2, [r7, #28]
 800373e:	69b9      	ldr	r1, [r7, #24]
 8003740:	68f8      	ldr	r0, [r7, #12]
 8003742:	f000 f8b6 	bl	80038b2 <I2C_WaitOnTXISFlagUntilTimeout>
 8003746:	4603      	mov	r3, r0
 8003748:	2b00      	cmp	r3, #0
 800374a:	d001      	beq.n	8003750 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e02c      	b.n	80037aa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003750:	88fb      	ldrh	r3, [r7, #6]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d105      	bne.n	8003762 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003756:	893b      	ldrh	r3, [r7, #8]
 8003758:	b2da      	uxtb	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003760:	e015      	b.n	800378e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003762:	893b      	ldrh	r3, [r7, #8]
 8003764:	0a1b      	lsrs	r3, r3, #8
 8003766:	b29b      	uxth	r3, r3
 8003768:	b2da      	uxtb	r2, r3
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003770:	69fa      	ldr	r2, [r7, #28]
 8003772:	69b9      	ldr	r1, [r7, #24]
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f000 f89c 	bl	80038b2 <I2C_WaitOnTXISFlagUntilTimeout>
 800377a:	4603      	mov	r3, r0
 800377c:	2b00      	cmp	r3, #0
 800377e:	d001      	beq.n	8003784 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	e012      	b.n	80037aa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003784:	893b      	ldrh	r3, [r7, #8]
 8003786:	b2da      	uxtb	r2, r3
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800378e:	69fb      	ldr	r3, [r7, #28]
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	2200      	movs	r2, #0
 8003796:	2140      	movs	r1, #64	@ 0x40
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f000 f831 	bl	8003800 <I2C_WaitOnFlagUntilTimeout>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e000      	b.n	80037aa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}
 80037b2:	bf00      	nop
 80037b4:	80002000 	.word	0x80002000

080037b8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	699b      	ldr	r3, [r3, #24]
 80037c6:	f003 0302 	and.w	r3, r3, #2
 80037ca:	2b02      	cmp	r3, #2
 80037cc:	d103      	bne.n	80037d6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2200      	movs	r2, #0
 80037d4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	699b      	ldr	r3, [r3, #24]
 80037dc:	f003 0301 	and.w	r3, r3, #1
 80037e0:	2b01      	cmp	r3, #1
 80037e2:	d007      	beq.n	80037f4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	699a      	ldr	r2, [r3, #24]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 0201 	orr.w	r2, r2, #1
 80037f2:	619a      	str	r2, [r3, #24]
  }
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	60f8      	str	r0, [r7, #12]
 8003808:	60b9      	str	r1, [r7, #8]
 800380a:	603b      	str	r3, [r7, #0]
 800380c:	4613      	mov	r3, r2
 800380e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003810:	e03b      	b.n	800388a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003812:	69ba      	ldr	r2, [r7, #24]
 8003814:	6839      	ldr	r1, [r7, #0]
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 f8d6 	bl	80039c8 <I2C_IsErrorOccurred>
 800381c:	4603      	mov	r3, r0
 800381e:	2b00      	cmp	r3, #0
 8003820:	d001      	beq.n	8003826 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8003822:	2301      	movs	r3, #1
 8003824:	e041      	b.n	80038aa <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800382c:	d02d      	beq.n	800388a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800382e:	f7ff f809 	bl	8002844 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	69bb      	ldr	r3, [r7, #24]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	683a      	ldr	r2, [r7, #0]
 800383a:	429a      	cmp	r2, r3
 800383c:	d302      	bcc.n	8003844 <I2C_WaitOnFlagUntilTimeout+0x44>
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d122      	bne.n	800388a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	699a      	ldr	r2, [r3, #24]
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	4013      	ands	r3, r2
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	429a      	cmp	r2, r3
 8003852:	bf0c      	ite	eq
 8003854:	2301      	moveq	r3, #1
 8003856:	2300      	movne	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	461a      	mov	r2, r3
 800385c:	79fb      	ldrb	r3, [r7, #7]
 800385e:	429a      	cmp	r2, r3
 8003860:	d113      	bne.n	800388a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003866:	f043 0220 	orr.w	r2, r3, #32
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2220      	movs	r2, #32
 8003872:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e00f      	b.n	80038aa <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	699a      	ldr	r2, [r3, #24]
 8003890:	68bb      	ldr	r3, [r7, #8]
 8003892:	4013      	ands	r3, r2
 8003894:	68ba      	ldr	r2, [r7, #8]
 8003896:	429a      	cmp	r2, r3
 8003898:	bf0c      	ite	eq
 800389a:	2301      	moveq	r3, #1
 800389c:	2300      	movne	r3, #0
 800389e:	b2db      	uxtb	r3, r3
 80038a0:	461a      	mov	r2, r3
 80038a2:	79fb      	ldrb	r3, [r7, #7]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d0b4      	beq.n	8003812 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3710      	adds	r7, #16
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bd80      	pop	{r7, pc}

080038b2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b084      	sub	sp, #16
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	60f8      	str	r0, [r7, #12]
 80038ba:	60b9      	str	r1, [r7, #8]
 80038bc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80038be:	e033      	b.n	8003928 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	68b9      	ldr	r1, [r7, #8]
 80038c4:	68f8      	ldr	r0, [r7, #12]
 80038c6:	f000 f87f 	bl	80039c8 <I2C_IsErrorOccurred>
 80038ca:	4603      	mov	r3, r0
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d001      	beq.n	80038d4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80038d0:	2301      	movs	r3, #1
 80038d2:	e031      	b.n	8003938 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038d4:	68bb      	ldr	r3, [r7, #8]
 80038d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80038da:	d025      	beq.n	8003928 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038dc:	f7fe ffb2 	bl	8002844 <HAL_GetTick>
 80038e0:	4602      	mov	r2, r0
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	1ad3      	subs	r3, r2, r3
 80038e6:	68ba      	ldr	r2, [r7, #8]
 80038e8:	429a      	cmp	r2, r3
 80038ea:	d302      	bcc.n	80038f2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d11a      	bne.n	8003928 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	699b      	ldr	r3, [r3, #24]
 80038f8:	f003 0302 	and.w	r3, r3, #2
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d013      	beq.n	8003928 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003904:	f043 0220 	orr.w	r2, r3, #32
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	2220      	movs	r2, #32
 8003910:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	2200      	movs	r2, #0
 8003920:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e007      	b.n	8003938 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	f003 0302 	and.w	r3, r3, #2
 8003932:	2b02      	cmp	r3, #2
 8003934:	d1c4      	bne.n	80038c0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003936:	2300      	movs	r3, #0
}
 8003938:	4618      	mov	r0, r3
 800393a:	3710      	adds	r7, #16
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}

08003940 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b084      	sub	sp, #16
 8003944:	af00      	add	r7, sp, #0
 8003946:	60f8      	str	r0, [r7, #12]
 8003948:	60b9      	str	r1, [r7, #8]
 800394a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800394c:	e02f      	b.n	80039ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	68b9      	ldr	r1, [r7, #8]
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 f838 	bl	80039c8 <I2C_IsErrorOccurred>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e02d      	b.n	80039be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003962:	f7fe ff6f 	bl	8002844 <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	429a      	cmp	r2, r3
 8003970:	d302      	bcc.n	8003978 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d11a      	bne.n	80039ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	699b      	ldr	r3, [r3, #24]
 800397e:	f003 0320 	and.w	r3, r3, #32
 8003982:	2b20      	cmp	r3, #32
 8003984:	d013      	beq.n	80039ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800398a:	f043 0220 	orr.w	r2, r3, #32
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	2220      	movs	r2, #32
 8003996:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2200      	movs	r2, #0
 800399e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80039aa:	2301      	movs	r3, #1
 80039ac:	e007      	b.n	80039be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	f003 0320 	and.w	r3, r3, #32
 80039b8:	2b20      	cmp	r3, #32
 80039ba:	d1c8      	bne.n	800394e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80039bc:	2300      	movs	r3, #0
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3710      	adds	r7, #16
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
	...

080039c8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b08a      	sub	sp, #40	@ 0x28
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039d4:	2300      	movs	r3, #0
 80039d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80039e2:	2300      	movs	r3, #0
 80039e4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	f003 0310 	and.w	r3, r3, #16
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d068      	beq.n	8003ac6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	2210      	movs	r2, #16
 80039fa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80039fc:	e049      	b.n	8003a92 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a04:	d045      	beq.n	8003a92 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003a06:	f7fe ff1d 	bl	8002844 <HAL_GetTick>
 8003a0a:	4602      	mov	r2, r0
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	68ba      	ldr	r2, [r7, #8]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	d302      	bcc.n	8003a1c <I2C_IsErrorOccurred+0x54>
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d13a      	bne.n	8003a92 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a26:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003a2e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a3e:	d121      	bne.n	8003a84 <I2C_IsErrorOccurred+0xbc>
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003a46:	d01d      	beq.n	8003a84 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003a48:	7cfb      	ldrb	r3, [r7, #19]
 8003a4a:	2b20      	cmp	r3, #32
 8003a4c:	d01a      	beq.n	8003a84 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	685a      	ldr	r2, [r3, #4]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a5c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003a5e:	f7fe fef1 	bl	8002844 <HAL_GetTick>
 8003a62:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a64:	e00e      	b.n	8003a84 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8003a66:	f7fe feed 	bl	8002844 <HAL_GetTick>
 8003a6a:	4602      	mov	r2, r0
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	1ad3      	subs	r3, r2, r3
 8003a70:	2b19      	cmp	r3, #25
 8003a72:	d907      	bls.n	8003a84 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003a74:	6a3b      	ldr	r3, [r7, #32]
 8003a76:	f043 0320 	orr.w	r3, r3, #32
 8003a7a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8003a82:	e006      	b.n	8003a92 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	699b      	ldr	r3, [r3, #24]
 8003a8a:	f003 0320 	and.w	r3, r3, #32
 8003a8e:	2b20      	cmp	r3, #32
 8003a90:	d1e9      	bne.n	8003a66 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	699b      	ldr	r3, [r3, #24]
 8003a98:	f003 0320 	and.w	r3, r3, #32
 8003a9c:	2b20      	cmp	r3, #32
 8003a9e:	d003      	beq.n	8003aa8 <I2C_IsErrorOccurred+0xe0>
 8003aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d0aa      	beq.n	80039fe <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d103      	bne.n	8003ab8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003ab8:	6a3b      	ldr	r3, [r7, #32]
 8003aba:	f043 0304 	orr.w	r3, r3, #4
 8003abe:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	699b      	ldr	r3, [r3, #24]
 8003acc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003ace:	69bb      	ldr	r3, [r7, #24]
 8003ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d00b      	beq.n	8003af0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003ad8:	6a3b      	ldr	r3, [r7, #32]
 8003ada:	f043 0301 	orr.w	r3, r3, #1
 8003ade:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003ae8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003af0:	69bb      	ldr	r3, [r7, #24]
 8003af2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00b      	beq.n	8003b12 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003afa:	6a3b      	ldr	r3, [r7, #32]
 8003afc:	f043 0308 	orr.w	r3, r3, #8
 8003b00:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b0a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b0c:	2301      	movs	r3, #1
 8003b0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d00b      	beq.n	8003b34 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003b1c:	6a3b      	ldr	r3, [r7, #32]
 8003b1e:	f043 0302 	orr.w	r3, r3, #2
 8003b22:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003b2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003b2e:	2301      	movs	r3, #1
 8003b30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003b34:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d01c      	beq.n	8003b76 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b3c:	68f8      	ldr	r0, [r7, #12]
 8003b3e:	f7ff fe3b 	bl	80037b8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	6859      	ldr	r1, [r3, #4]
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681a      	ldr	r2, [r3, #0]
 8003b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8003b84 <I2C_IsErrorOccurred+0x1bc>)
 8003b4e:	400b      	ands	r3, r1
 8003b50:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	431a      	orrs	r2, r3
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	2220      	movs	r2, #32
 8003b62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003b76:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3728      	adds	r7, #40	@ 0x28
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	fe00e800 	.word	0xfe00e800

08003b88 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b087      	sub	sp, #28
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	607b      	str	r3, [r7, #4]
 8003b92:	460b      	mov	r3, r1
 8003b94:	817b      	strh	r3, [r7, #10]
 8003b96:	4613      	mov	r3, r2
 8003b98:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003b9a:	897b      	ldrh	r3, [r7, #10]
 8003b9c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ba0:	7a7b      	ldrb	r3, [r7, #9]
 8003ba2:	041b      	lsls	r3, r3, #16
 8003ba4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ba8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003bae:	6a3b      	ldr	r3, [r7, #32]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003bb6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	685a      	ldr	r2, [r3, #4]
 8003bbe:	6a3b      	ldr	r3, [r7, #32]
 8003bc0:	0d5b      	lsrs	r3, r3, #21
 8003bc2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003bc6:	4b08      	ldr	r3, [pc, #32]	@ (8003be8 <I2C_TransferConfig+0x60>)
 8003bc8:	430b      	orrs	r3, r1
 8003bca:	43db      	mvns	r3, r3
 8003bcc:	ea02 0103 	and.w	r1, r2, r3
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	430a      	orrs	r2, r1
 8003bd8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003bda:	bf00      	nop
 8003bdc:	371c      	adds	r7, #28
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	03ff63ff 	.word	0x03ff63ff

08003bec <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003bec:	b480      	push	{r7}
 8003bee:	b083      	sub	sp, #12
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]
 8003bf4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bfc:	b2db      	uxtb	r3, r3
 8003bfe:	2b20      	cmp	r3, #32
 8003c00:	d138      	bne.n	8003c74 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d101      	bne.n	8003c10 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003c0c:	2302      	movs	r3, #2
 8003c0e:	e032      	b.n	8003c76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2224      	movs	r2, #36	@ 0x24
 8003c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681a      	ldr	r2, [r3, #0]
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f022 0201 	bic.w	r2, r2, #1
 8003c2e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	681a      	ldr	r2, [r3, #0]
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003c3e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	6819      	ldr	r1, [r3, #0]
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	683a      	ldr	r2, [r7, #0]
 8003c4c:	430a      	orrs	r2, r1
 8003c4e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f042 0201 	orr.w	r2, r2, #1
 8003c5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2220      	movs	r2, #32
 8003c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c70:	2300      	movs	r3, #0
 8003c72:	e000      	b.n	8003c76 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003c74:	2302      	movs	r3, #2
  }
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr

08003c82 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b085      	sub	sp, #20
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]
 8003c8a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b20      	cmp	r3, #32
 8003c96:	d139      	bne.n	8003d0c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c9e:	2b01      	cmp	r3, #1
 8003ca0:	d101      	bne.n	8003ca6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	e033      	b.n	8003d0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2224      	movs	r2, #36	@ 0x24
 8003cb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681a      	ldr	r2, [r3, #0]
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	f022 0201 	bic.w	r2, r2, #1
 8003cc4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003cd4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	021b      	lsls	r3, r3, #8
 8003cda:	68fa      	ldr	r2, [r7, #12]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68fa      	ldr	r2, [r7, #12]
 8003ce6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f042 0201 	orr.w	r2, r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2220      	movs	r2, #32
 8003cfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2200      	movs	r2, #0
 8003d04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003d08:	2300      	movs	r3, #0
 8003d0a:	e000      	b.n	8003d0e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003d0c:	2302      	movs	r3, #2
  }
}
 8003d0e:	4618      	mov	r0, r3
 8003d10:	3714      	adds	r7, #20
 8003d12:	46bd      	mov	sp, r7
 8003d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d18:	4770      	bx	lr
	...

08003d1c <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b086      	sub	sp, #24
 8003d20:	af02      	add	r7, sp, #8
 8003d22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d24:	2300      	movs	r3, #0
 8003d26:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8003d28:	f7fe fd8c 	bl	8002844 <HAL_GetTick>
 8003d2c:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d102      	bne.n	8003d3a <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	73fb      	strb	r3, [r7, #15]
 8003d38:	e092      	b.n	8003e60 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	f040 808b 	bne.w	8003e60 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 8003d4a:	6878      	ldr	r0, [r7, #4]
 8003d4c:	f7fd fdd0 	bl	80018f0 <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 8003d50:	f241 3188 	movw	r1, #5000	@ 0x1388
 8003d54:	6878      	ldr	r0, [r7, #4]
 8003d56:	f000 fad0 	bl	80042fa <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	689a      	ldr	r2, [r3, #8]
 8003d60:	4b42      	ldr	r3, [pc, #264]	@ (8003e6c <HAL_OSPI_Init+0x150>)
 8003d62:	4013      	ands	r3, r2
 8003d64:	687a      	ldr	r2, [r7, #4]
 8003d66:	68d1      	ldr	r1, [r2, #12]
 8003d68:	687a      	ldr	r2, [r7, #4]
 8003d6a:	6912      	ldr	r2, [r2, #16]
 8003d6c:	3a01      	subs	r2, #1
 8003d6e:	0412      	lsls	r2, r2, #16
 8003d70:	4311      	orrs	r1, r2
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	6952      	ldr	r2, [r2, #20]
 8003d76:	3a01      	subs	r2, #1
 8003d78:	0212      	lsls	r2, r2, #8
 8003d7a:	4311      	orrs	r1, r2
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003d80:	4311      	orrs	r1, r2
 8003d82:	687a      	ldr	r2, [r7, #4]
 8003d84:	69d2      	ldr	r2, [r2, #28]
 8003d86:	4311      	orrs	r1, r2
 8003d88:	687a      	ldr	r2, [r7, #4]
 8003d8a:	6812      	ldr	r2, [r2, #0]
 8003d8c:	430b      	orrs	r3, r1
 8003d8e:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	0412      	lsls	r2, r2, #16
 8003d9a:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	3b01      	subs	r3, #1
 8003dac:	021a      	lsls	r2, r3, #8
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	430a      	orrs	r2, r1
 8003db4:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003dba:	9300      	str	r3, [sp, #0]
 8003dbc:	68bb      	ldr	r3, [r7, #8]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	2120      	movs	r1, #32
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 faa8 	bl	8004318 <OSPI_WaitFlagStateUntilTimeout>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003dcc:	7bfb      	ldrb	r3, [r7, #15]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d146      	bne.n	8003e60 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	68db      	ldr	r3, [r3, #12]
 8003dd8:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a1b      	ldr	r3, [r3, #32]
 8003de0:	1e5a      	subs	r2, r3, #1
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f023 0140 	bic.w	r1, r3, #64	@ 0x40
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	689a      	ldr	r2, [r3, #8]
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	430a      	orrs	r2, r1
 8003dfe:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8003e08:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e14:	431a      	orrs	r2, r3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	430a      	orrs	r2, r1
 8003e1c:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	681a      	ldr	r2, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f042 0201 	orr.w	r2, r2, #1
 8003e2e:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	699b      	ldr	r3, [r3, #24]
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d107      	bne.n	8003e48 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689a      	ldr	r2, [r3, #8]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 0202 	orr.w	r2, r2, #2
 8003e46:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e50:	d103      	bne.n	8003e5a <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2201      	movs	r2, #1
 8003e56:	645a      	str	r2, [r3, #68]	@ 0x44
 8003e58:	e002      	b.n	8003e60 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
  }

  /* Return function status */
  return status;
 8003e60:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e62:	4618      	mov	r0, r3
 8003e64:	3710      	adds	r7, #16
 8003e66:	46bd      	mov	sp, r7
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	f8e0f8f4 	.word	0xf8e0f8f4

08003e70 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d102      	bne.n	8003e88 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 8003e82:	2301      	movs	r3, #1
 8003e84:	73fb      	strb	r3, [r7, #15]
 8003e86:	e015      	b.n	8003eb4 <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0201 	bic.w	r2, r2, #1
 8003e96:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	689a      	ldr	r2, [r3, #8]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f022 0202 	bic.w	r2, r2, #2
 8003ea6:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f7fd fd61 	bl	8001970 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  return status;
 8003eb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	3710      	adds	r7, #16
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd80      	pop	{r7, pc}

08003ebe <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8003ebe:	b580      	push	{r7, lr}
 8003ec0:	b08a      	sub	sp, #40	@ 0x28
 8003ec2:	af02      	add	r7, sp, #8
 8003ec4:	60f8      	str	r0, [r7, #12]
 8003ec6:	60b9      	str	r1, [r7, #8]
 8003ec8:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8003eca:	f7fe fcbb 	bl	8002844 <HAL_GetTick>
 8003ece:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ed4:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eda:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d104      	bne.n	8003eec <HAL_OSPI_Command+0x2e>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003eea:	d10d      	bne.n	8003f08 <HAL_OSPI_Command+0x4a>
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	2b14      	cmp	r3, #20
 8003ef0:	d103      	bne.n	8003efa <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2b02      	cmp	r3, #2
 8003ef8:	d006      	beq.n	8003f08 <HAL_OSPI_Command+0x4a>
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	2b24      	cmp	r3, #36	@ 0x24
 8003efe:	d153      	bne.n	8003fa8 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d14f      	bne.n	8003fa8 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	2120      	movs	r1, #32
 8003f12:	68f8      	ldr	r0, [r7, #12]
 8003f14:	f000 fa00 	bl	8004318 <OSPI_WaitFlagStateUntilTimeout>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8003f1c:	7ffb      	ldrb	r3, [r7, #31]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d148      	bne.n	8003fb4 <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	649a      	str	r2, [r3, #72]	@ 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 8003f28:	68b9      	ldr	r1, [r7, #8]
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f000 fa2c 	bl	8004388 <OSPI_ConfigCmd>
 8003f30:	4603      	mov	r3, r0
 8003f32:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8003f34:	7ffb      	ldrb	r3, [r7, #31]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d13c      	bne.n	8003fb4 <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 8003f3a:	68bb      	ldr	r3, [r7, #8]
 8003f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d10e      	bne.n	8003f60 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	9300      	str	r3, [sp, #0]
 8003f46:	69bb      	ldr	r3, [r7, #24]
 8003f48:	2201      	movs	r2, #1
 8003f4a:	2102      	movs	r1, #2
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f000 f9e3 	bl	8004318 <OSPI_WaitFlagStateUntilTimeout>
 8003f52:	4603      	mov	r3, r0
 8003f54:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 8003f5e:	e029      	b.n	8003fb4 <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8003f60:	68bb      	ldr	r3, [r7, #8]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d103      	bne.n	8003f70 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	2204      	movs	r2, #4
 8003f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003f6e:	e021      	b.n	8003fb4 <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 8003f70:	68bb      	ldr	r3, [r7, #8]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d10b      	bne.n	8003f90 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7c:	2b24      	cmp	r3, #36	@ 0x24
 8003f7e:	d103      	bne.n	8003f88 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	2204      	movs	r2, #4
 8003f84:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003f86:	e015      	b.n	8003fb4 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8003f88:	68fb      	ldr	r3, [r7, #12]
 8003f8a:	2214      	movs	r2, #20
 8003f8c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003f8e:	e011      	b.n	8003fb4 <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f94:	2b14      	cmp	r3, #20
 8003f96:	d103      	bne.n	8003fa0 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2204      	movs	r2, #4
 8003f9c:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003f9e:	e009      	b.n	8003fb4 <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2224      	movs	r2, #36	@ 0x24
 8003fa4:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 8003fa6:	e005      	b.n	8003fb4 <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8003fa8:	2301      	movs	r3, #1
 8003faa:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	2210      	movs	r2, #16
 8003fb0:	649a      	str	r2, [r3, #72]	@ 0x48
 8003fb2:	e000      	b.n	8003fb6 <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 8003fb4:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003fb6:	7ffb      	ldrb	r3, [r7, #31]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3720      	adds	r7, #32
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b08a      	sub	sp, #40	@ 0x28
 8003fc4:	af02      	add	r7, sp, #8
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003fcc:	f7fe fc3a 	bl	8002844 <HAL_GetTick>
 8003fd0:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	3350      	adds	r3, #80	@ 0x50
 8003fd8:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d105      	bne.n	8003fec <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8003fe0:	2301      	movs	r3, #1
 8003fe2:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2208      	movs	r2, #8
 8003fe8:	649a      	str	r2, [r3, #72]	@ 0x48
 8003fea:	e057      	b.n	800409c <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ff0:	2b04      	cmp	r3, #4
 8003ff2:	d14e      	bne.n	8004092 <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ffa:	1c5a      	adds	r2, r3, #1
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	681a      	ldr	r2, [r3, #0]
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800401c:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	9300      	str	r3, [sp, #0]
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	2201      	movs	r2, #1
 8004026:	2104      	movs	r1, #4
 8004028:	68f8      	ldr	r0, [r7, #12]
 800402a:	f000 f975 	bl	8004318 <OSPI_WaitFlagStateUntilTimeout>
 800402e:	4603      	mov	r3, r0
 8004030:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004032:	7ffb      	ldrb	r3, [r7, #31]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d113      	bne.n	8004060 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800403c:	781a      	ldrb	r2, [r3, #0]
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004046:	1c5a      	adds	r2, r3, #1
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004050:	1e5a      	subs	r2, r3, #1
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800405a:	2b00      	cmp	r3, #0
 800405c:	d1df      	bne.n	800401e <HAL_OSPI_Transmit+0x5e>
 800405e:	e000      	b.n	8004062 <HAL_OSPI_Transmit+0xa2>
          break;
 8004060:	bf00      	nop

      if (status == HAL_OK)
 8004062:	7ffb      	ldrb	r3, [r7, #31]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d119      	bne.n	800409c <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	9300      	str	r3, [sp, #0]
 800406c:	69bb      	ldr	r3, [r7, #24]
 800406e:	2201      	movs	r2, #1
 8004070:	2102      	movs	r1, #2
 8004072:	68f8      	ldr	r0, [r7, #12]
 8004074:	f000 f950 	bl	8004318 <OSPI_WaitFlagStateUntilTimeout>
 8004078:	4603      	mov	r3, r0
 800407a:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800407c:	7ffb      	ldrb	r3, [r7, #31]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d10c      	bne.n	800409c <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	2202      	movs	r2, #2
 8004088:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	2202      	movs	r2, #2
 800408e:	645a      	str	r2, [r3, #68]	@ 0x44
 8004090:	e004      	b.n	800409c <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	2210      	movs	r2, #16
 800409a:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 800409c:	7ffb      	ldrb	r3, [r7, #31]
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3720      	adds	r7, #32
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b08c      	sub	sp, #48	@ 0x30
 80040aa:	af02      	add	r7, sp, #8
 80040ac:	60f8      	str	r0, [r7, #12]
 80040ae:	60b9      	str	r1, [r7, #8]
 80040b0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80040b2:	f7fe fbc7 	bl	8002844 <HAL_GetTick>
 80040b6:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	3350      	adds	r3, #80	@ 0x50
 80040be:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040c6:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 80040d0:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 80040d2:	68bb      	ldr	r3, [r7, #8]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d106      	bne.n	80040e6 <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2208      	movs	r2, #8
 80040e2:	649a      	str	r2, [r3, #72]	@ 0x48
 80040e4:	e07c      	b.n	80041e0 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ea:	2b04      	cmp	r3, #4
 80040ec:	d172      	bne.n	80041d4 <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f4:	1c5a      	adds	r2, r3, #1
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	63da      	str	r2, [r3, #60]	@ 0x3c
      hospi->XferSize  = hospi->XferCount;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	639a      	str	r2, [r3, #56]	@ 0x38
      hospi->pBuffPtr  = pData;
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	68ba      	ldr	r2, [r7, #8]
 8004106:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800411a:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004124:	d104      	bne.n	8004130 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	69ba      	ldr	r2, [r7, #24]
 800412c:	649a      	str	r2, [r3, #72]	@ 0x48
 800412e:	e011      	b.n	8004154 <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8004138:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800413c:	2b00      	cmp	r3, #0
 800413e:	d004      	beq.n	800414a <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	69ba      	ldr	r2, [r7, #24]
 8004146:	649a      	str	r2, [r3, #72]	@ 0x48
 8004148:	e004      	b.n	8004154 <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	9300      	str	r3, [sp, #0]
 8004158:	6a3b      	ldr	r3, [r7, #32]
 800415a:	2201      	movs	r2, #1
 800415c:	2106      	movs	r1, #6
 800415e:	68f8      	ldr	r0, [r7, #12]
 8004160:	f000 f8da 	bl	8004318 <OSPI_WaitFlagStateUntilTimeout>
 8004164:	4603      	mov	r3, r0
 8004166:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 800416a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800416e:	2b00      	cmp	r3, #0
 8004170:	d114      	bne.n	800419c <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004176:	69fa      	ldr	r2, [r7, #28]
 8004178:	7812      	ldrb	r2, [r2, #0]
 800417a:	b2d2      	uxtb	r2, r2
 800417c:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004182:	1c5a      	adds	r2, r3, #1
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	635a      	str	r2, [r3, #52]	@ 0x34
        hospi->XferCount--;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800418c:	1e5a      	subs	r2, r3, #1
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
      while (hospi->XferCount > 0U);
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004196:	2b00      	cmp	r3, #0
 8004198:	d1dc      	bne.n	8004154 <HAL_OSPI_Receive+0xae>
 800419a:	e000      	b.n	800419e <HAL_OSPI_Receive+0xf8>
          break;
 800419c:	bf00      	nop

      if (status == HAL_OK)
 800419e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d11c      	bne.n	80041e0 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	9300      	str	r3, [sp, #0]
 80041aa:	6a3b      	ldr	r3, [r7, #32]
 80041ac:	2201      	movs	r2, #1
 80041ae:	2102      	movs	r1, #2
 80041b0:	68f8      	ldr	r0, [r7, #12]
 80041b2:	f000 f8b1 	bl	8004318 <OSPI_WaitFlagStateUntilTimeout>
 80041b6:	4603      	mov	r3, r0
 80041b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 80041bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d10d      	bne.n	80041e0 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2202      	movs	r2, #2
 80041ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	2202      	movs	r2, #2
 80041d0:	645a      	str	r2, [r3, #68]	@ 0x44
 80041d2:	e005      	b.n	80041e0 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2210      	movs	r2, #16
 80041de:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 80041e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80041e4:	4618      	mov	r0, r3
 80041e6:	3728      	adds	r7, #40	@ 0x28
 80041e8:	46bd      	mov	sp, r7
 80041ea:	bd80      	pop	{r7, pc}

080041ec <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b08a      	sub	sp, #40	@ 0x28
 80041f0:	af02      	add	r7, sp, #8
 80041f2:	60f8      	str	r0, [r7, #12]
 80041f4:	60b9      	str	r1, [r7, #8]
 80041f6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80041f8:	f7fe fb24 	bl	8002844 <HAL_GetTick>
 80041fc:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004204:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 800420e:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004214:	2b04      	cmp	r3, #4
 8004216:	d164      	bne.n	80042e2 <HAL_OSPI_AutoPolling+0xf6>
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004220:	d15f      	bne.n	80042e2 <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	69bb      	ldr	r3, [r7, #24]
 8004228:	2200      	movs	r2, #0
 800422a:	2120      	movs	r1, #32
 800422c:	68f8      	ldr	r0, [r7, #12]
 800422e:	f000 f873 	bl	8004318 <OSPI_WaitFlagStateUntilTimeout>
 8004232:	4603      	mov	r3, r0
 8004234:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8004236:	7ffb      	ldrb	r3, [r7, #31]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d158      	bne.n	80042ee <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68ba      	ldr	r2, [r7, #8]
 8004242:	6812      	ldr	r2, [r2, #0]
 8004244:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68ba      	ldr	r2, [r7, #8]
 800424e:	6852      	ldr	r2, [r2, #4]
 8004250:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	68ba      	ldr	r2, [r7, #8]
 800425a:	6912      	ldr	r2, [r2, #16]
 800425c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	6899      	ldr	r1, [r3, #8]
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	430b      	orrs	r3, r1
 8004274:	431a      	orrs	r2, r3
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800427e:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004288:	d104      	bne.n	8004294 <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	697a      	ldr	r2, [r7, #20]
 8004290:	649a      	str	r2, [r3, #72]	@ 0x48
 8004292:	e011      	b.n	80042b8 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800429c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d004      	beq.n	80042ae <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	697a      	ldr	r2, [r7, #20]
 80042aa:	649a      	str	r2, [r3, #72]	@ 0x48
 80042ac:	e004      	b.n	80042b8 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	693a      	ldr	r2, [r7, #16]
 80042b4:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	9300      	str	r3, [sp, #0]
 80042bc:	69bb      	ldr	r3, [r7, #24]
 80042be:	2201      	movs	r2, #1
 80042c0:	2108      	movs	r1, #8
 80042c2:	68f8      	ldr	r0, [r7, #12]
 80042c4:	f000 f828 	bl	8004318 <OSPI_WaitFlagStateUntilTimeout>
 80042c8:	4603      	mov	r3, r0
 80042ca:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80042cc:	7ffb      	ldrb	r3, [r7, #31]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d10d      	bne.n	80042ee <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	2208      	movs	r2, #8
 80042d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2202      	movs	r2, #2
 80042de:	645a      	str	r2, [r3, #68]	@ 0x44
    if (status == HAL_OK)
 80042e0:	e005      	b.n	80042ee <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2210      	movs	r2, #16
 80042ea:	649a      	str	r2, [r3, #72]	@ 0x48
 80042ec:	e000      	b.n	80042f0 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 80042ee:	bf00      	nop
  }

  /* Return function status */
  return status;
 80042f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3720      	adds	r7, #32
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 80042fa:	b480      	push	{r7}
 80042fc:	b083      	sub	sp, #12
 80042fe:	af00      	add	r7, sp, #0
 8004300:	6078      	str	r0, [r7, #4]
 8004302:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	683a      	ldr	r2, [r7, #0]
 8004308:	64da      	str	r2, [r3, #76]	@ 0x4c
  return HAL_OK;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	370c      	adds	r7, #12
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
 800431e:	60f8      	str	r0, [r7, #12]
 8004320:	60b9      	str	r1, [r7, #8]
 8004322:	603b      	str	r3, [r7, #0]
 8004324:	4613      	mov	r3, r2
 8004326:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004328:	e01a      	b.n	8004360 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004330:	d016      	beq.n	8004360 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004332:	f7fe fa87 	bl	8002844 <HAL_GetTick>
 8004336:	4602      	mov	r2, r0
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	1ad3      	subs	r3, r2, r3
 800433c:	69ba      	ldr	r2, [r7, #24]
 800433e:	429a      	cmp	r2, r3
 8004340:	d302      	bcc.n	8004348 <OSPI_WaitFlagStateUntilTimeout+0x30>
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	2b00      	cmp	r3, #0
 8004346:	d10b      	bne.n	8004360 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800434e:	645a      	str	r2, [r3, #68]	@ 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004354:	f043 0201 	orr.w	r2, r3, #1
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	649a      	str	r2, [r3, #72]	@ 0x48

        return HAL_ERROR;
 800435c:	2301      	movs	r3, #1
 800435e:	e00e      	b.n	800437e <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	6a1a      	ldr	r2, [r3, #32]
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	4013      	ands	r3, r2
 800436a:	2b00      	cmp	r3, #0
 800436c:	bf14      	ite	ne
 800436e:	2301      	movne	r3, #1
 8004370:	2300      	moveq	r3, #0
 8004372:	b2db      	uxtb	r3, r3
 8004374:	461a      	mov	r2, r3
 8004376:	79fb      	ldrb	r3, [r7, #7]
 8004378:	429a      	cmp	r2, r3
 800437a:	d1d6      	bne.n	800432a <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800437c:	2300      	movs	r3, #0
}
 800437e:	4618      	mov	r0, r3
 8004380:	3710      	adds	r7, #16
 8004382:	46bd      	mov	sp, r7
 8004384:	bd80      	pop	{r7, pc}
	...

08004388 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8004388:	b480      	push	{r7}
 800438a:	b089      	sub	sp, #36	@ 0x24
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
 8004390:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004392:	2300      	movs	r3, #0
 8004394:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681a      	ldr	r2, [r3, #0]
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80043a4:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10a      	bne.n	80043c4 <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d114      	bne.n	80043f6 <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80043d4:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80043de:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 80043e8:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 80043f2:	60fb      	str	r3, [r7, #12]
 80043f4:	e013      	b.n	800441e <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80043fe:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8004408:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8004412:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 800441c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004426:	431a      	orrs	r2, r3
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004430:	2b00      	cmp	r3, #0
 8004432:	d012      	beq.n	800445a <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 800443c:	69bb      	ldr	r3, [r7, #24]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444c:	4319      	orrs	r1, r3
 800444e:	683b      	ldr	r3, [r7, #0]
 8004450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004452:	430b      	orrs	r3, r1
 8004454:	431a      	orrs	r2, r3
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f023 021f 	bic.w	r2, r3, #31
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004466:	431a      	orrs	r2, r3
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004470:	2b00      	cmp	r3, #0
 8004472:	d009      	beq.n	8004488 <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d105      	bne.n	8004488 <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	3a01      	subs	r2, #1
 8004486:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	68db      	ldr	r3, [r3, #12]
 800448c:	2b00      	cmp	r3, #0
 800448e:	f000 8099 	beq.w	80045c4 <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8004492:	683b      	ldr	r3, [r7, #0]
 8004494:	69db      	ldr	r3, [r3, #28]
 8004496:	2b00      	cmp	r3, #0
 8004498:	d055      	beq.n	8004546 <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d01e      	beq.n	80044e0 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	4b68      	ldr	r3, [pc, #416]	@ (8004648 <OSPI_ConfigCmd+0x2c0>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	683a      	ldr	r2, [r7, #0]
 80044ac:	68d1      	ldr	r1, [r2, #12]
 80044ae:	683a      	ldr	r2, [r7, #0]
 80044b0:	6952      	ldr	r2, [r2, #20]
 80044b2:	4311      	orrs	r1, r2
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	6912      	ldr	r2, [r2, #16]
 80044b8:	4311      	orrs	r1, r2
 80044ba:	683a      	ldr	r2, [r7, #0]
 80044bc:	69d2      	ldr	r2, [r2, #28]
 80044be:	4311      	orrs	r1, r2
 80044c0:	683a      	ldr	r2, [r7, #0]
 80044c2:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80044c4:	4311      	orrs	r1, r2
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	6a12      	ldr	r2, [r2, #32]
 80044ca:	4311      	orrs	r1, r2
 80044cc:	683a      	ldr	r2, [r7, #0]
 80044ce:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80044d0:	4311      	orrs	r1, r2
 80044d2:	683a      	ldr	r2, [r7, #0]
 80044d4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80044d6:	430a      	orrs	r2, r1
 80044d8:	431a      	orrs	r2, r3
 80044da:	69bb      	ldr	r3, [r7, #24]
 80044dc:	601a      	str	r2, [r3, #0]
 80044de:	e028      	b.n	8004532 <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80044e8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	68d1      	ldr	r1, [r2, #12]
 80044f0:	683a      	ldr	r2, [r7, #0]
 80044f2:	6952      	ldr	r2, [r2, #20]
 80044f4:	4311      	orrs	r1, r2
 80044f6:	683a      	ldr	r2, [r7, #0]
 80044f8:	6912      	ldr	r2, [r2, #16]
 80044fa:	4311      	orrs	r1, r2
 80044fc:	683a      	ldr	r2, [r7, #0]
 80044fe:	69d2      	ldr	r2, [r2, #28]
 8004500:	4311      	orrs	r1, r2
 8004502:	683a      	ldr	r2, [r7, #0]
 8004504:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004506:	4311      	orrs	r1, r2
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	6a12      	ldr	r2, [r2, #32]
 800450c:	430a      	orrs	r2, r1
 800450e:	431a      	orrs	r2, r3
 8004510:	69bb      	ldr	r3, [r7, #24]
 8004512:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004518:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800451c:	d109      	bne.n	8004532 <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8004522:	2b08      	cmp	r3, #8
 8004524:	d105      	bne.n	8004532 <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8004526:	69bb      	ldr	r3, [r7, #24]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800452e:	69bb      	ldr	r3, [r7, #24]
 8004530:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	689a      	ldr	r2, [r3, #8]
 8004536:	693b      	ldr	r3, [r7, #16]
 8004538:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	683a      	ldr	r2, [r7, #0]
 8004540:	6992      	ldr	r2, [r2, #24]
 8004542:	649a      	str	r2, [r3, #72]	@ 0x48
 8004544:	e078      	b.n	8004638 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454a:	2b00      	cmp	r3, #0
 800454c:	d017      	beq.n	800457e <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 800454e:	69bb      	ldr	r3, [r7, #24]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8004556:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800455a:	683a      	ldr	r2, [r7, #0]
 800455c:	68d1      	ldr	r1, [r2, #12]
 800455e:	683a      	ldr	r2, [r7, #0]
 8004560:	6952      	ldr	r2, [r2, #20]
 8004562:	4311      	orrs	r1, r2
 8004564:	683a      	ldr	r2, [r7, #0]
 8004566:	6912      	ldr	r2, [r2, #16]
 8004568:	4311      	orrs	r1, r2
 800456a:	683a      	ldr	r2, [r7, #0]
 800456c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800456e:	4311      	orrs	r1, r2
 8004570:	683a      	ldr	r2, [r7, #0]
 8004572:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004574:	430a      	orrs	r2, r1
 8004576:	431a      	orrs	r2, r3
 8004578:	69bb      	ldr	r3, [r7, #24]
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	e01d      	b.n	80045ba <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 800457e:	69bb      	ldr	r3, [r7, #24]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	68d9      	ldr	r1, [r3, #12]
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	695b      	ldr	r3, [r3, #20]
 800458e:	4319      	orrs	r1, r3
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	691b      	ldr	r3, [r3, #16]
 8004594:	430b      	orrs	r3, r1
 8004596:	431a      	orrs	r2, r3
 8004598:	69bb      	ldr	r3, [r7, #24]
 800459a:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045a0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80045a4:	d109      	bne.n	80045ba <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 80045aa:	2b08      	cmp	r3, #8
 80045ac:	d105      	bne.n	80045ba <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 80045ae:	69bb      	ldr	r3, [r7, #24]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80045b6:	69bb      	ldr	r3, [r7, #24]
 80045b8:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	689a      	ldr	r2, [r3, #8]
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	601a      	str	r2, [r3, #0]
 80045c2:	e039      	b.n	8004638 <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	69db      	ldr	r3, [r3, #28]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d030      	beq.n	800462e <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80045cc:	683b      	ldr	r3, [r7, #0]
 80045ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d017      	beq.n	8004604 <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80045dc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80045e0:	683a      	ldr	r2, [r7, #0]
 80045e2:	69d1      	ldr	r1, [r2, #28]
 80045e4:	683a      	ldr	r2, [r7, #0]
 80045e6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80045e8:	4311      	orrs	r1, r2
 80045ea:	683a      	ldr	r2, [r7, #0]
 80045ec:	6a12      	ldr	r2, [r2, #32]
 80045ee:	4311      	orrs	r1, r2
 80045f0:	683a      	ldr	r2, [r7, #0]
 80045f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80045f4:	4311      	orrs	r1, r2
 80045f6:	683a      	ldr	r2, [r7, #0]
 80045f8:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80045fa:	430a      	orrs	r2, r1
 80045fc:	431a      	orrs	r2, r3
 80045fe:	69bb      	ldr	r3, [r7, #24]
 8004600:	601a      	str	r2, [r3, #0]
 8004602:	e00e      	b.n	8004622 <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8004604:	69bb      	ldr	r3, [r7, #24]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800460c:	683b      	ldr	r3, [r7, #0]
 800460e:	69d9      	ldr	r1, [r3, #28]
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004614:	4319      	orrs	r1, r3
 8004616:	683b      	ldr	r3, [r7, #0]
 8004618:	6a1b      	ldr	r3, [r3, #32]
 800461a:	430b      	orrs	r3, r1
 800461c:	431a      	orrs	r2, r3
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	6992      	ldr	r2, [r2, #24]
 800462a:	649a      	str	r2, [r3, #72]	@ 0x48
 800462c:	e004      	b.n	8004638 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2208      	movs	r2, #8
 8004636:	649a      	str	r2, [r3, #72]	@ 0x48
    }
  }

  /* Return function status */
  return status;
 8004638:	7ffb      	ldrb	r3, [r7, #31]
}
 800463a:	4618      	mov	r0, r3
 800463c:	3724      	adds	r7, #36	@ 0x24
 800463e:	46bd      	mov	sp, r7
 8004640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004644:	4770      	bx	lr
 8004646:	bf00      	nop
 8004648:	f0ffc0c0 	.word	0xf0ffc0c0

0800464c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004650:	4b0d      	ldr	r3, [pc, #52]	@ (8004688 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004658:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800465c:	d102      	bne.n	8004664 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800465e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004662:	e00b      	b.n	800467c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004664:	4b08      	ldr	r3, [pc, #32]	@ (8004688 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004666:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800466a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800466e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004672:	d102      	bne.n	800467a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004674:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004678:	e000      	b.n	800467c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800467a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800467c:	4618      	mov	r0, r3
 800467e:	46bd      	mov	sp, r7
 8004680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004684:	4770      	bx	lr
 8004686:	bf00      	nop
 8004688:	40007000 	.word	0x40007000

0800468c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d141      	bne.n	800471e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800469a:	4b4b      	ldr	r3, [pc, #300]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80046a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046a6:	d131      	bne.n	800470c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80046a8:	4b47      	ldr	r3, [pc, #284]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046ae:	4a46      	ldr	r2, [pc, #280]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80046b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80046b8:	4b43      	ldr	r3, [pc, #268]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80046c0:	4a41      	ldr	r2, [pc, #260]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80046c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80046c8:	4b40      	ldr	r3, [pc, #256]	@ (80047cc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	2232      	movs	r2, #50	@ 0x32
 80046ce:	fb02 f303 	mul.w	r3, r2, r3
 80046d2:	4a3f      	ldr	r2, [pc, #252]	@ (80047d0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80046d4:	fba2 2303 	umull	r2, r3, r2, r3
 80046d8:	0c9b      	lsrs	r3, r3, #18
 80046da:	3301      	adds	r3, #1
 80046dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046de:	e002      	b.n	80046e6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	3b01      	subs	r3, #1
 80046e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80046e6:	4b38      	ldr	r3, [pc, #224]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046e8:	695b      	ldr	r3, [r3, #20]
 80046ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046f2:	d102      	bne.n	80046fa <HAL_PWREx_ControlVoltageScaling+0x6e>
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d1f2      	bne.n	80046e0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80046fa:	4b33      	ldr	r3, [pc, #204]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80046fc:	695b      	ldr	r3, [r3, #20]
 80046fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004702:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004706:	d158      	bne.n	80047ba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004708:	2303      	movs	r3, #3
 800470a:	e057      	b.n	80047bc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800470c:	4b2e      	ldr	r3, [pc, #184]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800470e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004712:	4a2d      	ldr	r2, [pc, #180]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004714:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004718:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800471c:	e04d      	b.n	80047ba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004724:	d141      	bne.n	80047aa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004726:	4b28      	ldr	r3, [pc, #160]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800472e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004732:	d131      	bne.n	8004798 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004734:	4b24      	ldr	r3, [pc, #144]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004736:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800473a:	4a23      	ldr	r2, [pc, #140]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800473c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004740:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004744:	4b20      	ldr	r3, [pc, #128]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800474c:	4a1e      	ldr	r2, [pc, #120]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800474e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004752:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004754:	4b1d      	ldr	r3, [pc, #116]	@ (80047cc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	2232      	movs	r2, #50	@ 0x32
 800475a:	fb02 f303 	mul.w	r3, r2, r3
 800475e:	4a1c      	ldr	r2, [pc, #112]	@ (80047d0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004760:	fba2 2303 	umull	r2, r3, r2, r3
 8004764:	0c9b      	lsrs	r3, r3, #18
 8004766:	3301      	adds	r3, #1
 8004768:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800476a:	e002      	b.n	8004772 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	3b01      	subs	r3, #1
 8004770:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004772:	4b15      	ldr	r3, [pc, #84]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004774:	695b      	ldr	r3, [r3, #20]
 8004776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800477a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800477e:	d102      	bne.n	8004786 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	2b00      	cmp	r3, #0
 8004784:	d1f2      	bne.n	800476c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004786:	4b10      	ldr	r3, [pc, #64]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800478e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004792:	d112      	bne.n	80047ba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e011      	b.n	80047bc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004798:	4b0b      	ldr	r3, [pc, #44]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800479a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800479e:	4a0a      	ldr	r2, [pc, #40]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80047a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80047a8:	e007      	b.n	80047ba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80047aa:	4b07      	ldr	r3, [pc, #28]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80047b2:	4a05      	ldr	r2, [pc, #20]	@ (80047c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80047b8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80047ba:	2300      	movs	r3, #0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3714      	adds	r7, #20
 80047c0:	46bd      	mov	sp, r7
 80047c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c6:	4770      	bx	lr
 80047c8:	40007000 	.word	0x40007000
 80047cc:	20000024 	.word	0x20000024
 80047d0:	431bde83 	.word	0x431bde83

080047d4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b088      	sub	sp, #32
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d102      	bne.n	80047e8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	f000 bc08 	b.w	8004ff8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047e8:	4b96      	ldr	r3, [pc, #600]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f003 030c 	and.w	r3, r3, #12
 80047f0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80047f2:	4b94      	ldr	r3, [pc, #592]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80047f4:	68db      	ldr	r3, [r3, #12]
 80047f6:	f003 0303 	and.w	r3, r3, #3
 80047fa:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 0310 	and.w	r3, r3, #16
 8004804:	2b00      	cmp	r3, #0
 8004806:	f000 80e4 	beq.w	80049d2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800480a:	69bb      	ldr	r3, [r7, #24]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d007      	beq.n	8004820 <HAL_RCC_OscConfig+0x4c>
 8004810:	69bb      	ldr	r3, [r7, #24]
 8004812:	2b0c      	cmp	r3, #12
 8004814:	f040 808b 	bne.w	800492e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	2b01      	cmp	r3, #1
 800481c:	f040 8087 	bne.w	800492e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004820:	4b88      	ldr	r3, [pc, #544]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 0302 	and.w	r3, r3, #2
 8004828:	2b00      	cmp	r3, #0
 800482a:	d005      	beq.n	8004838 <HAL_RCC_OscConfig+0x64>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	2b00      	cmp	r3, #0
 8004832:	d101      	bne.n	8004838 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e3df      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6a1a      	ldr	r2, [r3, #32]
 800483c:	4b81      	ldr	r3, [pc, #516]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f003 0308 	and.w	r3, r3, #8
 8004844:	2b00      	cmp	r3, #0
 8004846:	d004      	beq.n	8004852 <HAL_RCC_OscConfig+0x7e>
 8004848:	4b7e      	ldr	r3, [pc, #504]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004850:	e005      	b.n	800485e <HAL_RCC_OscConfig+0x8a>
 8004852:	4b7c      	ldr	r3, [pc, #496]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004854:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004858:	091b      	lsrs	r3, r3, #4
 800485a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800485e:	4293      	cmp	r3, r2
 8004860:	d223      	bcs.n	80048aa <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	4618      	mov	r0, r3
 8004868:	f000 fdcc 	bl	8005404 <RCC_SetFlashLatencyFromMSIRange>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d001      	beq.n	8004876 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	e3c0      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004876:	4b73      	ldr	r3, [pc, #460]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a72      	ldr	r2, [pc, #456]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 800487c:	f043 0308 	orr.w	r3, r3, #8
 8004880:	6013      	str	r3, [r2, #0]
 8004882:	4b70      	ldr	r3, [pc, #448]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	496d      	ldr	r1, [pc, #436]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004890:	4313      	orrs	r3, r2
 8004892:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004894:	4b6b      	ldr	r3, [pc, #428]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	69db      	ldr	r3, [r3, #28]
 80048a0:	021b      	lsls	r3, r3, #8
 80048a2:	4968      	ldr	r1, [pc, #416]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80048a4:	4313      	orrs	r3, r2
 80048a6:	604b      	str	r3, [r1, #4]
 80048a8:	e025      	b.n	80048f6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80048aa:	4b66      	ldr	r3, [pc, #408]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a65      	ldr	r2, [pc, #404]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80048b0:	f043 0308 	orr.w	r3, r3, #8
 80048b4:	6013      	str	r3, [r2, #0]
 80048b6:	4b63      	ldr	r3, [pc, #396]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	4960      	ldr	r1, [pc, #384]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80048c4:	4313      	orrs	r3, r2
 80048c6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80048c8:	4b5e      	ldr	r3, [pc, #376]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	69db      	ldr	r3, [r3, #28]
 80048d4:	021b      	lsls	r3, r3, #8
 80048d6:	495b      	ldr	r1, [pc, #364]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80048d8:	4313      	orrs	r3, r2
 80048da:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d109      	bne.n	80048f6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	4618      	mov	r0, r3
 80048e8:	f000 fd8c 	bl	8005404 <RCC_SetFlashLatencyFromMSIRange>
 80048ec:	4603      	mov	r3, r0
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d001      	beq.n	80048f6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e380      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80048f6:	f000 fcc1 	bl	800527c <HAL_RCC_GetSysClockFreq>
 80048fa:	4602      	mov	r2, r0
 80048fc:	4b51      	ldr	r3, [pc, #324]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	091b      	lsrs	r3, r3, #4
 8004902:	f003 030f 	and.w	r3, r3, #15
 8004906:	4950      	ldr	r1, [pc, #320]	@ (8004a48 <HAL_RCC_OscConfig+0x274>)
 8004908:	5ccb      	ldrb	r3, [r1, r3]
 800490a:	f003 031f 	and.w	r3, r3, #31
 800490e:	fa22 f303 	lsr.w	r3, r2, r3
 8004912:	4a4e      	ldr	r2, [pc, #312]	@ (8004a4c <HAL_RCC_OscConfig+0x278>)
 8004914:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004916:	4b4e      	ldr	r3, [pc, #312]	@ (8004a50 <HAL_RCC_OscConfig+0x27c>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4618      	mov	r0, r3
 800491c:	f7fd ff42 	bl	80027a4 <HAL_InitTick>
 8004920:	4603      	mov	r3, r0
 8004922:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004924:	7bfb      	ldrb	r3, [r7, #15]
 8004926:	2b00      	cmp	r3, #0
 8004928:	d052      	beq.n	80049d0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800492a:	7bfb      	ldrb	r3, [r7, #15]
 800492c:	e364      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	699b      	ldr	r3, [r3, #24]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d032      	beq.n	800499c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004936:	4b43      	ldr	r3, [pc, #268]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a42      	ldr	r2, [pc, #264]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 800493c:	f043 0301 	orr.w	r3, r3, #1
 8004940:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004942:	f7fd ff7f 	bl	8002844 <HAL_GetTick>
 8004946:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004948:	e008      	b.n	800495c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800494a:	f7fd ff7b 	bl	8002844 <HAL_GetTick>
 800494e:	4602      	mov	r2, r0
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	1ad3      	subs	r3, r2, r3
 8004954:	2b02      	cmp	r3, #2
 8004956:	d901      	bls.n	800495c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004958:	2303      	movs	r3, #3
 800495a:	e34d      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800495c:	4b39      	ldr	r3, [pc, #228]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0302 	and.w	r3, r3, #2
 8004964:	2b00      	cmp	r3, #0
 8004966:	d0f0      	beq.n	800494a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004968:	4b36      	ldr	r3, [pc, #216]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	4a35      	ldr	r2, [pc, #212]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 800496e:	f043 0308 	orr.w	r3, r3, #8
 8004972:	6013      	str	r3, [r2, #0]
 8004974:	4b33      	ldr	r3, [pc, #204]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a1b      	ldr	r3, [r3, #32]
 8004980:	4930      	ldr	r1, [pc, #192]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004982:	4313      	orrs	r3, r2
 8004984:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004986:	4b2f      	ldr	r3, [pc, #188]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	69db      	ldr	r3, [r3, #28]
 8004992:	021b      	lsls	r3, r3, #8
 8004994:	492b      	ldr	r1, [pc, #172]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004996:	4313      	orrs	r3, r2
 8004998:	604b      	str	r3, [r1, #4]
 800499a:	e01a      	b.n	80049d2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800499c:	4b29      	ldr	r3, [pc, #164]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	4a28      	ldr	r2, [pc, #160]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80049a2:	f023 0301 	bic.w	r3, r3, #1
 80049a6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80049a8:	f7fd ff4c 	bl	8002844 <HAL_GetTick>
 80049ac:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80049ae:	e008      	b.n	80049c2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80049b0:	f7fd ff48 	bl	8002844 <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	2b02      	cmp	r3, #2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e31a      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80049c2:	4b20      	ldr	r3, [pc, #128]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f003 0302 	and.w	r3, r3, #2
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1f0      	bne.n	80049b0 <HAL_RCC_OscConfig+0x1dc>
 80049ce:	e000      	b.n	80049d2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80049d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f003 0301 	and.w	r3, r3, #1
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d073      	beq.n	8004ac6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80049de:	69bb      	ldr	r3, [r7, #24]
 80049e0:	2b08      	cmp	r3, #8
 80049e2:	d005      	beq.n	80049f0 <HAL_RCC_OscConfig+0x21c>
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	2b0c      	cmp	r3, #12
 80049e8:	d10e      	bne.n	8004a08 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	2b03      	cmp	r3, #3
 80049ee:	d10b      	bne.n	8004a08 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049f0:	4b14      	ldr	r3, [pc, #80]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d063      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x2f0>
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d15f      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e2f7      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a10:	d106      	bne.n	8004a20 <HAL_RCC_OscConfig+0x24c>
 8004a12:	4b0c      	ldr	r3, [pc, #48]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	4a0b      	ldr	r2, [pc, #44]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004a18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a1c:	6013      	str	r3, [r2, #0]
 8004a1e:	e025      	b.n	8004a6c <HAL_RCC_OscConfig+0x298>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004a28:	d114      	bne.n	8004a54 <HAL_RCC_OscConfig+0x280>
 8004a2a:	4b06      	ldr	r3, [pc, #24]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	4a05      	ldr	r2, [pc, #20]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004a30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004a34:	6013      	str	r3, [r2, #0]
 8004a36:	4b03      	ldr	r3, [pc, #12]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	4a02      	ldr	r2, [pc, #8]	@ (8004a44 <HAL_RCC_OscConfig+0x270>)
 8004a3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a40:	6013      	str	r3, [r2, #0]
 8004a42:	e013      	b.n	8004a6c <HAL_RCC_OscConfig+0x298>
 8004a44:	40021000 	.word	0x40021000
 8004a48:	0800b084 	.word	0x0800b084
 8004a4c:	20000024 	.word	0x20000024
 8004a50:	20000038 	.word	0x20000038
 8004a54:	4ba0      	ldr	r3, [pc, #640]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	4a9f      	ldr	r2, [pc, #636]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004a5a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a5e:	6013      	str	r3, [r2, #0]
 8004a60:	4b9d      	ldr	r3, [pc, #628]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	4a9c      	ldr	r2, [pc, #624]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004a66:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004a6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d013      	beq.n	8004a9c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a74:	f7fd fee6 	bl	8002844 <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004a7c:	f7fd fee2 	bl	8002844 <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b64      	cmp	r3, #100	@ 0x64
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e2b4      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a8e:	4b92      	ldr	r3, [pc, #584]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d0f0      	beq.n	8004a7c <HAL_RCC_OscConfig+0x2a8>
 8004a9a:	e014      	b.n	8004ac6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a9c:	f7fd fed2 	bl	8002844 <HAL_GetTick>
 8004aa0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004aa2:	e008      	b.n	8004ab6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aa4:	f7fd fece 	bl	8002844 <HAL_GetTick>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	1ad3      	subs	r3, r2, r3
 8004aae:	2b64      	cmp	r3, #100	@ 0x64
 8004ab0:	d901      	bls.n	8004ab6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e2a0      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ab6:	4b88      	ldr	r3, [pc, #544]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d1f0      	bne.n	8004aa4 <HAL_RCC_OscConfig+0x2d0>
 8004ac2:	e000      	b.n	8004ac6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ac4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f003 0302 	and.w	r3, r3, #2
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d060      	beq.n	8004b94 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004ad2:	69bb      	ldr	r3, [r7, #24]
 8004ad4:	2b04      	cmp	r3, #4
 8004ad6:	d005      	beq.n	8004ae4 <HAL_RCC_OscConfig+0x310>
 8004ad8:	69bb      	ldr	r3, [r7, #24]
 8004ada:	2b0c      	cmp	r3, #12
 8004adc:	d119      	bne.n	8004b12 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d116      	bne.n	8004b12 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ae4:	4b7c      	ldr	r3, [pc, #496]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d005      	beq.n	8004afc <HAL_RCC_OscConfig+0x328>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	68db      	ldr	r3, [r3, #12]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d101      	bne.n	8004afc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e27d      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004afc:	4b76      	ldr	r3, [pc, #472]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	061b      	lsls	r3, r3, #24
 8004b0a:	4973      	ldr	r1, [pc, #460]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004b0c:	4313      	orrs	r3, r2
 8004b0e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b10:	e040      	b.n	8004b94 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d023      	beq.n	8004b62 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b1a:	4b6f      	ldr	r3, [pc, #444]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a6e      	ldr	r2, [pc, #440]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004b20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b26:	f7fd fe8d 	bl	8002844 <HAL_GetTick>
 8004b2a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b2c:	e008      	b.n	8004b40 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b2e:	f7fd fe89 	bl	8002844 <HAL_GetTick>
 8004b32:	4602      	mov	r2, r0
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	1ad3      	subs	r3, r2, r3
 8004b38:	2b02      	cmp	r3, #2
 8004b3a:	d901      	bls.n	8004b40 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e25b      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004b40:	4b65      	ldr	r3, [pc, #404]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d0f0      	beq.n	8004b2e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b4c:	4b62      	ldr	r3, [pc, #392]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	691b      	ldr	r3, [r3, #16]
 8004b58:	061b      	lsls	r3, r3, #24
 8004b5a:	495f      	ldr	r1, [pc, #380]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004b5c:	4313      	orrs	r3, r2
 8004b5e:	604b      	str	r3, [r1, #4]
 8004b60:	e018      	b.n	8004b94 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b62:	4b5d      	ldr	r3, [pc, #372]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a5c      	ldr	r2, [pc, #368]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004b68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b6c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b6e:	f7fd fe69 	bl	8002844 <HAL_GetTick>
 8004b72:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b74:	e008      	b.n	8004b88 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004b76:	f7fd fe65 	bl	8002844 <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	693b      	ldr	r3, [r7, #16]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d901      	bls.n	8004b88 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e237      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004b88:	4b53      	ldr	r3, [pc, #332]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1f0      	bne.n	8004b76 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f003 0308 	and.w	r3, r3, #8
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d03c      	beq.n	8004c1a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	695b      	ldr	r3, [r3, #20]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d01c      	beq.n	8004be2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ba8:	4b4b      	ldr	r3, [pc, #300]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004baa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bae:	4a4a      	ldr	r2, [pc, #296]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004bb0:	f043 0301 	orr.w	r3, r3, #1
 8004bb4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bb8:	f7fd fe44 	bl	8002844 <HAL_GetTick>
 8004bbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bbe:	e008      	b.n	8004bd2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bc0:	f7fd fe40 	bl	8002844 <HAL_GetTick>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	2b02      	cmp	r3, #2
 8004bcc:	d901      	bls.n	8004bd2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004bce:	2303      	movs	r3, #3
 8004bd0:	e212      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004bd2:	4b41      	ldr	r3, [pc, #260]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004bd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0ef      	beq.n	8004bc0 <HAL_RCC_OscConfig+0x3ec>
 8004be0:	e01b      	b.n	8004c1a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004be2:	4b3d      	ldr	r3, [pc, #244]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004be4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004be8:	4a3b      	ldr	r2, [pc, #236]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004bea:	f023 0301 	bic.w	r3, r3, #1
 8004bee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bf2:	f7fd fe27 	bl	8002844 <HAL_GetTick>
 8004bf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004bf8:	e008      	b.n	8004c0c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004bfa:	f7fd fe23 	bl	8002844 <HAL_GetTick>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	693b      	ldr	r3, [r7, #16]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	2b02      	cmp	r3, #2
 8004c06:	d901      	bls.n	8004c0c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004c08:	2303      	movs	r3, #3
 8004c0a:	e1f5      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004c0c:	4b32      	ldr	r3, [pc, #200]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004c0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004c12:	f003 0302 	and.w	r3, r3, #2
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d1ef      	bne.n	8004bfa <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0304 	and.w	r3, r3, #4
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 80a6 	beq.w	8004d74 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004c2c:	4b2a      	ldr	r3, [pc, #168]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004c2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d10d      	bne.n	8004c54 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c38:	4b27      	ldr	r3, [pc, #156]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004c3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c3c:	4a26      	ldr	r2, [pc, #152]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004c3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c42:	6593      	str	r3, [r2, #88]	@ 0x58
 8004c44:	4b24      	ldr	r3, [pc, #144]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c4c:	60bb      	str	r3, [r7, #8]
 8004c4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c50:	2301      	movs	r3, #1
 8004c52:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c54:	4b21      	ldr	r3, [pc, #132]	@ (8004cdc <HAL_RCC_OscConfig+0x508>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d118      	bne.n	8004c92 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c60:	4b1e      	ldr	r3, [pc, #120]	@ (8004cdc <HAL_RCC_OscConfig+0x508>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a1d      	ldr	r2, [pc, #116]	@ (8004cdc <HAL_RCC_OscConfig+0x508>)
 8004c66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c6c:	f7fd fdea 	bl	8002844 <HAL_GetTick>
 8004c70:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c72:	e008      	b.n	8004c86 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c74:	f7fd fde6 	bl	8002844 <HAL_GetTick>
 8004c78:	4602      	mov	r2, r0
 8004c7a:	693b      	ldr	r3, [r7, #16]
 8004c7c:	1ad3      	subs	r3, r2, r3
 8004c7e:	2b02      	cmp	r3, #2
 8004c80:	d901      	bls.n	8004c86 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004c82:	2303      	movs	r3, #3
 8004c84:	e1b8      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004c86:	4b15      	ldr	r3, [pc, #84]	@ (8004cdc <HAL_RCC_OscConfig+0x508>)
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d0f0      	beq.n	8004c74 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	2b01      	cmp	r3, #1
 8004c98:	d108      	bne.n	8004cac <HAL_RCC_OscConfig+0x4d8>
 8004c9a:	4b0f      	ldr	r3, [pc, #60]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004c9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004ca2:	f043 0301 	orr.w	r3, r3, #1
 8004ca6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004caa:	e029      	b.n	8004d00 <HAL_RCC_OscConfig+0x52c>
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	2b05      	cmp	r3, #5
 8004cb2:	d115      	bne.n	8004ce0 <HAL_RCC_OscConfig+0x50c>
 8004cb4:	4b08      	ldr	r3, [pc, #32]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cba:	4a07      	ldr	r2, [pc, #28]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004cbc:	f043 0304 	orr.w	r3, r3, #4
 8004cc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cc4:	4b04      	ldr	r3, [pc, #16]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cca:	4a03      	ldr	r2, [pc, #12]	@ (8004cd8 <HAL_RCC_OscConfig+0x504>)
 8004ccc:	f043 0301 	orr.w	r3, r3, #1
 8004cd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cd4:	e014      	b.n	8004d00 <HAL_RCC_OscConfig+0x52c>
 8004cd6:	bf00      	nop
 8004cd8:	40021000 	.word	0x40021000
 8004cdc:	40007000 	.word	0x40007000
 8004ce0:	4b9d      	ldr	r3, [pc, #628]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004ce2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ce6:	4a9c      	ldr	r2, [pc, #624]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004ce8:	f023 0301 	bic.w	r3, r3, #1
 8004cec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004cf0:	4b99      	ldr	r3, [pc, #612]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004cf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004cf6:	4a98      	ldr	r2, [pc, #608]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004cf8:	f023 0304 	bic.w	r3, r3, #4
 8004cfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d016      	beq.n	8004d36 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d08:	f7fd fd9c 	bl	8002844 <HAL_GetTick>
 8004d0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d0e:	e00a      	b.n	8004d26 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d10:	f7fd fd98 	bl	8002844 <HAL_GetTick>
 8004d14:	4602      	mov	r2, r0
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d901      	bls.n	8004d26 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004d22:	2303      	movs	r3, #3
 8004d24:	e168      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d26:	4b8c      	ldr	r3, [pc, #560]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004d28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d2c:	f003 0302 	and.w	r3, r3, #2
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d0ed      	beq.n	8004d10 <HAL_RCC_OscConfig+0x53c>
 8004d34:	e015      	b.n	8004d62 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d36:	f7fd fd85 	bl	8002844 <HAL_GetTick>
 8004d3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d3c:	e00a      	b.n	8004d54 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d3e:	f7fd fd81 	bl	8002844 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d4c:	4293      	cmp	r3, r2
 8004d4e:	d901      	bls.n	8004d54 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e151      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004d54:	4b80      	ldr	r3, [pc, #512]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004d5a:	f003 0302 	and.w	r3, r3, #2
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d1ed      	bne.n	8004d3e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d62:	7ffb      	ldrb	r3, [r7, #31]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d105      	bne.n	8004d74 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d68:	4b7b      	ldr	r3, [pc, #492]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004d6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d6c:	4a7a      	ldr	r2, [pc, #488]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004d6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d72:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0320 	and.w	r3, r3, #32
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d03c      	beq.n	8004dfa <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d01c      	beq.n	8004dc2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004d88:	4b73      	ldr	r3, [pc, #460]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004d8a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004d8e:	4a72      	ldr	r2, [pc, #456]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004d90:	f043 0301 	orr.w	r3, r3, #1
 8004d94:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d98:	f7fd fd54 	bl	8002844 <HAL_GetTick>
 8004d9c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004d9e:	e008      	b.n	8004db2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004da0:	f7fd fd50 	bl	8002844 <HAL_GetTick>
 8004da4:	4602      	mov	r2, r0
 8004da6:	693b      	ldr	r3, [r7, #16]
 8004da8:	1ad3      	subs	r3, r2, r3
 8004daa:	2b02      	cmp	r3, #2
 8004dac:	d901      	bls.n	8004db2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004dae:	2303      	movs	r3, #3
 8004db0:	e122      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004db2:	4b69      	ldr	r3, [pc, #420]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004db4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004db8:	f003 0302 	and.w	r3, r3, #2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d0ef      	beq.n	8004da0 <HAL_RCC_OscConfig+0x5cc>
 8004dc0:	e01b      	b.n	8004dfa <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004dc2:	4b65      	ldr	r3, [pc, #404]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004dc4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dc8:	4a63      	ldr	r2, [pc, #396]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004dca:	f023 0301 	bic.w	r3, r3, #1
 8004dce:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004dd2:	f7fd fd37 	bl	8002844 <HAL_GetTick>
 8004dd6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004dd8:	e008      	b.n	8004dec <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004dda:	f7fd fd33 	bl	8002844 <HAL_GetTick>
 8004dde:	4602      	mov	r2, r0
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	2b02      	cmp	r3, #2
 8004de6:	d901      	bls.n	8004dec <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004de8:	2303      	movs	r3, #3
 8004dea:	e105      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004dec:	4b5a      	ldr	r3, [pc, #360]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004dee:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004df2:	f003 0302 	and.w	r3, r3, #2
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d1ef      	bne.n	8004dda <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f000 80f9 	beq.w	8004ff6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e08:	2b02      	cmp	r3, #2
 8004e0a:	f040 80cf 	bne.w	8004fac <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004e0e:	4b52      	ldr	r3, [pc, #328]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	f003 0203 	and.w	r2, r3, #3
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d12c      	bne.n	8004e7c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e22:	697b      	ldr	r3, [r7, #20]
 8004e24:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2c:	3b01      	subs	r3, #1
 8004e2e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e30:	429a      	cmp	r2, r3
 8004e32:	d123      	bne.n	8004e7c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e3e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004e40:	429a      	cmp	r2, r3
 8004e42:	d11b      	bne.n	8004e7c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e4e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d113      	bne.n	8004e7c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e5e:	085b      	lsrs	r3, r3, #1
 8004e60:	3b01      	subs	r3, #1
 8004e62:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d109      	bne.n	8004e7c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004e68:	697b      	ldr	r3, [r7, #20]
 8004e6a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e72:	085b      	lsrs	r3, r3, #1
 8004e74:	3b01      	subs	r3, #1
 8004e76:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004e78:	429a      	cmp	r2, r3
 8004e7a:	d071      	beq.n	8004f60 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	2b0c      	cmp	r3, #12
 8004e80:	d068      	beq.n	8004f54 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004e82:	4b35      	ldr	r3, [pc, #212]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d105      	bne.n	8004e9a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004e8e:	4b32      	ldr	r3, [pc, #200]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d001      	beq.n	8004e9e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	e0ac      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004e9e:	4b2e      	ldr	r3, [pc, #184]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a2d      	ldr	r2, [pc, #180]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004ea4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ea8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004eaa:	f7fd fccb 	bl	8002844 <HAL_GetTick>
 8004eae:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004eb0:	e008      	b.n	8004ec4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004eb2:	f7fd fcc7 	bl	8002844 <HAL_GetTick>
 8004eb6:	4602      	mov	r2, r0
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	1ad3      	subs	r3, r2, r3
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d901      	bls.n	8004ec4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004ec0:	2303      	movs	r3, #3
 8004ec2:	e099      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ec4:	4b24      	ldr	r3, [pc, #144]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d1f0      	bne.n	8004eb2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004ed0:	4b21      	ldr	r3, [pc, #132]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004ed2:	68da      	ldr	r2, [r3, #12]
 8004ed4:	4b21      	ldr	r3, [pc, #132]	@ (8004f5c <HAL_RCC_OscConfig+0x788>)
 8004ed6:	4013      	ands	r3, r2
 8004ed8:	687a      	ldr	r2, [r7, #4]
 8004eda:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004edc:	687a      	ldr	r2, [r7, #4]
 8004ede:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004ee0:	3a01      	subs	r2, #1
 8004ee2:	0112      	lsls	r2, r2, #4
 8004ee4:	4311      	orrs	r1, r2
 8004ee6:	687a      	ldr	r2, [r7, #4]
 8004ee8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004eea:	0212      	lsls	r2, r2, #8
 8004eec:	4311      	orrs	r1, r2
 8004eee:	687a      	ldr	r2, [r7, #4]
 8004ef0:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004ef2:	0852      	lsrs	r2, r2, #1
 8004ef4:	3a01      	subs	r2, #1
 8004ef6:	0552      	lsls	r2, r2, #21
 8004ef8:	4311      	orrs	r1, r2
 8004efa:	687a      	ldr	r2, [r7, #4]
 8004efc:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004efe:	0852      	lsrs	r2, r2, #1
 8004f00:	3a01      	subs	r2, #1
 8004f02:	0652      	lsls	r2, r2, #25
 8004f04:	4311      	orrs	r1, r2
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004f0a:	06d2      	lsls	r2, r2, #27
 8004f0c:	430a      	orrs	r2, r1
 8004f0e:	4912      	ldr	r1, [pc, #72]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004f10:	4313      	orrs	r3, r2
 8004f12:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004f14:	4b10      	ldr	r3, [pc, #64]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a0f      	ldr	r2, [pc, #60]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004f1a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f1e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f20:	4b0d      	ldr	r3, [pc, #52]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	4a0c      	ldr	r2, [pc, #48]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004f26:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f2a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f2c:	f7fd fc8a 	bl	8002844 <HAL_GetTick>
 8004f30:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f32:	e008      	b.n	8004f46 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f34:	f7fd fc86 	bl	8002844 <HAL_GetTick>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	2b02      	cmp	r3, #2
 8004f40:	d901      	bls.n	8004f46 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004f42:	2303      	movs	r3, #3
 8004f44:	e058      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f46:	4b04      	ldr	r3, [pc, #16]	@ (8004f58 <HAL_RCC_OscConfig+0x784>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d0f0      	beq.n	8004f34 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f52:	e050      	b.n	8004ff6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004f54:	2301      	movs	r3, #1
 8004f56:	e04f      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
 8004f58:	40021000 	.word	0x40021000
 8004f5c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f60:	4b27      	ldr	r3, [pc, #156]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d144      	bne.n	8004ff6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004f6c:	4b24      	ldr	r3, [pc, #144]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a23      	ldr	r2, [pc, #140]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004f72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f76:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004f78:	4b21      	ldr	r3, [pc, #132]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004f7a:	68db      	ldr	r3, [r3, #12]
 8004f7c:	4a20      	ldr	r2, [pc, #128]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004f7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004f82:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004f84:	f7fd fc5e 	bl	8002844 <HAL_GetTick>
 8004f88:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f8a:	e008      	b.n	8004f9e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f8c:	f7fd fc5a 	bl	8002844 <HAL_GetTick>
 8004f90:	4602      	mov	r2, r0
 8004f92:	693b      	ldr	r3, [r7, #16]
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	2b02      	cmp	r3, #2
 8004f98:	d901      	bls.n	8004f9e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004f9a:	2303      	movs	r3, #3
 8004f9c:	e02c      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f9e:	4b18      	ldr	r3, [pc, #96]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d0f0      	beq.n	8004f8c <HAL_RCC_OscConfig+0x7b8>
 8004faa:	e024      	b.n	8004ff6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fac:	69bb      	ldr	r3, [r7, #24]
 8004fae:	2b0c      	cmp	r3, #12
 8004fb0:	d01f      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fb2:	4b13      	ldr	r3, [pc, #76]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a12      	ldr	r2, [pc, #72]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004fb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004fbc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fbe:	f7fd fc41 	bl	8002844 <HAL_GetTick>
 8004fc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fc4:	e008      	b.n	8004fd8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fc6:	f7fd fc3d 	bl	8002844 <HAL_GetTick>
 8004fca:	4602      	mov	r2, r0
 8004fcc:	693b      	ldr	r3, [r7, #16]
 8004fce:	1ad3      	subs	r3, r2, r3
 8004fd0:	2b02      	cmp	r3, #2
 8004fd2:	d901      	bls.n	8004fd8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8004fd4:	2303      	movs	r3, #3
 8004fd6:	e00f      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fd8:	4b09      	ldr	r3, [pc, #36]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d1f0      	bne.n	8004fc6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004fe4:	4b06      	ldr	r3, [pc, #24]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004fe6:	68da      	ldr	r2, [r3, #12]
 8004fe8:	4905      	ldr	r1, [pc, #20]	@ (8005000 <HAL_RCC_OscConfig+0x82c>)
 8004fea:	4b06      	ldr	r3, [pc, #24]	@ (8005004 <HAL_RCC_OscConfig+0x830>)
 8004fec:	4013      	ands	r3, r2
 8004fee:	60cb      	str	r3, [r1, #12]
 8004ff0:	e001      	b.n	8004ff6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	e000      	b.n	8004ff8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3720      	adds	r7, #32
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}
 8005000:	40021000 	.word	0x40021000
 8005004:	feeefffc 	.word	0xfeeefffc

08005008 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005012:	2300      	movs	r3, #0
 8005014:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d101      	bne.n	8005020 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800501c:	2301      	movs	r3, #1
 800501e:	e11d      	b.n	800525c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005020:	4b90      	ldr	r3, [pc, #576]	@ (8005264 <HAL_RCC_ClockConfig+0x25c>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 030f 	and.w	r3, r3, #15
 8005028:	683a      	ldr	r2, [r7, #0]
 800502a:	429a      	cmp	r2, r3
 800502c:	d910      	bls.n	8005050 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800502e:	4b8d      	ldr	r3, [pc, #564]	@ (8005264 <HAL_RCC_ClockConfig+0x25c>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f023 020f 	bic.w	r2, r3, #15
 8005036:	498b      	ldr	r1, [pc, #556]	@ (8005264 <HAL_RCC_ClockConfig+0x25c>)
 8005038:	683b      	ldr	r3, [r7, #0]
 800503a:	4313      	orrs	r3, r2
 800503c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800503e:	4b89      	ldr	r3, [pc, #548]	@ (8005264 <HAL_RCC_ClockConfig+0x25c>)
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f003 030f 	and.w	r3, r3, #15
 8005046:	683a      	ldr	r2, [r7, #0]
 8005048:	429a      	cmp	r2, r3
 800504a:	d001      	beq.n	8005050 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800504c:	2301      	movs	r3, #1
 800504e:	e105      	b.n	800525c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0302 	and.w	r3, r3, #2
 8005058:	2b00      	cmp	r3, #0
 800505a:	d010      	beq.n	800507e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689a      	ldr	r2, [r3, #8]
 8005060:	4b81      	ldr	r3, [pc, #516]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 8005062:	689b      	ldr	r3, [r3, #8]
 8005064:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005068:	429a      	cmp	r2, r3
 800506a:	d908      	bls.n	800507e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800506c:	4b7e      	ldr	r3, [pc, #504]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	497b      	ldr	r1, [pc, #492]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 800507a:	4313      	orrs	r3, r2
 800507c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 0301 	and.w	r3, r3, #1
 8005086:	2b00      	cmp	r3, #0
 8005088:	d079      	beq.n	800517e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	2b03      	cmp	r3, #3
 8005090:	d11e      	bne.n	80050d0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005092:	4b75      	ldr	r3, [pc, #468]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800509a:	2b00      	cmp	r3, #0
 800509c:	d101      	bne.n	80050a2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	e0dc      	b.n	800525c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80050a2:	f000 fa09 	bl	80054b8 <RCC_GetSysClockFreqFromPLLSource>
 80050a6:	4603      	mov	r3, r0
 80050a8:	4a70      	ldr	r2, [pc, #448]	@ (800526c <HAL_RCC_ClockConfig+0x264>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d946      	bls.n	800513c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80050ae:	4b6e      	ldr	r3, [pc, #440]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 80050b0:	689b      	ldr	r3, [r3, #8]
 80050b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d140      	bne.n	800513c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80050ba:	4b6b      	ldr	r3, [pc, #428]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050c2:	4a69      	ldr	r2, [pc, #420]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 80050c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050c8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80050ca:	2380      	movs	r3, #128	@ 0x80
 80050cc:	617b      	str	r3, [r7, #20]
 80050ce:	e035      	b.n	800513c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	2b02      	cmp	r3, #2
 80050d6:	d107      	bne.n	80050e8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050d8:	4b63      	ldr	r3, [pc, #396]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d115      	bne.n	8005110 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e0b9      	b.n	800525c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d107      	bne.n	8005100 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80050f0:	4b5d      	ldr	r3, [pc, #372]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0302 	and.w	r3, r3, #2
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d109      	bne.n	8005110 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e0ad      	b.n	800525c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005100:	4b59      	ldr	r3, [pc, #356]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005108:	2b00      	cmp	r3, #0
 800510a:	d101      	bne.n	8005110 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e0a5      	b.n	800525c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005110:	f000 f8b4 	bl	800527c <HAL_RCC_GetSysClockFreq>
 8005114:	4603      	mov	r3, r0
 8005116:	4a55      	ldr	r2, [pc, #340]	@ (800526c <HAL_RCC_ClockConfig+0x264>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d90f      	bls.n	800513c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800511c:	4b52      	ldr	r3, [pc, #328]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d109      	bne.n	800513c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005128:	4b4f      	ldr	r3, [pc, #316]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005130:	4a4d      	ldr	r2, [pc, #308]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 8005132:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005136:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005138:	2380      	movs	r3, #128	@ 0x80
 800513a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800513c:	4b4a      	ldr	r3, [pc, #296]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 800513e:	689b      	ldr	r3, [r3, #8]
 8005140:	f023 0203 	bic.w	r2, r3, #3
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	4947      	ldr	r1, [pc, #284]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 800514a:	4313      	orrs	r3, r2
 800514c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800514e:	f7fd fb79 	bl	8002844 <HAL_GetTick>
 8005152:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005154:	e00a      	b.n	800516c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005156:	f7fd fb75 	bl	8002844 <HAL_GetTick>
 800515a:	4602      	mov	r2, r0
 800515c:	693b      	ldr	r3, [r7, #16]
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005164:	4293      	cmp	r3, r2
 8005166:	d901      	bls.n	800516c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005168:	2303      	movs	r3, #3
 800516a:	e077      	b.n	800525c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800516c:	4b3e      	ldr	r3, [pc, #248]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	f003 020c 	and.w	r2, r3, #12
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	429a      	cmp	r2, r3
 800517c:	d1eb      	bne.n	8005156 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800517e:	697b      	ldr	r3, [r7, #20]
 8005180:	2b80      	cmp	r3, #128	@ 0x80
 8005182:	d105      	bne.n	8005190 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005184:	4b38      	ldr	r3, [pc, #224]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 8005186:	689b      	ldr	r3, [r3, #8]
 8005188:	4a37      	ldr	r2, [pc, #220]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 800518a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800518e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f003 0302 	and.w	r3, r3, #2
 8005198:	2b00      	cmp	r3, #0
 800519a:	d010      	beq.n	80051be <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	689a      	ldr	r2, [r3, #8]
 80051a0:	4b31      	ldr	r3, [pc, #196]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 80051a2:	689b      	ldr	r3, [r3, #8]
 80051a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d208      	bcs.n	80051be <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051ac:	4b2e      	ldr	r3, [pc, #184]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 80051ae:	689b      	ldr	r3, [r3, #8]
 80051b0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	689b      	ldr	r3, [r3, #8]
 80051b8:	492b      	ldr	r1, [pc, #172]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 80051ba:	4313      	orrs	r3, r2
 80051bc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80051be:	4b29      	ldr	r3, [pc, #164]	@ (8005264 <HAL_RCC_ClockConfig+0x25c>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	f003 030f 	and.w	r3, r3, #15
 80051c6:	683a      	ldr	r2, [r7, #0]
 80051c8:	429a      	cmp	r2, r3
 80051ca:	d210      	bcs.n	80051ee <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80051cc:	4b25      	ldr	r3, [pc, #148]	@ (8005264 <HAL_RCC_ClockConfig+0x25c>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f023 020f 	bic.w	r2, r3, #15
 80051d4:	4923      	ldr	r1, [pc, #140]	@ (8005264 <HAL_RCC_ClockConfig+0x25c>)
 80051d6:	683b      	ldr	r3, [r7, #0]
 80051d8:	4313      	orrs	r3, r2
 80051da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80051dc:	4b21      	ldr	r3, [pc, #132]	@ (8005264 <HAL_RCC_ClockConfig+0x25c>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	f003 030f 	and.w	r3, r3, #15
 80051e4:	683a      	ldr	r2, [r7, #0]
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d001      	beq.n	80051ee <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e036      	b.n	800525c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0304 	and.w	r3, r3, #4
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d008      	beq.n	800520c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80051fa:	4b1b      	ldr	r3, [pc, #108]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	68db      	ldr	r3, [r3, #12]
 8005206:	4918      	ldr	r1, [pc, #96]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 8005208:	4313      	orrs	r3, r2
 800520a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f003 0308 	and.w	r3, r3, #8
 8005214:	2b00      	cmp	r3, #0
 8005216:	d009      	beq.n	800522c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005218:	4b13      	ldr	r3, [pc, #76]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	691b      	ldr	r3, [r3, #16]
 8005224:	00db      	lsls	r3, r3, #3
 8005226:	4910      	ldr	r1, [pc, #64]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 8005228:	4313      	orrs	r3, r2
 800522a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800522c:	f000 f826 	bl	800527c <HAL_RCC_GetSysClockFreq>
 8005230:	4602      	mov	r2, r0
 8005232:	4b0d      	ldr	r3, [pc, #52]	@ (8005268 <HAL_RCC_ClockConfig+0x260>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	091b      	lsrs	r3, r3, #4
 8005238:	f003 030f 	and.w	r3, r3, #15
 800523c:	490c      	ldr	r1, [pc, #48]	@ (8005270 <HAL_RCC_ClockConfig+0x268>)
 800523e:	5ccb      	ldrb	r3, [r1, r3]
 8005240:	f003 031f 	and.w	r3, r3, #31
 8005244:	fa22 f303 	lsr.w	r3, r2, r3
 8005248:	4a0a      	ldr	r2, [pc, #40]	@ (8005274 <HAL_RCC_ClockConfig+0x26c>)
 800524a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800524c:	4b0a      	ldr	r3, [pc, #40]	@ (8005278 <HAL_RCC_ClockConfig+0x270>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4618      	mov	r0, r3
 8005252:	f7fd faa7 	bl	80027a4 <HAL_InitTick>
 8005256:	4603      	mov	r3, r0
 8005258:	73fb      	strb	r3, [r7, #15]

  return status;
 800525a:	7bfb      	ldrb	r3, [r7, #15]
}
 800525c:	4618      	mov	r0, r3
 800525e:	3718      	adds	r7, #24
 8005260:	46bd      	mov	sp, r7
 8005262:	bd80      	pop	{r7, pc}
 8005264:	40022000 	.word	0x40022000
 8005268:	40021000 	.word	0x40021000
 800526c:	04c4b400 	.word	0x04c4b400
 8005270:	0800b084 	.word	0x0800b084
 8005274:	20000024 	.word	0x20000024
 8005278:	20000038 	.word	0x20000038

0800527c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800527c:	b480      	push	{r7}
 800527e:	b089      	sub	sp, #36	@ 0x24
 8005280:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005282:	2300      	movs	r3, #0
 8005284:	61fb      	str	r3, [r7, #28]
 8005286:	2300      	movs	r3, #0
 8005288:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800528a:	4b3e      	ldr	r3, [pc, #248]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x108>)
 800528c:	689b      	ldr	r3, [r3, #8]
 800528e:	f003 030c 	and.w	r3, r3, #12
 8005292:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005294:	4b3b      	ldr	r3, [pc, #236]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x108>)
 8005296:	68db      	ldr	r3, [r3, #12]
 8005298:	f003 0303 	and.w	r3, r3, #3
 800529c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d005      	beq.n	80052b0 <HAL_RCC_GetSysClockFreq+0x34>
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	2b0c      	cmp	r3, #12
 80052a8:	d121      	bne.n	80052ee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2b01      	cmp	r3, #1
 80052ae:	d11e      	bne.n	80052ee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80052b0:	4b34      	ldr	r3, [pc, #208]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x108>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0308 	and.w	r3, r3, #8
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d107      	bne.n	80052cc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80052bc:	4b31      	ldr	r3, [pc, #196]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x108>)
 80052be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80052c2:	0a1b      	lsrs	r3, r3, #8
 80052c4:	f003 030f 	and.w	r3, r3, #15
 80052c8:	61fb      	str	r3, [r7, #28]
 80052ca:	e005      	b.n	80052d8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80052cc:	4b2d      	ldr	r3, [pc, #180]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x108>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	091b      	lsrs	r3, r3, #4
 80052d2:	f003 030f 	and.w	r3, r3, #15
 80052d6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80052d8:	4a2b      	ldr	r2, [pc, #172]	@ (8005388 <HAL_RCC_GetSysClockFreq+0x10c>)
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052e0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10d      	bne.n	8005304 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80052e8:	69fb      	ldr	r3, [r7, #28]
 80052ea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80052ec:	e00a      	b.n	8005304 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80052ee:	693b      	ldr	r3, [r7, #16]
 80052f0:	2b04      	cmp	r3, #4
 80052f2:	d102      	bne.n	80052fa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80052f4:	4b25      	ldr	r3, [pc, #148]	@ (800538c <HAL_RCC_GetSysClockFreq+0x110>)
 80052f6:	61bb      	str	r3, [r7, #24]
 80052f8:	e004      	b.n	8005304 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80052fa:	693b      	ldr	r3, [r7, #16]
 80052fc:	2b08      	cmp	r3, #8
 80052fe:	d101      	bne.n	8005304 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005300:	4b23      	ldr	r3, [pc, #140]	@ (8005390 <HAL_RCC_GetSysClockFreq+0x114>)
 8005302:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	2b0c      	cmp	r3, #12
 8005308:	d134      	bne.n	8005374 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800530a:	4b1e      	ldr	r3, [pc, #120]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x108>)
 800530c:	68db      	ldr	r3, [r3, #12]
 800530e:	f003 0303 	and.w	r3, r3, #3
 8005312:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	2b02      	cmp	r3, #2
 8005318:	d003      	beq.n	8005322 <HAL_RCC_GetSysClockFreq+0xa6>
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	2b03      	cmp	r3, #3
 800531e:	d003      	beq.n	8005328 <HAL_RCC_GetSysClockFreq+0xac>
 8005320:	e005      	b.n	800532e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005322:	4b1a      	ldr	r3, [pc, #104]	@ (800538c <HAL_RCC_GetSysClockFreq+0x110>)
 8005324:	617b      	str	r3, [r7, #20]
      break;
 8005326:	e005      	b.n	8005334 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005328:	4b19      	ldr	r3, [pc, #100]	@ (8005390 <HAL_RCC_GetSysClockFreq+0x114>)
 800532a:	617b      	str	r3, [r7, #20]
      break;
 800532c:	e002      	b.n	8005334 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800532e:	69fb      	ldr	r3, [r7, #28]
 8005330:	617b      	str	r3, [r7, #20]
      break;
 8005332:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005334:	4b13      	ldr	r3, [pc, #76]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x108>)
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	091b      	lsrs	r3, r3, #4
 800533a:	f003 030f 	and.w	r3, r3, #15
 800533e:	3301      	adds	r3, #1
 8005340:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005342:	4b10      	ldr	r3, [pc, #64]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x108>)
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	0a1b      	lsrs	r3, r3, #8
 8005348:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	fb03 f202 	mul.w	r2, r3, r2
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	fbb2 f3f3 	udiv	r3, r2, r3
 8005358:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800535a:	4b0a      	ldr	r3, [pc, #40]	@ (8005384 <HAL_RCC_GetSysClockFreq+0x108>)
 800535c:	68db      	ldr	r3, [r3, #12]
 800535e:	0e5b      	lsrs	r3, r3, #25
 8005360:	f003 0303 	and.w	r3, r3, #3
 8005364:	3301      	adds	r3, #1
 8005366:	005b      	lsls	r3, r3, #1
 8005368:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800536a:	697a      	ldr	r2, [r7, #20]
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005372:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005374:	69bb      	ldr	r3, [r7, #24]
}
 8005376:	4618      	mov	r0, r3
 8005378:	3724      	adds	r7, #36	@ 0x24
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	40021000 	.word	0x40021000
 8005388:	0800b09c 	.word	0x0800b09c
 800538c:	00f42400 	.word	0x00f42400
 8005390:	007a1200 	.word	0x007a1200

08005394 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005398:	4b03      	ldr	r3, [pc, #12]	@ (80053a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800539a:	681b      	ldr	r3, [r3, #0]
}
 800539c:	4618      	mov	r0, r3
 800539e:	46bd      	mov	sp, r7
 80053a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a4:	4770      	bx	lr
 80053a6:	bf00      	nop
 80053a8:	20000024 	.word	0x20000024

080053ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053b0:	f7ff fff0 	bl	8005394 <HAL_RCC_GetHCLKFreq>
 80053b4:	4602      	mov	r2, r0
 80053b6:	4b06      	ldr	r3, [pc, #24]	@ (80053d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	0a1b      	lsrs	r3, r3, #8
 80053bc:	f003 0307 	and.w	r3, r3, #7
 80053c0:	4904      	ldr	r1, [pc, #16]	@ (80053d4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80053c2:	5ccb      	ldrb	r3, [r1, r3]
 80053c4:	f003 031f 	and.w	r3, r3, #31
 80053c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053cc:	4618      	mov	r0, r3
 80053ce:	bd80      	pop	{r7, pc}
 80053d0:	40021000 	.word	0x40021000
 80053d4:	0800b094 	.word	0x0800b094

080053d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80053dc:	f7ff ffda 	bl	8005394 <HAL_RCC_GetHCLKFreq>
 80053e0:	4602      	mov	r2, r0
 80053e2:	4b06      	ldr	r3, [pc, #24]	@ (80053fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	0adb      	lsrs	r3, r3, #11
 80053e8:	f003 0307 	and.w	r3, r3, #7
 80053ec:	4904      	ldr	r1, [pc, #16]	@ (8005400 <HAL_RCC_GetPCLK2Freq+0x28>)
 80053ee:	5ccb      	ldrb	r3, [r1, r3]
 80053f0:	f003 031f 	and.w	r3, r3, #31
 80053f4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	40021000 	.word	0x40021000
 8005400:	0800b094 	.word	0x0800b094

08005404 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b086      	sub	sp, #24
 8005408:	af00      	add	r7, sp, #0
 800540a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800540c:	2300      	movs	r3, #0
 800540e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005410:	4b27      	ldr	r3, [pc, #156]	@ (80054b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005412:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005414:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d003      	beq.n	8005424 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800541c:	f7ff f916 	bl	800464c <HAL_PWREx_GetVoltageRange>
 8005420:	6178      	str	r0, [r7, #20]
 8005422:	e014      	b.n	800544e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005424:	4b22      	ldr	r3, [pc, #136]	@ (80054b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005428:	4a21      	ldr	r2, [pc, #132]	@ (80054b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800542a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800542e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005430:	4b1f      	ldr	r3, [pc, #124]	@ (80054b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005432:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005434:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005438:	60fb      	str	r3, [r7, #12]
 800543a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800543c:	f7ff f906 	bl	800464c <HAL_PWREx_GetVoltageRange>
 8005440:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005442:	4b1b      	ldr	r3, [pc, #108]	@ (80054b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005446:	4a1a      	ldr	r2, [pc, #104]	@ (80054b0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005448:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800544c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800544e:	697b      	ldr	r3, [r7, #20]
 8005450:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005454:	d10b      	bne.n	800546e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2b80      	cmp	r3, #128	@ 0x80
 800545a:	d913      	bls.n	8005484 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2ba0      	cmp	r3, #160	@ 0xa0
 8005460:	d902      	bls.n	8005468 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005462:	2302      	movs	r3, #2
 8005464:	613b      	str	r3, [r7, #16]
 8005466:	e00d      	b.n	8005484 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005468:	2301      	movs	r3, #1
 800546a:	613b      	str	r3, [r7, #16]
 800546c:	e00a      	b.n	8005484 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	2b7f      	cmp	r3, #127	@ 0x7f
 8005472:	d902      	bls.n	800547a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005474:	2302      	movs	r3, #2
 8005476:	613b      	str	r3, [r7, #16]
 8005478:	e004      	b.n	8005484 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2b70      	cmp	r3, #112	@ 0x70
 800547e:	d101      	bne.n	8005484 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005480:	2301      	movs	r3, #1
 8005482:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005484:	4b0b      	ldr	r3, [pc, #44]	@ (80054b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f023 020f 	bic.w	r2, r3, #15
 800548c:	4909      	ldr	r1, [pc, #36]	@ (80054b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	4313      	orrs	r3, r2
 8005492:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005494:	4b07      	ldr	r3, [pc, #28]	@ (80054b4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 030f 	and.w	r3, r3, #15
 800549c:	693a      	ldr	r2, [r7, #16]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d001      	beq.n	80054a6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80054a2:	2301      	movs	r3, #1
 80054a4:	e000      	b.n	80054a8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80054a6:	2300      	movs	r3, #0
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3718      	adds	r7, #24
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	40021000 	.word	0x40021000
 80054b4:	40022000 	.word	0x40022000

080054b8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b087      	sub	sp, #28
 80054bc:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80054be:	4b2d      	ldr	r3, [pc, #180]	@ (8005574 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80054c0:	68db      	ldr	r3, [r3, #12]
 80054c2:	f003 0303 	and.w	r3, r3, #3
 80054c6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2b03      	cmp	r3, #3
 80054cc:	d00b      	beq.n	80054e6 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	2b03      	cmp	r3, #3
 80054d2:	d825      	bhi.n	8005520 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d008      	beq.n	80054ec <RCC_GetSysClockFreqFromPLLSource+0x34>
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d11f      	bne.n	8005520 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80054e0:	4b25      	ldr	r3, [pc, #148]	@ (8005578 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80054e2:	613b      	str	r3, [r7, #16]
    break;
 80054e4:	e01f      	b.n	8005526 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80054e6:	4b25      	ldr	r3, [pc, #148]	@ (800557c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80054e8:	613b      	str	r3, [r7, #16]
    break;
 80054ea:	e01c      	b.n	8005526 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80054ec:	4b21      	ldr	r3, [pc, #132]	@ (8005574 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0308 	and.w	r3, r3, #8
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d107      	bne.n	8005508 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80054f8:	4b1e      	ldr	r3, [pc, #120]	@ (8005574 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80054fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80054fe:	0a1b      	lsrs	r3, r3, #8
 8005500:	f003 030f 	and.w	r3, r3, #15
 8005504:	617b      	str	r3, [r7, #20]
 8005506:	e005      	b.n	8005514 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005508:	4b1a      	ldr	r3, [pc, #104]	@ (8005574 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	091b      	lsrs	r3, r3, #4
 800550e:	f003 030f 	and.w	r3, r3, #15
 8005512:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005514:	4a1a      	ldr	r2, [pc, #104]	@ (8005580 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005516:	697b      	ldr	r3, [r7, #20]
 8005518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800551c:	613b      	str	r3, [r7, #16]
    break;
 800551e:	e002      	b.n	8005526 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005520:	2300      	movs	r3, #0
 8005522:	613b      	str	r3, [r7, #16]
    break;
 8005524:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005526:	4b13      	ldr	r3, [pc, #76]	@ (8005574 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005528:	68db      	ldr	r3, [r3, #12]
 800552a:	091b      	lsrs	r3, r3, #4
 800552c:	f003 030f 	and.w	r3, r3, #15
 8005530:	3301      	adds	r3, #1
 8005532:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005534:	4b0f      	ldr	r3, [pc, #60]	@ (8005574 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005536:	68db      	ldr	r3, [r3, #12]
 8005538:	0a1b      	lsrs	r3, r3, #8
 800553a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800553e:	693a      	ldr	r2, [r7, #16]
 8005540:	fb03 f202 	mul.w	r2, r3, r2
 8005544:	68bb      	ldr	r3, [r7, #8]
 8005546:	fbb2 f3f3 	udiv	r3, r2, r3
 800554a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800554c:	4b09      	ldr	r3, [pc, #36]	@ (8005574 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800554e:	68db      	ldr	r3, [r3, #12]
 8005550:	0e5b      	lsrs	r3, r3, #25
 8005552:	f003 0303 	and.w	r3, r3, #3
 8005556:	3301      	adds	r3, #1
 8005558:	005b      	lsls	r3, r3, #1
 800555a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800555c:	693a      	ldr	r2, [r7, #16]
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	fbb2 f3f3 	udiv	r3, r2, r3
 8005564:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005566:	683b      	ldr	r3, [r7, #0]
}
 8005568:	4618      	mov	r0, r3
 800556a:	371c      	adds	r7, #28
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr
 8005574:	40021000 	.word	0x40021000
 8005578:	00f42400 	.word	0x00f42400
 800557c:	007a1200 	.word	0x007a1200
 8005580:	0800b09c 	.word	0x0800b09c

08005584 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005584:	b580      	push	{r7, lr}
 8005586:	b086      	sub	sp, #24
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800558c:	2300      	movs	r3, #0
 800558e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005590:	2300      	movs	r3, #0
 8005592:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800559c:	2b00      	cmp	r3, #0
 800559e:	d040      	beq.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80055a4:	2b80      	cmp	r3, #128	@ 0x80
 80055a6:	d02a      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80055a8:	2b80      	cmp	r3, #128	@ 0x80
 80055aa:	d825      	bhi.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80055ac:	2b60      	cmp	r3, #96	@ 0x60
 80055ae:	d026      	beq.n	80055fe <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80055b0:	2b60      	cmp	r3, #96	@ 0x60
 80055b2:	d821      	bhi.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80055b4:	2b40      	cmp	r3, #64	@ 0x40
 80055b6:	d006      	beq.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80055b8:	2b40      	cmp	r3, #64	@ 0x40
 80055ba:	d81d      	bhi.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d009      	beq.n	80055d4 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80055c0:	2b20      	cmp	r3, #32
 80055c2:	d010      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80055c4:	e018      	b.n	80055f8 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80055c6:	4b89      	ldr	r3, [pc, #548]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	4a88      	ldr	r2, [pc, #544]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80055cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055d0:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055d2:	e015      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	3304      	adds	r3, #4
 80055d8:	2100      	movs	r1, #0
 80055da:	4618      	mov	r0, r3
 80055dc:	f000 fb02 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 80055e0:	4603      	mov	r3, r0
 80055e2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055e4:	e00c      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	3320      	adds	r3, #32
 80055ea:	2100      	movs	r1, #0
 80055ec:	4618      	mov	r0, r3
 80055ee:	f000 fbed 	bl	8005dcc <RCCEx_PLLSAI2_Config>
 80055f2:	4603      	mov	r3, r0
 80055f4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055f6:	e003      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055f8:	2301      	movs	r3, #1
 80055fa:	74fb      	strb	r3, [r7, #19]
      break;
 80055fc:	e000      	b.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 80055fe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005600:	7cfb      	ldrb	r3, [r7, #19]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d10b      	bne.n	800561e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005606:	4b79      	ldr	r3, [pc, #484]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005608:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800560c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005614:	4975      	ldr	r1, [pc, #468]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005616:	4313      	orrs	r3, r2
 8005618:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800561c:	e001      	b.n	8005622 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800561e:	7cfb      	ldrb	r3, [r7, #19]
 8005620:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d047      	beq.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005632:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005636:	d030      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005638:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800563c:	d82a      	bhi.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800563e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005642:	d02a      	beq.n	800569a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005644:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005648:	d824      	bhi.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800564a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800564e:	d008      	beq.n	8005662 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005654:	d81e      	bhi.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005656:	2b00      	cmp	r3, #0
 8005658:	d00a      	beq.n	8005670 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800565a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800565e:	d010      	beq.n	8005682 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005660:	e018      	b.n	8005694 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005662:	4b62      	ldr	r3, [pc, #392]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005664:	68db      	ldr	r3, [r3, #12]
 8005666:	4a61      	ldr	r2, [pc, #388]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005668:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800566c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800566e:	e015      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	3304      	adds	r3, #4
 8005674:	2100      	movs	r1, #0
 8005676:	4618      	mov	r0, r3
 8005678:	f000 fab4 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 800567c:	4603      	mov	r3, r0
 800567e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005680:	e00c      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	3320      	adds	r3, #32
 8005686:	2100      	movs	r1, #0
 8005688:	4618      	mov	r0, r3
 800568a:	f000 fb9f 	bl	8005dcc <RCCEx_PLLSAI2_Config>
 800568e:	4603      	mov	r3, r0
 8005690:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005692:	e003      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005694:	2301      	movs	r3, #1
 8005696:	74fb      	strb	r3, [r7, #19]
      break;
 8005698:	e000      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800569a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800569c:	7cfb      	ldrb	r3, [r7, #19]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d10b      	bne.n	80056ba <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80056a2:	4b52      	ldr	r3, [pc, #328]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80056a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056b0:	494e      	ldr	r1, [pc, #312]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056b2:	4313      	orrs	r3, r2
 80056b4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80056b8:	e001      	b.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056ba:	7cfb      	ldrb	r3, [r7, #19]
 80056bc:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	f000 809f 	beq.w	800580a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056cc:	2300      	movs	r3, #0
 80056ce:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80056d0:	4b46      	ldr	r3, [pc, #280]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80056dc:	2301      	movs	r3, #1
 80056de:	e000      	b.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80056e0:	2300      	movs	r3, #0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d00d      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056e6:	4b41      	ldr	r3, [pc, #260]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ea:	4a40      	ldr	r2, [pc, #256]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80056f2:	4b3e      	ldr	r3, [pc, #248]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056fa:	60bb      	str	r3, [r7, #8]
 80056fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056fe:	2301      	movs	r3, #1
 8005700:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005702:	4b3b      	ldr	r3, [pc, #236]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	4a3a      	ldr	r2, [pc, #232]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005708:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800570c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800570e:	f7fd f899 	bl	8002844 <HAL_GetTick>
 8005712:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005714:	e009      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005716:	f7fd f895 	bl	8002844 <HAL_GetTick>
 800571a:	4602      	mov	r2, r0
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	1ad3      	subs	r3, r2, r3
 8005720:	2b02      	cmp	r3, #2
 8005722:	d902      	bls.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005724:	2303      	movs	r3, #3
 8005726:	74fb      	strb	r3, [r7, #19]
        break;
 8005728:	e005      	b.n	8005736 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800572a:	4b31      	ldr	r3, [pc, #196]	@ (80057f0 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005732:	2b00      	cmp	r3, #0
 8005734:	d0ef      	beq.n	8005716 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005736:	7cfb      	ldrb	r3, [r7, #19]
 8005738:	2b00      	cmp	r3, #0
 800573a:	d15b      	bne.n	80057f4 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800573c:	4b2b      	ldr	r3, [pc, #172]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800573e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005742:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005746:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d01f      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005754:	697a      	ldr	r2, [r7, #20]
 8005756:	429a      	cmp	r2, r3
 8005758:	d019      	beq.n	800578e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800575a:	4b24      	ldr	r3, [pc, #144]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800575c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005760:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005764:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005766:	4b21      	ldr	r3, [pc, #132]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005768:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800576c:	4a1f      	ldr	r2, [pc, #124]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800576e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005772:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005776:	4b1d      	ldr	r3, [pc, #116]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005778:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800577c:	4a1b      	ldr	r2, [pc, #108]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800577e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005782:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005786:	4a19      	ldr	r2, [pc, #100]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	f003 0301 	and.w	r3, r3, #1
 8005794:	2b00      	cmp	r3, #0
 8005796:	d016      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005798:	f7fd f854 	bl	8002844 <HAL_GetTick>
 800579c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800579e:	e00b      	b.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80057a0:	f7fd f850 	bl	8002844 <HAL_GetTick>
 80057a4:	4602      	mov	r2, r0
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	1ad3      	subs	r3, r2, r3
 80057aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057ae:	4293      	cmp	r3, r2
 80057b0:	d902      	bls.n	80057b8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	74fb      	strb	r3, [r7, #19]
            break;
 80057b6:	e006      	b.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80057b8:	4b0c      	ldr	r3, [pc, #48]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057be:	f003 0302 	and.w	r3, r3, #2
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d0ec      	beq.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80057c6:	7cfb      	ldrb	r3, [r7, #19]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d10c      	bne.n	80057e6 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057cc:	4b07      	ldr	r3, [pc, #28]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057d2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057dc:	4903      	ldr	r1, [pc, #12]	@ (80057ec <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057de:	4313      	orrs	r3, r2
 80057e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80057e4:	e008      	b.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057e6:	7cfb      	ldrb	r3, [r7, #19]
 80057e8:	74bb      	strb	r3, [r7, #18]
 80057ea:	e005      	b.n	80057f8 <HAL_RCCEx_PeriphCLKConfig+0x274>
 80057ec:	40021000 	.word	0x40021000
 80057f0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057f4:	7cfb      	ldrb	r3, [r7, #19]
 80057f6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057f8:	7c7b      	ldrb	r3, [r7, #17]
 80057fa:	2b01      	cmp	r3, #1
 80057fc:	d105      	bne.n	800580a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057fe:	4ba0      	ldr	r3, [pc, #640]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005802:	4a9f      	ldr	r2, [pc, #636]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005804:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005808:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f003 0301 	and.w	r3, r3, #1
 8005812:	2b00      	cmp	r3, #0
 8005814:	d00a      	beq.n	800582c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005816:	4b9a      	ldr	r3, [pc, #616]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005818:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800581c:	f023 0203 	bic.w	r2, r3, #3
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005824:	4996      	ldr	r1, [pc, #600]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005826:	4313      	orrs	r3, r2
 8005828:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 0302 	and.w	r3, r3, #2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00a      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005838:	4b91      	ldr	r3, [pc, #580]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800583a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800583e:	f023 020c 	bic.w	r2, r3, #12
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005846:	498e      	ldr	r1, [pc, #568]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005848:	4313      	orrs	r3, r2
 800584a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0304 	and.w	r3, r3, #4
 8005856:	2b00      	cmp	r3, #0
 8005858:	d00a      	beq.n	8005870 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800585a:	4b89      	ldr	r3, [pc, #548]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800585c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005860:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005868:	4985      	ldr	r1, [pc, #532]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800586a:	4313      	orrs	r3, r2
 800586c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f003 0308 	and.w	r3, r3, #8
 8005878:	2b00      	cmp	r3, #0
 800587a:	d00a      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800587c:	4b80      	ldr	r3, [pc, #512]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800587e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005882:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800588a:	497d      	ldr	r1, [pc, #500]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800588c:	4313      	orrs	r3, r2
 800588e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0310 	and.w	r3, r3, #16
 800589a:	2b00      	cmp	r3, #0
 800589c:	d00a      	beq.n	80058b4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800589e:	4b78      	ldr	r3, [pc, #480]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058a4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058ac:	4974      	ldr	r1, [pc, #464]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058ae:	4313      	orrs	r3, r2
 80058b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 0320 	and.w	r3, r3, #32
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d00a      	beq.n	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058c0:	4b6f      	ldr	r3, [pc, #444]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058c6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80058ce:	496c      	ldr	r1, [pc, #432]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058d0:	4313      	orrs	r3, r2
 80058d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00a      	beq.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058e2:	4b67      	ldr	r3, [pc, #412]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058e8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80058f0:	4963      	ldr	r1, [pc, #396]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00a      	beq.n	800591a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005904:	4b5e      	ldr	r3, [pc, #376]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005906:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800590a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005912:	495b      	ldr	r1, [pc, #364]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005914:	4313      	orrs	r3, r2
 8005916:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005922:	2b00      	cmp	r3, #0
 8005924:	d00a      	beq.n	800593c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005926:	4b56      	ldr	r3, [pc, #344]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005928:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800592c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005934:	4952      	ldr	r1, [pc, #328]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005936:	4313      	orrs	r3, r2
 8005938:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005944:	2b00      	cmp	r3, #0
 8005946:	d00a      	beq.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005948:	4b4d      	ldr	r3, [pc, #308]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800594a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800594e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005956:	494a      	ldr	r1, [pc, #296]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005958:	4313      	orrs	r3, r2
 800595a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00a      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800596a:	4b45      	ldr	r3, [pc, #276]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800596c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005970:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005978:	4941      	ldr	r1, [pc, #260]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800597a:	4313      	orrs	r3, r2
 800597c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00a      	beq.n	80059a2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800598c:	4b3c      	ldr	r3, [pc, #240]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800598e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005992:	f023 0203 	bic.w	r2, r3, #3
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800599a:	4939      	ldr	r1, [pc, #228]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800599c:	4313      	orrs	r3, r2
 800599e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d028      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059ae:	4b34      	ldr	r3, [pc, #208]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059b4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059bc:	4930      	ldr	r1, [pc, #192]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059be:	4313      	orrs	r3, r2
 80059c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059c8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059cc:	d106      	bne.n	80059dc <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059ce:	4b2c      	ldr	r3, [pc, #176]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059d0:	68db      	ldr	r3, [r3, #12]
 80059d2:	4a2b      	ldr	r2, [pc, #172]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059d8:	60d3      	str	r3, [r2, #12]
 80059da:	e011      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059e4:	d10c      	bne.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	3304      	adds	r3, #4
 80059ea:	2101      	movs	r1, #1
 80059ec:	4618      	mov	r0, r3
 80059ee:	f000 f8f9 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 80059f2:	4603      	mov	r3, r0
 80059f4:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80059f6:	7cfb      	ldrb	r3, [r7, #19]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d001      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80059fc:	7cfb      	ldrb	r3, [r7, #19]
 80059fe:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d04d      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a14:	d108      	bne.n	8005a28 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005a16:	4b1a      	ldr	r3, [pc, #104]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a1c:	4a18      	ldr	r2, [pc, #96]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a1e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005a22:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005a26:	e012      	b.n	8005a4e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005a28:	4b15      	ldr	r3, [pc, #84]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a2a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005a2e:	4a14      	ldr	r2, [pc, #80]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a30:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005a34:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8005a38:	4b11      	ldr	r3, [pc, #68]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a3e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a46:	490e      	ldr	r1, [pc, #56]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a48:	4313      	orrs	r3, r2
 8005a4a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a52:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a56:	d106      	bne.n	8005a66 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a58:	4b09      	ldr	r3, [pc, #36]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a5a:	68db      	ldr	r3, [r3, #12]
 8005a5c:	4a08      	ldr	r2, [pc, #32]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a62:	60d3      	str	r3, [r2, #12]
 8005a64:	e020      	b.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a6e:	d109      	bne.n	8005a84 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005a70:	4b03      	ldr	r3, [pc, #12]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	4a02      	ldr	r2, [pc, #8]	@ (8005a80 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a7a:	60d3      	str	r3, [r2, #12]
 8005a7c:	e014      	b.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005a7e:	bf00      	nop
 8005a80:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a88:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a8c:	d10c      	bne.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	3304      	adds	r3, #4
 8005a92:	2101      	movs	r1, #1
 8005a94:	4618      	mov	r0, r3
 8005a96:	f000 f8a5 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a9e:	7cfb      	ldrb	r3, [r7, #19]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d001      	beq.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005aa4:	7cfb      	ldrb	r3, [r7, #19]
 8005aa6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d028      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005ab4:	4b4a      	ldr	r3, [pc, #296]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ac2:	4947      	ldr	r1, [pc, #284]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ac4:	4313      	orrs	r3, r2
 8005ac6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ace:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005ad2:	d106      	bne.n	8005ae2 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ad4:	4b42      	ldr	r3, [pc, #264]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	4a41      	ldr	r2, [pc, #260]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ada:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005ade:	60d3      	str	r3, [r2, #12]
 8005ae0:	e011      	b.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005ae6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005aea:	d10c      	bne.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	3304      	adds	r3, #4
 8005af0:	2101      	movs	r1, #1
 8005af2:	4618      	mov	r0, r3
 8005af4:	f000 f876 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 8005af8:	4603      	mov	r3, r0
 8005afa:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005afc:	7cfb      	ldrb	r3, [r7, #19]
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d001      	beq.n	8005b06 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005b02:	7cfb      	ldrb	r3, [r7, #19]
 8005b04:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d01e      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b12:	4b33      	ldr	r3, [pc, #204]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b18:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b22:	492f      	ldr	r1, [pc, #188]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b24:	4313      	orrs	r3, r2
 8005b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b30:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005b34:	d10c      	bne.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	3304      	adds	r3, #4
 8005b3a:	2102      	movs	r1, #2
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	f000 f851 	bl	8005be4 <RCCEx_PLLSAI1_Config>
 8005b42:	4603      	mov	r3, r0
 8005b44:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b46:	7cfb      	ldrb	r3, [r7, #19]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d001      	beq.n	8005b50 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005b4c:	7cfb      	ldrb	r3, [r7, #19]
 8005b4e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00b      	beq.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b5c:	4b20      	ldr	r3, [pc, #128]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b5e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b62:	f023 0204 	bic.w	r2, r3, #4
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005b6c:	491c      	ldr	r1, [pc, #112]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b6e:	4313      	orrs	r3, r2
 8005b70:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d00b      	beq.n	8005b98 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005b80:	4b17      	ldr	r3, [pc, #92]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b82:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005b86:	f023 0218 	bic.w	r2, r3, #24
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b90:	4913      	ldr	r1, [pc, #76]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005b92:	4313      	orrs	r3, r2
 8005b94:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d017      	beq.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005ba4:	4b0e      	ldr	r3, [pc, #56]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005ba6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005baa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bb4:	490a      	ldr	r1, [pc, #40]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005bc2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005bc6:	d105      	bne.n	8005bd4 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bc8:	4b05      	ldr	r3, [pc, #20]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	4a04      	ldr	r2, [pc, #16]	@ (8005be0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005bce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bd2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005bd4:	7cbb      	ldrb	r3, [r7, #18]
}
 8005bd6:	4618      	mov	r0, r3
 8005bd8:	3718      	adds	r7, #24
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	bd80      	pop	{r7, pc}
 8005bde:	bf00      	nop
 8005be0:	40021000 	.word	0x40021000

08005be4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b084      	sub	sp, #16
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005bee:	2300      	movs	r3, #0
 8005bf0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005bf2:	4b72      	ldr	r3, [pc, #456]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005bf4:	68db      	ldr	r3, [r3, #12]
 8005bf6:	f003 0303 	and.w	r3, r3, #3
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00e      	beq.n	8005c1c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005bfe:	4b6f      	ldr	r3, [pc, #444]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	f003 0203 	and.w	r2, r3, #3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d103      	bne.n	8005c16 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
       ||
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d142      	bne.n	8005c9c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	73fb      	strb	r3, [r7, #15]
 8005c1a:	e03f      	b.n	8005c9c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2b03      	cmp	r3, #3
 8005c22:	d018      	beq.n	8005c56 <RCCEx_PLLSAI1_Config+0x72>
 8005c24:	2b03      	cmp	r3, #3
 8005c26:	d825      	bhi.n	8005c74 <RCCEx_PLLSAI1_Config+0x90>
 8005c28:	2b01      	cmp	r3, #1
 8005c2a:	d002      	beq.n	8005c32 <RCCEx_PLLSAI1_Config+0x4e>
 8005c2c:	2b02      	cmp	r3, #2
 8005c2e:	d009      	beq.n	8005c44 <RCCEx_PLLSAI1_Config+0x60>
 8005c30:	e020      	b.n	8005c74 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005c32:	4b62      	ldr	r3, [pc, #392]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0302 	and.w	r3, r3, #2
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d11d      	bne.n	8005c7a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005c3e:	2301      	movs	r3, #1
 8005c40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c42:	e01a      	b.n	8005c7a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005c44:	4b5d      	ldr	r3, [pc, #372]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d116      	bne.n	8005c7e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005c50:	2301      	movs	r3, #1
 8005c52:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005c54:	e013      	b.n	8005c7e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005c56:	4b59      	ldr	r3, [pc, #356]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d10f      	bne.n	8005c82 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005c62:	4b56      	ldr	r3, [pc, #344]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d109      	bne.n	8005c82 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005c72:	e006      	b.n	8005c82 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005c74:	2301      	movs	r3, #1
 8005c76:	73fb      	strb	r3, [r7, #15]
      break;
 8005c78:	e004      	b.n	8005c84 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005c7a:	bf00      	nop
 8005c7c:	e002      	b.n	8005c84 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005c7e:	bf00      	nop
 8005c80:	e000      	b.n	8005c84 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005c82:	bf00      	nop
    }

    if(status == HAL_OK)
 8005c84:	7bfb      	ldrb	r3, [r7, #15]
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d108      	bne.n	8005c9c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005c8a:	4b4c      	ldr	r3, [pc, #304]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c8c:	68db      	ldr	r3, [r3, #12]
 8005c8e:	f023 0203 	bic.w	r2, r3, #3
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4949      	ldr	r1, [pc, #292]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005c98:	4313      	orrs	r3, r2
 8005c9a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005c9c:	7bfb      	ldrb	r3, [r7, #15]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	f040 8086 	bne.w	8005db0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005ca4:	4b45      	ldr	r3, [pc, #276]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a44      	ldr	r2, [pc, #272]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005caa:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005cae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cb0:	f7fc fdc8 	bl	8002844 <HAL_GetTick>
 8005cb4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005cb6:	e009      	b.n	8005ccc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005cb8:	f7fc fdc4 	bl	8002844 <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	68bb      	ldr	r3, [r7, #8]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d902      	bls.n	8005ccc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	73fb      	strb	r3, [r7, #15]
        break;
 8005cca:	e005      	b.n	8005cd8 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d1ef      	bne.n	8005cb8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005cd8:	7bfb      	ldrb	r3, [r7, #15]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d168      	bne.n	8005db0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d113      	bne.n	8005d0c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005ce4:	4b35      	ldr	r3, [pc, #212]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ce6:	691a      	ldr	r2, [r3, #16]
 8005ce8:	4b35      	ldr	r3, [pc, #212]	@ (8005dc0 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005cea:	4013      	ands	r3, r2
 8005cec:	687a      	ldr	r2, [r7, #4]
 8005cee:	6892      	ldr	r2, [r2, #8]
 8005cf0:	0211      	lsls	r1, r2, #8
 8005cf2:	687a      	ldr	r2, [r7, #4]
 8005cf4:	68d2      	ldr	r2, [r2, #12]
 8005cf6:	06d2      	lsls	r2, r2, #27
 8005cf8:	4311      	orrs	r1, r2
 8005cfa:	687a      	ldr	r2, [r7, #4]
 8005cfc:	6852      	ldr	r2, [r2, #4]
 8005cfe:	3a01      	subs	r2, #1
 8005d00:	0112      	lsls	r2, r2, #4
 8005d02:	430a      	orrs	r2, r1
 8005d04:	492d      	ldr	r1, [pc, #180]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	610b      	str	r3, [r1, #16]
 8005d0a:	e02d      	b.n	8005d68 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	2b01      	cmp	r3, #1
 8005d10:	d115      	bne.n	8005d3e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d12:	4b2a      	ldr	r3, [pc, #168]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d14:	691a      	ldr	r2, [r3, #16]
 8005d16:	4b2b      	ldr	r3, [pc, #172]	@ (8005dc4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005d18:	4013      	ands	r3, r2
 8005d1a:	687a      	ldr	r2, [r7, #4]
 8005d1c:	6892      	ldr	r2, [r2, #8]
 8005d1e:	0211      	lsls	r1, r2, #8
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	6912      	ldr	r2, [r2, #16]
 8005d24:	0852      	lsrs	r2, r2, #1
 8005d26:	3a01      	subs	r2, #1
 8005d28:	0552      	lsls	r2, r2, #21
 8005d2a:	4311      	orrs	r1, r2
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	6852      	ldr	r2, [r2, #4]
 8005d30:	3a01      	subs	r2, #1
 8005d32:	0112      	lsls	r2, r2, #4
 8005d34:	430a      	orrs	r2, r1
 8005d36:	4921      	ldr	r1, [pc, #132]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d38:	4313      	orrs	r3, r2
 8005d3a:	610b      	str	r3, [r1, #16]
 8005d3c:	e014      	b.n	8005d68 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005d3e:	4b1f      	ldr	r3, [pc, #124]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d40:	691a      	ldr	r2, [r3, #16]
 8005d42:	4b21      	ldr	r3, [pc, #132]	@ (8005dc8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d44:	4013      	ands	r3, r2
 8005d46:	687a      	ldr	r2, [r7, #4]
 8005d48:	6892      	ldr	r2, [r2, #8]
 8005d4a:	0211      	lsls	r1, r2, #8
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	6952      	ldr	r2, [r2, #20]
 8005d50:	0852      	lsrs	r2, r2, #1
 8005d52:	3a01      	subs	r2, #1
 8005d54:	0652      	lsls	r2, r2, #25
 8005d56:	4311      	orrs	r1, r2
 8005d58:	687a      	ldr	r2, [r7, #4]
 8005d5a:	6852      	ldr	r2, [r2, #4]
 8005d5c:	3a01      	subs	r2, #1
 8005d5e:	0112      	lsls	r2, r2, #4
 8005d60:	430a      	orrs	r2, r1
 8005d62:	4916      	ldr	r1, [pc, #88]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d64:	4313      	orrs	r3, r2
 8005d66:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005d68:	4b14      	ldr	r3, [pc, #80]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	4a13      	ldr	r2, [pc, #76]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005d72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d74:	f7fc fd66 	bl	8002844 <HAL_GetTick>
 8005d78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d7a:	e009      	b.n	8005d90 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005d7c:	f7fc fd62 	bl	8002844 <HAL_GetTick>
 8005d80:	4602      	mov	r2, r0
 8005d82:	68bb      	ldr	r3, [r7, #8]
 8005d84:	1ad3      	subs	r3, r2, r3
 8005d86:	2b02      	cmp	r3, #2
 8005d88:	d902      	bls.n	8005d90 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005d8a:	2303      	movs	r3, #3
 8005d8c:	73fb      	strb	r3, [r7, #15]
          break;
 8005d8e:	e005      	b.n	8005d9c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005d90:	4b0a      	ldr	r3, [pc, #40]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d0ef      	beq.n	8005d7c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005d9c:	7bfb      	ldrb	r3, [r7, #15]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d106      	bne.n	8005db0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005da2:	4b06      	ldr	r3, [pc, #24]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005da4:	691a      	ldr	r2, [r3, #16]
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	699b      	ldr	r3, [r3, #24]
 8005daa:	4904      	ldr	r1, [pc, #16]	@ (8005dbc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dac:	4313      	orrs	r3, r2
 8005dae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005db2:	4618      	mov	r0, r3
 8005db4:	3710      	adds	r7, #16
 8005db6:	46bd      	mov	sp, r7
 8005db8:	bd80      	pop	{r7, pc}
 8005dba:	bf00      	nop
 8005dbc:	40021000 	.word	0x40021000
 8005dc0:	07ff800f 	.word	0x07ff800f
 8005dc4:	ff9f800f 	.word	0xff9f800f
 8005dc8:	f9ff800f 	.word	0xf9ff800f

08005dcc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b084      	sub	sp, #16
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005dda:	4b72      	ldr	r3, [pc, #456]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ddc:	68db      	ldr	r3, [r3, #12]
 8005dde:	f003 0303 	and.w	r3, r3, #3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00e      	beq.n	8005e04 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005de6:	4b6f      	ldr	r3, [pc, #444]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005de8:	68db      	ldr	r3, [r3, #12]
 8005dea:	f003 0203 	and.w	r2, r3, #3
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d103      	bne.n	8005dfe <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
       ||
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d142      	bne.n	8005e84 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	73fb      	strb	r3, [r7, #15]
 8005e02:	e03f      	b.n	8005e84 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	2b03      	cmp	r3, #3
 8005e0a:	d018      	beq.n	8005e3e <RCCEx_PLLSAI2_Config+0x72>
 8005e0c:	2b03      	cmp	r3, #3
 8005e0e:	d825      	bhi.n	8005e5c <RCCEx_PLLSAI2_Config+0x90>
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d002      	beq.n	8005e1a <RCCEx_PLLSAI2_Config+0x4e>
 8005e14:	2b02      	cmp	r3, #2
 8005e16:	d009      	beq.n	8005e2c <RCCEx_PLLSAI2_Config+0x60>
 8005e18:	e020      	b.n	8005e5c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005e1a:	4b62      	ldr	r3, [pc, #392]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	f003 0302 	and.w	r3, r3, #2
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d11d      	bne.n	8005e62 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005e26:	2301      	movs	r3, #1
 8005e28:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e2a:	e01a      	b.n	8005e62 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005e2c:	4b5d      	ldr	r3, [pc, #372]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d116      	bne.n	8005e66 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005e3c:	e013      	b.n	8005e66 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005e3e:	4b59      	ldr	r3, [pc, #356]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	d10f      	bne.n	8005e6a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005e4a:	4b56      	ldr	r3, [pc, #344]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d109      	bne.n	8005e6a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005e5a:	e006      	b.n	8005e6a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005e5c:	2301      	movs	r3, #1
 8005e5e:	73fb      	strb	r3, [r7, #15]
      break;
 8005e60:	e004      	b.n	8005e6c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005e62:	bf00      	nop
 8005e64:	e002      	b.n	8005e6c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005e66:	bf00      	nop
 8005e68:	e000      	b.n	8005e6c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005e6a:	bf00      	nop
    }

    if(status == HAL_OK)
 8005e6c:	7bfb      	ldrb	r3, [r7, #15]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d108      	bne.n	8005e84 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005e72:	4b4c      	ldr	r3, [pc, #304]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	f023 0203 	bic.w	r2, r3, #3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4949      	ldr	r1, [pc, #292]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e80:	4313      	orrs	r3, r2
 8005e82:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005e84:	7bfb      	ldrb	r3, [r7, #15]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	f040 8086 	bne.w	8005f98 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005e8c:	4b45      	ldr	r3, [pc, #276]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a44      	ldr	r2, [pc, #272]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005e92:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e98:	f7fc fcd4 	bl	8002844 <HAL_GetTick>
 8005e9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005e9e:	e009      	b.n	8005eb4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ea0:	f7fc fcd0 	bl	8002844 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d902      	bls.n	8005eb4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	73fb      	strb	r3, [r7, #15]
        break;
 8005eb2:	e005      	b.n	8005ec0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005eb4:	4b3b      	ldr	r3, [pc, #236]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d1ef      	bne.n	8005ea0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005ec0:	7bfb      	ldrb	r3, [r7, #15]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d168      	bne.n	8005f98 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d113      	bne.n	8005ef4 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005ecc:	4b35      	ldr	r3, [pc, #212]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ece:	695a      	ldr	r2, [r3, #20]
 8005ed0:	4b35      	ldr	r3, [pc, #212]	@ (8005fa8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	6892      	ldr	r2, [r2, #8]
 8005ed8:	0211      	lsls	r1, r2, #8
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	68d2      	ldr	r2, [r2, #12]
 8005ede:	06d2      	lsls	r2, r2, #27
 8005ee0:	4311      	orrs	r1, r2
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	6852      	ldr	r2, [r2, #4]
 8005ee6:	3a01      	subs	r2, #1
 8005ee8:	0112      	lsls	r2, r2, #4
 8005eea:	430a      	orrs	r2, r1
 8005eec:	492d      	ldr	r1, [pc, #180]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005eee:	4313      	orrs	r3, r2
 8005ef0:	614b      	str	r3, [r1, #20]
 8005ef2:	e02d      	b.n	8005f50 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005ef4:	683b      	ldr	r3, [r7, #0]
 8005ef6:	2b01      	cmp	r3, #1
 8005ef8:	d115      	bne.n	8005f26 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005efa:	4b2a      	ldr	r3, [pc, #168]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005efc:	695a      	ldr	r2, [r3, #20]
 8005efe:	4b2b      	ldr	r3, [pc, #172]	@ (8005fac <RCCEx_PLLSAI2_Config+0x1e0>)
 8005f00:	4013      	ands	r3, r2
 8005f02:	687a      	ldr	r2, [r7, #4]
 8005f04:	6892      	ldr	r2, [r2, #8]
 8005f06:	0211      	lsls	r1, r2, #8
 8005f08:	687a      	ldr	r2, [r7, #4]
 8005f0a:	6912      	ldr	r2, [r2, #16]
 8005f0c:	0852      	lsrs	r2, r2, #1
 8005f0e:	3a01      	subs	r2, #1
 8005f10:	0552      	lsls	r2, r2, #21
 8005f12:	4311      	orrs	r1, r2
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	6852      	ldr	r2, [r2, #4]
 8005f18:	3a01      	subs	r2, #1
 8005f1a:	0112      	lsls	r2, r2, #4
 8005f1c:	430a      	orrs	r2, r1
 8005f1e:	4921      	ldr	r1, [pc, #132]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f20:	4313      	orrs	r3, r2
 8005f22:	614b      	str	r3, [r1, #20]
 8005f24:	e014      	b.n	8005f50 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005f26:	4b1f      	ldr	r3, [pc, #124]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f28:	695a      	ldr	r2, [r3, #20]
 8005f2a:	4b21      	ldr	r3, [pc, #132]	@ (8005fb0 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	687a      	ldr	r2, [r7, #4]
 8005f30:	6892      	ldr	r2, [r2, #8]
 8005f32:	0211      	lsls	r1, r2, #8
 8005f34:	687a      	ldr	r2, [r7, #4]
 8005f36:	6952      	ldr	r2, [r2, #20]
 8005f38:	0852      	lsrs	r2, r2, #1
 8005f3a:	3a01      	subs	r2, #1
 8005f3c:	0652      	lsls	r2, r2, #25
 8005f3e:	4311      	orrs	r1, r2
 8005f40:	687a      	ldr	r2, [r7, #4]
 8005f42:	6852      	ldr	r2, [r2, #4]
 8005f44:	3a01      	subs	r2, #1
 8005f46:	0112      	lsls	r2, r2, #4
 8005f48:	430a      	orrs	r2, r1
 8005f4a:	4916      	ldr	r1, [pc, #88]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005f50:	4b14      	ldr	r3, [pc, #80]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a13      	ldr	r2, [pc, #76]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f56:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f5a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f5c:	f7fc fc72 	bl	8002844 <HAL_GetTick>
 8005f60:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f62:	e009      	b.n	8005f78 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005f64:	f7fc fc6e 	bl	8002844 <HAL_GetTick>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	1ad3      	subs	r3, r2, r3
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	d902      	bls.n	8005f78 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005f72:	2303      	movs	r3, #3
 8005f74:	73fb      	strb	r3, [r7, #15]
          break;
 8005f76:	e005      	b.n	8005f84 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005f78:	4b0a      	ldr	r3, [pc, #40]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d0ef      	beq.n	8005f64 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005f84:	7bfb      	ldrb	r3, [r7, #15]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d106      	bne.n	8005f98 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005f8a:	4b06      	ldr	r3, [pc, #24]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f8c:	695a      	ldr	r2, [r3, #20]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	699b      	ldr	r3, [r3, #24]
 8005f92:	4904      	ldr	r1, [pc, #16]	@ (8005fa4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f94:	4313      	orrs	r3, r2
 8005f96:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005f98:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3710      	adds	r7, #16
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	40021000 	.word	0x40021000
 8005fa8:	07ff800f 	.word	0x07ff800f
 8005fac:	ff9f800f 	.word	0xff9f800f
 8005fb0:	f9ff800f 	.word	0xf9ff800f

08005fb4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b084      	sub	sp, #16
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e095      	b.n	80060f2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d108      	bne.n	8005fe0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005fd6:	d009      	beq.n	8005fec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	61da      	str	r2, [r3, #28]
 8005fde:	e005      	b.n	8005fec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2200      	movs	r2, #0
 8005ff0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	2b00      	cmp	r3, #0
 8005ffc:	d106      	bne.n	800600c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2200      	movs	r2, #0
 8006002:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006006:	6878      	ldr	r0, [r7, #4]
 8006008:	f7fb fcd2 	bl	80019b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2202      	movs	r2, #2
 8006010:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006022:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800602c:	d902      	bls.n	8006034 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800602e:	2300      	movs	r3, #0
 8006030:	60fb      	str	r3, [r7, #12]
 8006032:	e002      	b.n	800603a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006034:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006038:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	68db      	ldr	r3, [r3, #12]
 800603e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006042:	d007      	beq.n	8006054 <HAL_SPI_Init+0xa0>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	68db      	ldr	r3, [r3, #12]
 8006048:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800604c:	d002      	beq.n	8006054 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2200      	movs	r2, #0
 8006052:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	689b      	ldr	r3, [r3, #8]
 8006060:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006064:	431a      	orrs	r2, r3
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	691b      	ldr	r3, [r3, #16]
 800606a:	f003 0302 	and.w	r3, r3, #2
 800606e:	431a      	orrs	r2, r3
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	695b      	ldr	r3, [r3, #20]
 8006074:	f003 0301 	and.w	r3, r3, #1
 8006078:	431a      	orrs	r2, r3
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006082:	431a      	orrs	r2, r3
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	69db      	ldr	r3, [r3, #28]
 8006088:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800608c:	431a      	orrs	r2, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6a1b      	ldr	r3, [r3, #32]
 8006092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006096:	ea42 0103 	orr.w	r1, r2, r3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800609e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	430a      	orrs	r2, r1
 80060a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	0c1b      	lsrs	r3, r3, #16
 80060b0:	f003 0204 	and.w	r2, r3, #4
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060b8:	f003 0310 	and.w	r3, r3, #16
 80060bc:	431a      	orrs	r2, r3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80060c2:	f003 0308 	and.w	r3, r3, #8
 80060c6:	431a      	orrs	r2, r3
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80060d0:	ea42 0103 	orr.w	r1, r2, r3
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	430a      	orrs	r2, r1
 80060e0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2201      	movs	r2, #1
 80060ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80060f0:	2300      	movs	r3, #0
}
 80060f2:	4618      	mov	r0, r3
 80060f4:	3710      	adds	r7, #16
 80060f6:	46bd      	mov	sp, r7
 80060f8:	bd80      	pop	{r7, pc}

080060fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80060fa:	b580      	push	{r7, lr}
 80060fc:	b088      	sub	sp, #32
 80060fe:	af00      	add	r7, sp, #0
 8006100:	60f8      	str	r0, [r7, #12]
 8006102:	60b9      	str	r1, [r7, #8]
 8006104:	603b      	str	r3, [r7, #0]
 8006106:	4613      	mov	r3, r2
 8006108:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800610a:	f7fc fb9b 	bl	8002844 <HAL_GetTick>
 800610e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006110:	88fb      	ldrh	r3, [r7, #6]
 8006112:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800611a:	b2db      	uxtb	r3, r3
 800611c:	2b01      	cmp	r3, #1
 800611e:	d001      	beq.n	8006124 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006120:	2302      	movs	r3, #2
 8006122:	e15c      	b.n	80063de <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8006124:	68bb      	ldr	r3, [r7, #8]
 8006126:	2b00      	cmp	r3, #0
 8006128:	d002      	beq.n	8006130 <HAL_SPI_Transmit+0x36>
 800612a:	88fb      	ldrh	r3, [r7, #6]
 800612c:	2b00      	cmp	r3, #0
 800612e:	d101      	bne.n	8006134 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e154      	b.n	80063de <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800613a:	2b01      	cmp	r3, #1
 800613c:	d101      	bne.n	8006142 <HAL_SPI_Transmit+0x48>
 800613e:	2302      	movs	r3, #2
 8006140:	e14d      	b.n	80063de <HAL_SPI_Transmit+0x2e4>
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2201      	movs	r2, #1
 8006146:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2203      	movs	r2, #3
 800614e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2200      	movs	r2, #0
 8006156:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	68ba      	ldr	r2, [r7, #8]
 800615c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	88fa      	ldrh	r2, [r7, #6]
 8006162:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	88fa      	ldrh	r2, [r7, #6]
 8006168:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2200      	movs	r2, #0
 800616e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	2200      	movs	r2, #0
 8006174:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	2200      	movs	r2, #0
 800618a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006194:	d10f      	bne.n	80061b6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	681a      	ldr	r2, [r3, #0]
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80061a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80061b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061c0:	2b40      	cmp	r3, #64	@ 0x40
 80061c2:	d007      	beq.n	80061d4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80061d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80061dc:	d952      	bls.n	8006284 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d002      	beq.n	80061ec <HAL_SPI_Transmit+0xf2>
 80061e6:	8b7b      	ldrh	r3, [r7, #26]
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	d145      	bne.n	8006278 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f0:	881a      	ldrh	r2, [r3, #0]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061fc:	1c9a      	adds	r2, r3, #2
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006202:	68fb      	ldr	r3, [r7, #12]
 8006204:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006206:	b29b      	uxth	r3, r3
 8006208:	3b01      	subs	r3, #1
 800620a:	b29a      	uxth	r2, r3
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006210:	e032      	b.n	8006278 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	689b      	ldr	r3, [r3, #8]
 8006218:	f003 0302 	and.w	r3, r3, #2
 800621c:	2b02      	cmp	r3, #2
 800621e:	d112      	bne.n	8006246 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006224:	881a      	ldrh	r2, [r3, #0]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006230:	1c9a      	adds	r2, r3, #2
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800623a:	b29b      	uxth	r3, r3
 800623c:	3b01      	subs	r3, #1
 800623e:	b29a      	uxth	r2, r3
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006244:	e018      	b.n	8006278 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006246:	f7fc fafd 	bl	8002844 <HAL_GetTick>
 800624a:	4602      	mov	r2, r0
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	1ad3      	subs	r3, r2, r3
 8006250:	683a      	ldr	r2, [r7, #0]
 8006252:	429a      	cmp	r2, r3
 8006254:	d803      	bhi.n	800625e <HAL_SPI_Transmit+0x164>
 8006256:	683b      	ldr	r3, [r7, #0]
 8006258:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800625c:	d102      	bne.n	8006264 <HAL_SPI_Transmit+0x16a>
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d109      	bne.n	8006278 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	2200      	movs	r2, #0
 8006270:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006274:	2303      	movs	r3, #3
 8006276:	e0b2      	b.n	80063de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800627c:	b29b      	uxth	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1c7      	bne.n	8006212 <HAL_SPI_Transmit+0x118>
 8006282:	e083      	b.n	800638c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	2b00      	cmp	r3, #0
 800628a:	d002      	beq.n	8006292 <HAL_SPI_Transmit+0x198>
 800628c:	8b7b      	ldrh	r3, [r7, #26]
 800628e:	2b01      	cmp	r3, #1
 8006290:	d177      	bne.n	8006382 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006296:	b29b      	uxth	r3, r3
 8006298:	2b01      	cmp	r3, #1
 800629a:	d912      	bls.n	80062c2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062a0:	881a      	ldrh	r2, [r3, #0]
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ac:	1c9a      	adds	r2, r3, #2
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062b6:	b29b      	uxth	r3, r3
 80062b8:	3b02      	subs	r3, #2
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80062c0:	e05f      	b.n	8006382 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	330c      	adds	r3, #12
 80062cc:	7812      	ldrb	r2, [r2, #0]
 80062ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062d4:	1c5a      	adds	r2, r3, #1
 80062d6:	68fb      	ldr	r3, [r7, #12]
 80062d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062de:	b29b      	uxth	r3, r3
 80062e0:	3b01      	subs	r3, #1
 80062e2:	b29a      	uxth	r2, r3
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80062e8:	e04b      	b.n	8006382 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	f003 0302 	and.w	r3, r3, #2
 80062f4:	2b02      	cmp	r3, #2
 80062f6:	d12b      	bne.n	8006350 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062fc:	b29b      	uxth	r3, r3
 80062fe:	2b01      	cmp	r3, #1
 8006300:	d912      	bls.n	8006328 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006306:	881a      	ldrh	r2, [r3, #0]
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006312:	1c9a      	adds	r2, r3, #2
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800631c:	b29b      	uxth	r3, r3
 800631e:	3b02      	subs	r3, #2
 8006320:	b29a      	uxth	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006326:	e02c      	b.n	8006382 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	330c      	adds	r3, #12
 8006332:	7812      	ldrb	r2, [r2, #0]
 8006334:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800633a:	1c5a      	adds	r2, r3, #1
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006344:	b29b      	uxth	r3, r3
 8006346:	3b01      	subs	r3, #1
 8006348:	b29a      	uxth	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800634e:	e018      	b.n	8006382 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006350:	f7fc fa78 	bl	8002844 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	69fb      	ldr	r3, [r7, #28]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	683a      	ldr	r2, [r7, #0]
 800635c:	429a      	cmp	r2, r3
 800635e:	d803      	bhi.n	8006368 <HAL_SPI_Transmit+0x26e>
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006366:	d102      	bne.n	800636e <HAL_SPI_Transmit+0x274>
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d109      	bne.n	8006382 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	2201      	movs	r2, #1
 8006372:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800637e:	2303      	movs	r3, #3
 8006380:	e02d      	b.n	80063de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006386:	b29b      	uxth	r3, r3
 8006388:	2b00      	cmp	r3, #0
 800638a:	d1ae      	bne.n	80062ea <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800638c:	69fa      	ldr	r2, [r7, #28]
 800638e:	6839      	ldr	r1, [r7, #0]
 8006390:	68f8      	ldr	r0, [r7, #12]
 8006392:	f000 fcf5 	bl	8006d80 <SPI_EndRxTxTransaction>
 8006396:	4603      	mov	r3, r0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d002      	beq.n	80063a2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	2220      	movs	r2, #32
 80063a0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d10a      	bne.n	80063c0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063aa:	2300      	movs	r3, #0
 80063ac:	617b      	str	r3, [r7, #20]
 80063ae:	68fb      	ldr	r3, [r7, #12]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	68db      	ldr	r3, [r3, #12]
 80063b4:	617b      	str	r3, [r7, #20]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	617b      	str	r3, [r7, #20]
 80063be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2200      	movs	r2, #0
 80063cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d001      	beq.n	80063dc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80063d8:	2301      	movs	r3, #1
 80063da:	e000      	b.n	80063de <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80063dc:	2300      	movs	r3, #0
  }
}
 80063de:	4618      	mov	r0, r3
 80063e0:	3720      	adds	r7, #32
 80063e2:	46bd      	mov	sp, r7
 80063e4:	bd80      	pop	{r7, pc}

080063e6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063e6:	b580      	push	{r7, lr}
 80063e8:	b088      	sub	sp, #32
 80063ea:	af02      	add	r7, sp, #8
 80063ec:	60f8      	str	r0, [r7, #12]
 80063ee:	60b9      	str	r1, [r7, #8]
 80063f0:	603b      	str	r3, [r7, #0]
 80063f2:	4613      	mov	r3, r2
 80063f4:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	2b01      	cmp	r3, #1
 8006400:	d001      	beq.n	8006406 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006402:	2302      	movs	r3, #2
 8006404:	e123      	b.n	800664e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	685b      	ldr	r3, [r3, #4]
 800640a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800640e:	d112      	bne.n	8006436 <HAL_SPI_Receive+0x50>
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d10e      	bne.n	8006436 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2204      	movs	r2, #4
 800641c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006420:	88fa      	ldrh	r2, [r7, #6]
 8006422:	683b      	ldr	r3, [r7, #0]
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	4613      	mov	r3, r2
 8006428:	68ba      	ldr	r2, [r7, #8]
 800642a:	68b9      	ldr	r1, [r7, #8]
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f000 f912 	bl	8006656 <HAL_SPI_TransmitReceive>
 8006432:	4603      	mov	r3, r0
 8006434:	e10b      	b.n	800664e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006436:	f7fc fa05 	bl	8002844 <HAL_GetTick>
 800643a:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800643c:	68bb      	ldr	r3, [r7, #8]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d002      	beq.n	8006448 <HAL_SPI_Receive+0x62>
 8006442:	88fb      	ldrh	r3, [r7, #6]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d101      	bne.n	800644c <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	e100      	b.n	800664e <HAL_SPI_Receive+0x268>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006452:	2b01      	cmp	r3, #1
 8006454:	d101      	bne.n	800645a <HAL_SPI_Receive+0x74>
 8006456:	2302      	movs	r3, #2
 8006458:	e0f9      	b.n	800664e <HAL_SPI_Receive+0x268>
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	2201      	movs	r2, #1
 800645e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2204      	movs	r2, #4
 8006466:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	2200      	movs	r2, #0
 800646e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	68ba      	ldr	r2, [r7, #8]
 8006474:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	88fa      	ldrh	r2, [r7, #6]
 800647a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	88fa      	ldrh	r2, [r7, #6]
 8006482:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2200      	movs	r2, #0
 800648a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	2200      	movs	r2, #0
 8006496:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2200      	movs	r2, #0
 800649c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	2200      	movs	r2, #0
 80064a2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	68db      	ldr	r3, [r3, #12]
 80064a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80064ac:	d908      	bls.n	80064c0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	685a      	ldr	r2, [r3, #4]
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80064bc:	605a      	str	r2, [r3, #4]
 80064be:	e007      	b.n	80064d0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	685a      	ldr	r2, [r3, #4]
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064ce:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80064d8:	d10f      	bne.n	80064fa <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	681a      	ldr	r2, [r3, #0]
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80064e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80064f8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006504:	2b40      	cmp	r3, #64	@ 0x40
 8006506:	d007      	beq.n	8006518 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	681a      	ldr	r2, [r3, #0]
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006516:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	68db      	ldr	r3, [r3, #12]
 800651c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006520:	d875      	bhi.n	800660e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006522:	e037      	b.n	8006594 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	f003 0301 	and.w	r3, r3, #1
 800652e:	2b01      	cmp	r3, #1
 8006530:	d117      	bne.n	8006562 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f103 020c 	add.w	r2, r3, #12
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653e:	7812      	ldrb	r2, [r2, #0]
 8006540:	b2d2      	uxtb	r2, r2
 8006542:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006548:	1c5a      	adds	r2, r3, #1
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006554:	b29b      	uxth	r3, r3
 8006556:	3b01      	subs	r3, #1
 8006558:	b29a      	uxth	r2, r3
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006560:	e018      	b.n	8006594 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006562:	f7fc f96f 	bl	8002844 <HAL_GetTick>
 8006566:	4602      	mov	r2, r0
 8006568:	697b      	ldr	r3, [r7, #20]
 800656a:	1ad3      	subs	r3, r2, r3
 800656c:	683a      	ldr	r2, [r7, #0]
 800656e:	429a      	cmp	r2, r3
 8006570:	d803      	bhi.n	800657a <HAL_SPI_Receive+0x194>
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006578:	d102      	bne.n	8006580 <HAL_SPI_Receive+0x19a>
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d109      	bne.n	8006594 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2201      	movs	r2, #1
 8006584:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	2200      	movs	r2, #0
 800658c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8006590:	2303      	movs	r3, #3
 8006592:	e05c      	b.n	800664e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800659a:	b29b      	uxth	r3, r3
 800659c:	2b00      	cmp	r3, #0
 800659e:	d1c1      	bne.n	8006524 <HAL_SPI_Receive+0x13e>
 80065a0:	e03b      	b.n	800661a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	689b      	ldr	r3, [r3, #8]
 80065a8:	f003 0301 	and.w	r3, r3, #1
 80065ac:	2b01      	cmp	r3, #1
 80065ae:	d115      	bne.n	80065dc <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	68da      	ldr	r2, [r3, #12]
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065ba:	b292      	uxth	r2, r2
 80065bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065c2:	1c9a      	adds	r2, r3, #2
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	3b01      	subs	r3, #1
 80065d2:	b29a      	uxth	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80065da:	e018      	b.n	800660e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065dc:	f7fc f932 	bl	8002844 <HAL_GetTick>
 80065e0:	4602      	mov	r2, r0
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	683a      	ldr	r2, [r7, #0]
 80065e8:	429a      	cmp	r2, r3
 80065ea:	d803      	bhi.n	80065f4 <HAL_SPI_Receive+0x20e>
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065f2:	d102      	bne.n	80065fa <HAL_SPI_Receive+0x214>
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d109      	bne.n	800660e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	2201      	movs	r2, #1
 80065fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	2200      	movs	r2, #0
 8006606:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800660a:	2303      	movs	r3, #3
 800660c:	e01f      	b.n	800664e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006614:	b29b      	uxth	r3, r3
 8006616:	2b00      	cmp	r3, #0
 8006618:	d1c3      	bne.n	80065a2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800661a:	697a      	ldr	r2, [r7, #20]
 800661c:	6839      	ldr	r1, [r7, #0]
 800661e:	68f8      	ldr	r0, [r7, #12]
 8006620:	f000 fb56 	bl	8006cd0 <SPI_EndRxTransaction>
 8006624:	4603      	mov	r3, r0
 8006626:	2b00      	cmp	r3, #0
 8006628:	d002      	beq.n	8006630 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2220      	movs	r2, #32
 800662e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	2201      	movs	r2, #1
 8006634:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	2200      	movs	r2, #0
 800663c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006644:	2b00      	cmp	r3, #0
 8006646:	d001      	beq.n	800664c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e000      	b.n	800664e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800664c:	2300      	movs	r3, #0
  }
}
 800664e:	4618      	mov	r0, r3
 8006650:	3718      	adds	r7, #24
 8006652:	46bd      	mov	sp, r7
 8006654:	bd80      	pop	{r7, pc}

08006656 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006656:	b580      	push	{r7, lr}
 8006658:	b08a      	sub	sp, #40	@ 0x28
 800665a:	af00      	add	r7, sp, #0
 800665c:	60f8      	str	r0, [r7, #12]
 800665e:	60b9      	str	r1, [r7, #8]
 8006660:	607a      	str	r2, [r7, #4]
 8006662:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006664:	2301      	movs	r3, #1
 8006666:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006668:	f7fc f8ec 	bl	8002844 <HAL_GetTick>
 800666c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006674:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800667c:	887b      	ldrh	r3, [r7, #2]
 800667e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006680:	887b      	ldrh	r3, [r7, #2]
 8006682:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006684:	7ffb      	ldrb	r3, [r7, #31]
 8006686:	2b01      	cmp	r3, #1
 8006688:	d00c      	beq.n	80066a4 <HAL_SPI_TransmitReceive+0x4e>
 800668a:	69bb      	ldr	r3, [r7, #24]
 800668c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006690:	d106      	bne.n	80066a0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	689b      	ldr	r3, [r3, #8]
 8006696:	2b00      	cmp	r3, #0
 8006698:	d102      	bne.n	80066a0 <HAL_SPI_TransmitReceive+0x4a>
 800669a:	7ffb      	ldrb	r3, [r7, #31]
 800669c:	2b04      	cmp	r3, #4
 800669e:	d001      	beq.n	80066a4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80066a0:	2302      	movs	r3, #2
 80066a2:	e1f3      	b.n	8006a8c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80066a4:	68bb      	ldr	r3, [r7, #8]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d005      	beq.n	80066b6 <HAL_SPI_TransmitReceive+0x60>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d002      	beq.n	80066b6 <HAL_SPI_TransmitReceive+0x60>
 80066b0:	887b      	ldrh	r3, [r7, #2]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d101      	bne.n	80066ba <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e1e8      	b.n	8006a8c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d101      	bne.n	80066c8 <HAL_SPI_TransmitReceive+0x72>
 80066c4:	2302      	movs	r3, #2
 80066c6:	e1e1      	b.n	8006a8c <HAL_SPI_TransmitReceive+0x436>
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	2201      	movs	r2, #1
 80066cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80066d6:	b2db      	uxtb	r3, r3
 80066d8:	2b04      	cmp	r3, #4
 80066da:	d003      	beq.n	80066e4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2205      	movs	r2, #5
 80066e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	2200      	movs	r2, #0
 80066e8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	887a      	ldrh	r2, [r7, #2]
 80066f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	887a      	ldrh	r2, [r7, #2]
 80066fc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	68ba      	ldr	r2, [r7, #8]
 8006704:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	887a      	ldrh	r2, [r7, #2]
 800670a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	887a      	ldrh	r2, [r7, #2]
 8006710:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	2200      	movs	r2, #0
 8006716:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	2200      	movs	r2, #0
 800671c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006726:	d802      	bhi.n	800672e <HAL_SPI_TransmitReceive+0xd8>
 8006728:	8abb      	ldrh	r3, [r7, #20]
 800672a:	2b01      	cmp	r3, #1
 800672c:	d908      	bls.n	8006740 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	685a      	ldr	r2, [r3, #4]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800673c:	605a      	str	r2, [r3, #4]
 800673e:	e007      	b.n	8006750 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	685a      	ldr	r2, [r3, #4]
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800674e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800675a:	2b40      	cmp	r3, #64	@ 0x40
 800675c:	d007      	beq.n	800676e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800676c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	68db      	ldr	r3, [r3, #12]
 8006772:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006776:	f240 8083 	bls.w	8006880 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	2b00      	cmp	r3, #0
 8006780:	d002      	beq.n	8006788 <HAL_SPI_TransmitReceive+0x132>
 8006782:	8afb      	ldrh	r3, [r7, #22]
 8006784:	2b01      	cmp	r3, #1
 8006786:	d16f      	bne.n	8006868 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800678c:	881a      	ldrh	r2, [r3, #0]
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006798:	1c9a      	adds	r2, r3, #2
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067a2:	b29b      	uxth	r3, r3
 80067a4:	3b01      	subs	r3, #1
 80067a6:	b29a      	uxth	r2, r3
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80067ac:	e05c      	b.n	8006868 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	f003 0302 	and.w	r3, r3, #2
 80067b8:	2b02      	cmp	r3, #2
 80067ba:	d11b      	bne.n	80067f4 <HAL_SPI_TransmitReceive+0x19e>
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067c0:	b29b      	uxth	r3, r3
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d016      	beq.n	80067f4 <HAL_SPI_TransmitReceive+0x19e>
 80067c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d113      	bne.n	80067f4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d0:	881a      	ldrh	r2, [r3, #0]
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067dc:	1c9a      	adds	r2, r3, #2
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80067e6:	b29b      	uxth	r3, r3
 80067e8:	3b01      	subs	r3, #1
 80067ea:	b29a      	uxth	r2, r3
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80067f0:	2300      	movs	r3, #0
 80067f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	f003 0301 	and.w	r3, r3, #1
 80067fe:	2b01      	cmp	r3, #1
 8006800:	d11c      	bne.n	800683c <HAL_SPI_TransmitReceive+0x1e6>
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006808:	b29b      	uxth	r3, r3
 800680a:	2b00      	cmp	r3, #0
 800680c:	d016      	beq.n	800683c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	68da      	ldr	r2, [r3, #12]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006818:	b292      	uxth	r2, r2
 800681a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006820:	1c9a      	adds	r2, r3, #2
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800682c:	b29b      	uxth	r3, r3
 800682e:	3b01      	subs	r3, #1
 8006830:	b29a      	uxth	r2, r3
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006838:	2301      	movs	r3, #1
 800683a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800683c:	f7fc f802 	bl	8002844 <HAL_GetTick>
 8006840:	4602      	mov	r2, r0
 8006842:	6a3b      	ldr	r3, [r7, #32]
 8006844:	1ad3      	subs	r3, r2, r3
 8006846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006848:	429a      	cmp	r2, r3
 800684a:	d80d      	bhi.n	8006868 <HAL_SPI_TransmitReceive+0x212>
 800684c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800684e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006852:	d009      	beq.n	8006868 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	2200      	movs	r2, #0
 8006860:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006864:	2303      	movs	r3, #3
 8006866:	e111      	b.n	8006a8c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800686c:	b29b      	uxth	r3, r3
 800686e:	2b00      	cmp	r3, #0
 8006870:	d19d      	bne.n	80067ae <HAL_SPI_TransmitReceive+0x158>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006878:	b29b      	uxth	r3, r3
 800687a:	2b00      	cmp	r3, #0
 800687c:	d197      	bne.n	80067ae <HAL_SPI_TransmitReceive+0x158>
 800687e:	e0e5      	b.n	8006a4c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d003      	beq.n	8006890 <HAL_SPI_TransmitReceive+0x23a>
 8006888:	8afb      	ldrh	r3, [r7, #22]
 800688a:	2b01      	cmp	r3, #1
 800688c:	f040 80d1 	bne.w	8006a32 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006894:	b29b      	uxth	r3, r3
 8006896:	2b01      	cmp	r3, #1
 8006898:	d912      	bls.n	80068c0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800689e:	881a      	ldrh	r2, [r3, #0]
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068aa:	1c9a      	adds	r2, r3, #2
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068b4:	b29b      	uxth	r3, r3
 80068b6:	3b02      	subs	r3, #2
 80068b8:	b29a      	uxth	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80068be:	e0b8      	b.n	8006a32 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	330c      	adds	r3, #12
 80068ca:	7812      	ldrb	r2, [r2, #0]
 80068cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068d2:	1c5a      	adds	r2, r3, #1
 80068d4:	68fb      	ldr	r3, [r7, #12]
 80068d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068dc:	b29b      	uxth	r3, r3
 80068de:	3b01      	subs	r3, #1
 80068e0:	b29a      	uxth	r2, r3
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80068e6:	e0a4      	b.n	8006a32 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689b      	ldr	r3, [r3, #8]
 80068ee:	f003 0302 	and.w	r3, r3, #2
 80068f2:	2b02      	cmp	r3, #2
 80068f4:	d134      	bne.n	8006960 <HAL_SPI_TransmitReceive+0x30a>
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80068fa:	b29b      	uxth	r3, r3
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d02f      	beq.n	8006960 <HAL_SPI_TransmitReceive+0x30a>
 8006900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006902:	2b01      	cmp	r3, #1
 8006904:	d12c      	bne.n	8006960 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8006906:	68fb      	ldr	r3, [r7, #12]
 8006908:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800690a:	b29b      	uxth	r3, r3
 800690c:	2b01      	cmp	r3, #1
 800690e:	d912      	bls.n	8006936 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006914:	881a      	ldrh	r2, [r3, #0]
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006920:	1c9a      	adds	r2, r3, #2
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800692a:	b29b      	uxth	r3, r3
 800692c:	3b02      	subs	r3, #2
 800692e:	b29a      	uxth	r2, r3
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006934:	e012      	b.n	800695c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	330c      	adds	r3, #12
 8006940:	7812      	ldrb	r2, [r2, #0]
 8006942:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006948:	1c5a      	adds	r2, r3, #1
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006952:	b29b      	uxth	r3, r3
 8006954:	3b01      	subs	r3, #1
 8006956:	b29a      	uxth	r2, r3
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800695c:	2300      	movs	r3, #0
 800695e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006960:	68fb      	ldr	r3, [r7, #12]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	689b      	ldr	r3, [r3, #8]
 8006966:	f003 0301 	and.w	r3, r3, #1
 800696a:	2b01      	cmp	r3, #1
 800696c:	d148      	bne.n	8006a00 <HAL_SPI_TransmitReceive+0x3aa>
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006974:	b29b      	uxth	r3, r3
 8006976:	2b00      	cmp	r3, #0
 8006978:	d042      	beq.n	8006a00 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006980:	b29b      	uxth	r3, r3
 8006982:	2b01      	cmp	r3, #1
 8006984:	d923      	bls.n	80069ce <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	68da      	ldr	r2, [r3, #12]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006990:	b292      	uxth	r2, r2
 8006992:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006998:	1c9a      	adds	r2, r3, #2
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069a4:	b29b      	uxth	r3, r3
 80069a6:	3b02      	subs	r3, #2
 80069a8:	b29a      	uxth	r2, r3
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069b6:	b29b      	uxth	r3, r3
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d81f      	bhi.n	80069fc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80069bc:	68fb      	ldr	r3, [r7, #12]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	685a      	ldr	r2, [r3, #4]
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80069ca:	605a      	str	r2, [r3, #4]
 80069cc:	e016      	b.n	80069fc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f103 020c 	add.w	r2, r3, #12
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069da:	7812      	ldrb	r2, [r2, #0]
 80069dc:	b2d2      	uxtb	r2, r2
 80069de:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80069e4:	1c5a      	adds	r2, r3, #1
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	3b01      	subs	r3, #1
 80069f4:	b29a      	uxth	r2, r3
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80069fc:	2301      	movs	r3, #1
 80069fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006a00:	f7fb ff20 	bl	8002844 <HAL_GetTick>
 8006a04:	4602      	mov	r2, r0
 8006a06:	6a3b      	ldr	r3, [r7, #32]
 8006a08:	1ad3      	subs	r3, r2, r3
 8006a0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d803      	bhi.n	8006a18 <HAL_SPI_TransmitReceive+0x3c2>
 8006a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006a16:	d102      	bne.n	8006a1e <HAL_SPI_TransmitReceive+0x3c8>
 8006a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d109      	bne.n	8006a32 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2201      	movs	r2, #1
 8006a22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8006a2e:	2303      	movs	r3, #3
 8006a30:	e02c      	b.n	8006a8c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006a36:	b29b      	uxth	r3, r3
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f47f af55 	bne.w	80068e8 <HAL_SPI_TransmitReceive+0x292>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	f47f af4e 	bne.w	80068e8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006a4c:	6a3a      	ldr	r2, [r7, #32]
 8006a4e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006a50:	68f8      	ldr	r0, [r7, #12]
 8006a52:	f000 f995 	bl	8006d80 <SPI_EndRxTxTransaction>
 8006a56:	4603      	mov	r3, r0
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d008      	beq.n	8006a6e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	2220      	movs	r2, #32
 8006a60:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	2200      	movs	r2, #0
 8006a66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	e00e      	b.n	8006a8c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2201      	movs	r2, #1
 8006a72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d001      	beq.n	8006a8a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e000      	b.n	8006a8c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8006a8a:	2300      	movs	r3, #0
  }
}
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	3728      	adds	r7, #40	@ 0x28
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	b088      	sub	sp, #32
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	60f8      	str	r0, [r7, #12]
 8006a9c:	60b9      	str	r1, [r7, #8]
 8006a9e:	603b      	str	r3, [r7, #0]
 8006aa0:	4613      	mov	r3, r2
 8006aa2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006aa4:	f7fb fece 	bl	8002844 <HAL_GetTick>
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aac:	1a9b      	subs	r3, r3, r2
 8006aae:	683a      	ldr	r2, [r7, #0]
 8006ab0:	4413      	add	r3, r2
 8006ab2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006ab4:	f7fb fec6 	bl	8002844 <HAL_GetTick>
 8006ab8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006aba:	4b39      	ldr	r3, [pc, #228]	@ (8006ba0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	015b      	lsls	r3, r3, #5
 8006ac0:	0d1b      	lsrs	r3, r3, #20
 8006ac2:	69fa      	ldr	r2, [r7, #28]
 8006ac4:	fb02 f303 	mul.w	r3, r2, r3
 8006ac8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006aca:	e054      	b.n	8006b76 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006ad2:	d050      	beq.n	8006b76 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ad4:	f7fb feb6 	bl	8002844 <HAL_GetTick>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	69bb      	ldr	r3, [r7, #24]
 8006adc:	1ad3      	subs	r3, r2, r3
 8006ade:	69fa      	ldr	r2, [r7, #28]
 8006ae0:	429a      	cmp	r2, r3
 8006ae2:	d902      	bls.n	8006aea <SPI_WaitFlagStateUntilTimeout+0x56>
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d13d      	bne.n	8006b66 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	685a      	ldr	r2, [r3, #4]
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006af8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	685b      	ldr	r3, [r3, #4]
 8006afe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b02:	d111      	bne.n	8006b28 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	689b      	ldr	r3, [r3, #8]
 8006b08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b0c:	d004      	beq.n	8006b18 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	689b      	ldr	r3, [r3, #8]
 8006b12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b16:	d107      	bne.n	8006b28 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	681a      	ldr	r2, [r3, #0]
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006b30:	d10f      	bne.n	8006b52 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	681a      	ldr	r2, [r3, #0]
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b40:	601a      	str	r2, [r3, #0]
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	681a      	ldr	r2, [r3, #0]
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	2201      	movs	r2, #1
 8006b56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2200      	movs	r2, #0
 8006b5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006b62:	2303      	movs	r3, #3
 8006b64:	e017      	b.n	8006b96 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006b66:	697b      	ldr	r3, [r7, #20]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d101      	bne.n	8006b70 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006b70:	697b      	ldr	r3, [r7, #20]
 8006b72:	3b01      	subs	r3, #1
 8006b74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	689a      	ldr	r2, [r3, #8]
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	4013      	ands	r3, r2
 8006b80:	68ba      	ldr	r2, [r7, #8]
 8006b82:	429a      	cmp	r2, r3
 8006b84:	bf0c      	ite	eq
 8006b86:	2301      	moveq	r3, #1
 8006b88:	2300      	movne	r3, #0
 8006b8a:	b2db      	uxtb	r3, r3
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	79fb      	ldrb	r3, [r7, #7]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d19b      	bne.n	8006acc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006b94:	2300      	movs	r3, #0
}
 8006b96:	4618      	mov	r0, r3
 8006b98:	3720      	adds	r7, #32
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	bd80      	pop	{r7, pc}
 8006b9e:	bf00      	nop
 8006ba0:	20000024 	.word	0x20000024

08006ba4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ba4:	b580      	push	{r7, lr}
 8006ba6:	b08a      	sub	sp, #40	@ 0x28
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	60f8      	str	r0, [r7, #12]
 8006bac:	60b9      	str	r1, [r7, #8]
 8006bae:	607a      	str	r2, [r7, #4]
 8006bb0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006bb6:	f7fb fe45 	bl	8002844 <HAL_GetTick>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006bbe:	1a9b      	subs	r3, r3, r2
 8006bc0:	683a      	ldr	r2, [r7, #0]
 8006bc2:	4413      	add	r3, r2
 8006bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006bc6:	f7fb fe3d 	bl	8002844 <HAL_GetTick>
 8006bca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	330c      	adds	r3, #12
 8006bd2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006bd4:	4b3d      	ldr	r3, [pc, #244]	@ (8006ccc <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	4613      	mov	r3, r2
 8006bda:	009b      	lsls	r3, r3, #2
 8006bdc:	4413      	add	r3, r2
 8006bde:	00da      	lsls	r2, r3, #3
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	0d1b      	lsrs	r3, r3, #20
 8006be4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006be6:	fb02 f303 	mul.w	r3, r2, r3
 8006bea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006bec:	e060      	b.n	8006cb0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006bee:	68bb      	ldr	r3, [r7, #8]
 8006bf0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006bf4:	d107      	bne.n	8006c06 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d104      	bne.n	8006c06 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006bfc:	69fb      	ldr	r3, [r7, #28]
 8006bfe:	781b      	ldrb	r3, [r3, #0]
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006c04:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006c0c:	d050      	beq.n	8006cb0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006c0e:	f7fb fe19 	bl	8002844 <HAL_GetTick>
 8006c12:	4602      	mov	r2, r0
 8006c14:	6a3b      	ldr	r3, [r7, #32]
 8006c16:	1ad3      	subs	r3, r2, r3
 8006c18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006c1a:	429a      	cmp	r2, r3
 8006c1c:	d902      	bls.n	8006c24 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d13d      	bne.n	8006ca0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	685a      	ldr	r2, [r3, #4]
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006c32:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	685b      	ldr	r3, [r3, #4]
 8006c38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006c3c:	d111      	bne.n	8006c62 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	689b      	ldr	r3, [r3, #8]
 8006c42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006c46:	d004      	beq.n	8006c52 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c50:	d107      	bne.n	8006c62 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	681a      	ldr	r2, [r3, #0]
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c60:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006c6a:	d10f      	bne.n	8006c8c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	681a      	ldr	r2, [r3, #0]
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006c7a:	601a      	str	r2, [r3, #0]
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006c8a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2201      	movs	r2, #1
 8006c90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	2200      	movs	r2, #0
 8006c98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006c9c:	2303      	movs	r3, #3
 8006c9e:	e010      	b.n	8006cc2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006ca0:	69bb      	ldr	r3, [r7, #24]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d101      	bne.n	8006caa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	3b01      	subs	r3, #1
 8006cae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	689a      	ldr	r2, [r3, #8]
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	4013      	ands	r3, r2
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	429a      	cmp	r2, r3
 8006cbe:	d196      	bne.n	8006bee <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006cc0:	2300      	movs	r3, #0
}
 8006cc2:	4618      	mov	r0, r3
 8006cc4:	3728      	adds	r7, #40	@ 0x28
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}
 8006cca:	bf00      	nop
 8006ccc:	20000024 	.word	0x20000024

08006cd0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b086      	sub	sp, #24
 8006cd4:	af02      	add	r7, sp, #8
 8006cd6:	60f8      	str	r0, [r7, #12]
 8006cd8:	60b9      	str	r1, [r7, #8]
 8006cda:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	685b      	ldr	r3, [r3, #4]
 8006ce0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006ce4:	d111      	bne.n	8006d0a <SPI_EndRxTransaction+0x3a>
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cee:	d004      	beq.n	8006cfa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	689b      	ldr	r3, [r3, #8]
 8006cf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006cf8:	d107      	bne.n	8006d0a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	681a      	ldr	r2, [r3, #0]
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d08:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	9300      	str	r3, [sp, #0]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	2200      	movs	r2, #0
 8006d12:	2180      	movs	r1, #128	@ 0x80
 8006d14:	68f8      	ldr	r0, [r7, #12]
 8006d16:	f7ff febd 	bl	8006a94 <SPI_WaitFlagStateUntilTimeout>
 8006d1a:	4603      	mov	r3, r0
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d007      	beq.n	8006d30 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d24:	f043 0220 	orr.w	r2, r3, #32
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006d2c:	2303      	movs	r3, #3
 8006d2e:	e023      	b.n	8006d78 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	685b      	ldr	r3, [r3, #4]
 8006d34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d38:	d11d      	bne.n	8006d76 <SPI_EndRxTransaction+0xa6>
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d42:	d004      	beq.n	8006d4e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	689b      	ldr	r3, [r3, #8]
 8006d48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d4c:	d113      	bne.n	8006d76 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	9300      	str	r3, [sp, #0]
 8006d52:	68bb      	ldr	r3, [r7, #8]
 8006d54:	2200      	movs	r2, #0
 8006d56:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006d5a:	68f8      	ldr	r0, [r7, #12]
 8006d5c:	f7ff ff22 	bl	8006ba4 <SPI_WaitFifoStateUntilTimeout>
 8006d60:	4603      	mov	r3, r0
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d007      	beq.n	8006d76 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006d6a:	f043 0220 	orr.w	r2, r3, #32
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006d72:	2303      	movs	r3, #3
 8006d74:	e000      	b.n	8006d78 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006d76:	2300      	movs	r3, #0
}
 8006d78:	4618      	mov	r0, r3
 8006d7a:	3710      	adds	r7, #16
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}

08006d80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d80:	b580      	push	{r7, lr}
 8006d82:	b086      	sub	sp, #24
 8006d84:	af02      	add	r7, sp, #8
 8006d86:	60f8      	str	r0, [r7, #12]
 8006d88:	60b9      	str	r1, [r7, #8]
 8006d8a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	9300      	str	r3, [sp, #0]
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	2200      	movs	r2, #0
 8006d94:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006d98:	68f8      	ldr	r0, [r7, #12]
 8006d9a:	f7ff ff03 	bl	8006ba4 <SPI_WaitFifoStateUntilTimeout>
 8006d9e:	4603      	mov	r3, r0
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d007      	beq.n	8006db4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006da8:	f043 0220 	orr.w	r2, r3, #32
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006db0:	2303      	movs	r3, #3
 8006db2:	e027      	b.n	8006e04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	9300      	str	r3, [sp, #0]
 8006db8:	68bb      	ldr	r3, [r7, #8]
 8006dba:	2200      	movs	r2, #0
 8006dbc:	2180      	movs	r1, #128	@ 0x80
 8006dbe:	68f8      	ldr	r0, [r7, #12]
 8006dc0:	f7ff fe68 	bl	8006a94 <SPI_WaitFlagStateUntilTimeout>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d007      	beq.n	8006dda <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006dce:	f043 0220 	orr.w	r2, r3, #32
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006dd6:	2303      	movs	r3, #3
 8006dd8:	e014      	b.n	8006e04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	68bb      	ldr	r3, [r7, #8]
 8006de0:	2200      	movs	r2, #0
 8006de2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006de6:	68f8      	ldr	r0, [r7, #12]
 8006de8:	f7ff fedc 	bl	8006ba4 <SPI_WaitFifoStateUntilTimeout>
 8006dec:	4603      	mov	r3, r0
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d007      	beq.n	8006e02 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006df6:	f043 0220 	orr.w	r2, r3, #32
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006dfe:	2303      	movs	r3, #3
 8006e00:	e000      	b.n	8006e04 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8006e02:	2300      	movs	r3, #0
}
 8006e04:	4618      	mov	r0, r3
 8006e06:	3710      	adds	r7, #16
 8006e08:	46bd      	mov	sp, r7
 8006e0a:	bd80      	pop	{r7, pc}

08006e0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d101      	bne.n	8006e1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006e1a:	2301      	movs	r3, #1
 8006e1c:	e049      	b.n	8006eb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e24:	b2db      	uxtb	r3, r3
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d106      	bne.n	8006e38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006e32:	6878      	ldr	r0, [r7, #4]
 8006e34:	f7fa fe00 	bl	8001a38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2202      	movs	r2, #2
 8006e3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681a      	ldr	r2, [r3, #0]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	3304      	adds	r3, #4
 8006e48:	4619      	mov	r1, r3
 8006e4a:	4610      	mov	r0, r2
 8006e4c:	f001 f830 	bl	8007eb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2201      	movs	r2, #1
 8006e54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	2201      	movs	r2, #1
 8006e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2201      	movs	r2, #1
 8006e64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2201      	movs	r2, #1
 8006e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	2201      	movs	r2, #1
 8006e84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2201      	movs	r2, #1
 8006e8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	2201      	movs	r2, #1
 8006e9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2201      	movs	r2, #1
 8006eac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006eb0:	2300      	movs	r3, #0
}
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	3708      	adds	r7, #8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}

08006eba <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006eba:	b580      	push	{r7, lr}
 8006ebc:	b082      	sub	sp, #8
 8006ebe:	af00      	add	r7, sp, #0
 8006ec0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d101      	bne.n	8006ecc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	e049      	b.n	8006f60 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ed2:	b2db      	uxtb	r3, r3
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d106      	bne.n	8006ee6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2200      	movs	r2, #0
 8006edc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006ee0:	6878      	ldr	r0, [r7, #4]
 8006ee2:	f000 f841 	bl	8006f68 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2202      	movs	r2, #2
 8006eea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	3304      	adds	r3, #4
 8006ef6:	4619      	mov	r1, r3
 8006ef8:	4610      	mov	r0, r2
 8006efa:	f000 ffd9 	bl	8007eb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2201      	movs	r2, #1
 8006f02:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	2201      	movs	r2, #1
 8006f0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	2201      	movs	r2, #1
 8006f12:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2201      	movs	r2, #1
 8006f22:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2201      	movs	r2, #1
 8006f2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2201      	movs	r2, #1
 8006f32:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2201      	movs	r2, #1
 8006f52:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2201      	movs	r2, #1
 8006f5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f5e:	2300      	movs	r3, #0
}
 8006f60:	4618      	mov	r0, r3
 8006f62:	3708      	adds	r7, #8
 8006f64:	46bd      	mov	sp, r7
 8006f66:	bd80      	pop	{r7, pc}

08006f68 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b083      	sub	sp, #12
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f70:	bf00      	nop
 8006f72:	370c      	adds	r7, #12
 8006f74:	46bd      	mov	sp, r7
 8006f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7a:	4770      	bx	lr

08006f7c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b084      	sub	sp, #16
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
 8006f84:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f86:	683b      	ldr	r3, [r7, #0]
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d109      	bne.n	8006fa0 <HAL_TIM_PWM_Start+0x24>
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	2b01      	cmp	r3, #1
 8006f96:	bf14      	ite	ne
 8006f98:	2301      	movne	r3, #1
 8006f9a:	2300      	moveq	r3, #0
 8006f9c:	b2db      	uxtb	r3, r3
 8006f9e:	e03c      	b.n	800701a <HAL_TIM_PWM_Start+0x9e>
 8006fa0:	683b      	ldr	r3, [r7, #0]
 8006fa2:	2b04      	cmp	r3, #4
 8006fa4:	d109      	bne.n	8006fba <HAL_TIM_PWM_Start+0x3e>
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	2b01      	cmp	r3, #1
 8006fb0:	bf14      	ite	ne
 8006fb2:	2301      	movne	r3, #1
 8006fb4:	2300      	moveq	r3, #0
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	e02f      	b.n	800701a <HAL_TIM_PWM_Start+0x9e>
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b08      	cmp	r3, #8
 8006fbe:	d109      	bne.n	8006fd4 <HAL_TIM_PWM_Start+0x58>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b01      	cmp	r3, #1
 8006fca:	bf14      	ite	ne
 8006fcc:	2301      	movne	r3, #1
 8006fce:	2300      	moveq	r3, #0
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	e022      	b.n	800701a <HAL_TIM_PWM_Start+0x9e>
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	2b0c      	cmp	r3, #12
 8006fd8:	d109      	bne.n	8006fee <HAL_TIM_PWM_Start+0x72>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	2b01      	cmp	r3, #1
 8006fe4:	bf14      	ite	ne
 8006fe6:	2301      	movne	r3, #1
 8006fe8:	2300      	moveq	r3, #0
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	e015      	b.n	800701a <HAL_TIM_PWM_Start+0x9e>
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	2b10      	cmp	r3, #16
 8006ff2:	d109      	bne.n	8007008 <HAL_TIM_PWM_Start+0x8c>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b01      	cmp	r3, #1
 8006ffe:	bf14      	ite	ne
 8007000:	2301      	movne	r3, #1
 8007002:	2300      	moveq	r3, #0
 8007004:	b2db      	uxtb	r3, r3
 8007006:	e008      	b.n	800701a <HAL_TIM_PWM_Start+0x9e>
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800700e:	b2db      	uxtb	r3, r3
 8007010:	2b01      	cmp	r3, #1
 8007012:	bf14      	ite	ne
 8007014:	2301      	movne	r3, #1
 8007016:	2300      	moveq	r3, #0
 8007018:	b2db      	uxtb	r3, r3
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800701e:	2301      	movs	r3, #1
 8007020:	e09c      	b.n	800715c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d104      	bne.n	8007032 <HAL_TIM_PWM_Start+0xb6>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	2202      	movs	r2, #2
 800702c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007030:	e023      	b.n	800707a <HAL_TIM_PWM_Start+0xfe>
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	2b04      	cmp	r3, #4
 8007036:	d104      	bne.n	8007042 <HAL_TIM_PWM_Start+0xc6>
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	2202      	movs	r2, #2
 800703c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007040:	e01b      	b.n	800707a <HAL_TIM_PWM_Start+0xfe>
 8007042:	683b      	ldr	r3, [r7, #0]
 8007044:	2b08      	cmp	r3, #8
 8007046:	d104      	bne.n	8007052 <HAL_TIM_PWM_Start+0xd6>
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2202      	movs	r2, #2
 800704c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007050:	e013      	b.n	800707a <HAL_TIM_PWM_Start+0xfe>
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	2b0c      	cmp	r3, #12
 8007056:	d104      	bne.n	8007062 <HAL_TIM_PWM_Start+0xe6>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2202      	movs	r2, #2
 800705c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007060:	e00b      	b.n	800707a <HAL_TIM_PWM_Start+0xfe>
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	2b10      	cmp	r3, #16
 8007066:	d104      	bne.n	8007072 <HAL_TIM_PWM_Start+0xf6>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	2202      	movs	r2, #2
 800706c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007070:	e003      	b.n	800707a <HAL_TIM_PWM_Start+0xfe>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	2202      	movs	r2, #2
 8007076:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	2201      	movs	r2, #1
 8007080:	6839      	ldr	r1, [r7, #0]
 8007082:	4618      	mov	r0, r3
 8007084:	f001 fce2 	bl	8008a4c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a35      	ldr	r2, [pc, #212]	@ (8007164 <HAL_TIM_PWM_Start+0x1e8>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d013      	beq.n	80070ba <HAL_TIM_PWM_Start+0x13e>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a34      	ldr	r2, [pc, #208]	@ (8007168 <HAL_TIM_PWM_Start+0x1ec>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d00e      	beq.n	80070ba <HAL_TIM_PWM_Start+0x13e>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a32      	ldr	r2, [pc, #200]	@ (800716c <HAL_TIM_PWM_Start+0x1f0>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d009      	beq.n	80070ba <HAL_TIM_PWM_Start+0x13e>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a31      	ldr	r2, [pc, #196]	@ (8007170 <HAL_TIM_PWM_Start+0x1f4>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d004      	beq.n	80070ba <HAL_TIM_PWM_Start+0x13e>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a2f      	ldr	r2, [pc, #188]	@ (8007174 <HAL_TIM_PWM_Start+0x1f8>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d101      	bne.n	80070be <HAL_TIM_PWM_Start+0x142>
 80070ba:	2301      	movs	r3, #1
 80070bc:	e000      	b.n	80070c0 <HAL_TIM_PWM_Start+0x144>
 80070be:	2300      	movs	r3, #0
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d007      	beq.n	80070d4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80070d2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4a22      	ldr	r2, [pc, #136]	@ (8007164 <HAL_TIM_PWM_Start+0x1e8>)
 80070da:	4293      	cmp	r3, r2
 80070dc:	d01d      	beq.n	800711a <HAL_TIM_PWM_Start+0x19e>
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070e6:	d018      	beq.n	800711a <HAL_TIM_PWM_Start+0x19e>
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a22      	ldr	r2, [pc, #136]	@ (8007178 <HAL_TIM_PWM_Start+0x1fc>)
 80070ee:	4293      	cmp	r3, r2
 80070f0:	d013      	beq.n	800711a <HAL_TIM_PWM_Start+0x19e>
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	4a21      	ldr	r2, [pc, #132]	@ (800717c <HAL_TIM_PWM_Start+0x200>)
 80070f8:	4293      	cmp	r3, r2
 80070fa:	d00e      	beq.n	800711a <HAL_TIM_PWM_Start+0x19e>
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a1f      	ldr	r2, [pc, #124]	@ (8007180 <HAL_TIM_PWM_Start+0x204>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d009      	beq.n	800711a <HAL_TIM_PWM_Start+0x19e>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	4a17      	ldr	r2, [pc, #92]	@ (8007168 <HAL_TIM_PWM_Start+0x1ec>)
 800710c:	4293      	cmp	r3, r2
 800710e:	d004      	beq.n	800711a <HAL_TIM_PWM_Start+0x19e>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a15      	ldr	r2, [pc, #84]	@ (800716c <HAL_TIM_PWM_Start+0x1f0>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d115      	bne.n	8007146 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	689a      	ldr	r2, [r3, #8]
 8007120:	4b18      	ldr	r3, [pc, #96]	@ (8007184 <HAL_TIM_PWM_Start+0x208>)
 8007122:	4013      	ands	r3, r2
 8007124:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2b06      	cmp	r3, #6
 800712a:	d015      	beq.n	8007158 <HAL_TIM_PWM_Start+0x1dc>
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007132:	d011      	beq.n	8007158 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	681a      	ldr	r2, [r3, #0]
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f042 0201 	orr.w	r2, r2, #1
 8007142:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007144:	e008      	b.n	8007158 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681a      	ldr	r2, [r3, #0]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f042 0201 	orr.w	r2, r2, #1
 8007154:	601a      	str	r2, [r3, #0]
 8007156:	e000      	b.n	800715a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007158:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800715a:	2300      	movs	r3, #0
}
 800715c:	4618      	mov	r0, r3
 800715e:	3710      	adds	r7, #16
 8007160:	46bd      	mov	sp, r7
 8007162:	bd80      	pop	{r7, pc}
 8007164:	40012c00 	.word	0x40012c00
 8007168:	40013400 	.word	0x40013400
 800716c:	40014000 	.word	0x40014000
 8007170:	40014400 	.word	0x40014400
 8007174:	40014800 	.word	0x40014800
 8007178:	40000400 	.word	0x40000400
 800717c:	40000800 	.word	0x40000800
 8007180:	40000c00 	.word	0x40000c00
 8007184:	00010007 	.word	0x00010007

08007188 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b082      	sub	sp, #8
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2b00      	cmp	r3, #0
 8007194:	d101      	bne.n	800719a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007196:	2301      	movs	r3, #1
 8007198:	e049      	b.n	800722e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d106      	bne.n	80071b4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 f841 	bl	8007236 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2202      	movs	r2, #2
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	681a      	ldr	r2, [r3, #0]
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	3304      	adds	r3, #4
 80071c4:	4619      	mov	r1, r3
 80071c6:	4610      	mov	r0, r2
 80071c8:	f000 fe72 	bl	8007eb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2201      	movs	r2, #1
 80071d0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2201      	movs	r2, #1
 80071d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2201      	movs	r2, #1
 80071e8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2201      	movs	r2, #1
 80071f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2201      	movs	r2, #1
 80071f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2201      	movs	r2, #1
 8007218:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	2201      	movs	r2, #1
 8007220:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2201      	movs	r2, #1
 8007228:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800722c:	2300      	movs	r3, #0
}
 800722e:	4618      	mov	r0, r3
 8007230:	3708      	adds	r7, #8
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}

08007236 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8007236:	b480      	push	{r7}
 8007238:	b083      	sub	sp, #12
 800723a:	af00      	add	r7, sp, #0
 800723c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800723e:	bf00      	nop
 8007240:	370c      	adds	r7, #12
 8007242:	46bd      	mov	sp, r7
 8007244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007248:	4770      	bx	lr
	...

0800724c <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800724c:	b580      	push	{r7, lr}
 800724e:	b084      	sub	sp, #16
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
 8007254:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d104      	bne.n	8007266 <HAL_TIM_IC_Start+0x1a>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007262:	b2db      	uxtb	r3, r3
 8007264:	e023      	b.n	80072ae <HAL_TIM_IC_Start+0x62>
 8007266:	683b      	ldr	r3, [r7, #0]
 8007268:	2b04      	cmp	r3, #4
 800726a:	d104      	bne.n	8007276 <HAL_TIM_IC_Start+0x2a>
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007272:	b2db      	uxtb	r3, r3
 8007274:	e01b      	b.n	80072ae <HAL_TIM_IC_Start+0x62>
 8007276:	683b      	ldr	r3, [r7, #0]
 8007278:	2b08      	cmp	r3, #8
 800727a:	d104      	bne.n	8007286 <HAL_TIM_IC_Start+0x3a>
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007282:	b2db      	uxtb	r3, r3
 8007284:	e013      	b.n	80072ae <HAL_TIM_IC_Start+0x62>
 8007286:	683b      	ldr	r3, [r7, #0]
 8007288:	2b0c      	cmp	r3, #12
 800728a:	d104      	bne.n	8007296 <HAL_TIM_IC_Start+0x4a>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007292:	b2db      	uxtb	r3, r3
 8007294:	e00b      	b.n	80072ae <HAL_TIM_IC_Start+0x62>
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	2b10      	cmp	r3, #16
 800729a:	d104      	bne.n	80072a6 <HAL_TIM_IC_Start+0x5a>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80072a2:	b2db      	uxtb	r3, r3
 80072a4:	e003      	b.n	80072ae <HAL_TIM_IC_Start+0x62>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d104      	bne.n	80072c0 <HAL_TIM_IC_Start+0x74>
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80072bc:	b2db      	uxtb	r3, r3
 80072be:	e013      	b.n	80072e8 <HAL_TIM_IC_Start+0x9c>
 80072c0:	683b      	ldr	r3, [r7, #0]
 80072c2:	2b04      	cmp	r3, #4
 80072c4:	d104      	bne.n	80072d0 <HAL_TIM_IC_Start+0x84>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80072cc:	b2db      	uxtb	r3, r3
 80072ce:	e00b      	b.n	80072e8 <HAL_TIM_IC_Start+0x9c>
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	2b08      	cmp	r3, #8
 80072d4:	d104      	bne.n	80072e0 <HAL_TIM_IC_Start+0x94>
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80072dc:	b2db      	uxtb	r3, r3
 80072de:	e003      	b.n	80072e8 <HAL_TIM_IC_Start+0x9c>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80072e6:	b2db      	uxtb	r3, r3
 80072e8:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80072ea:	7bfb      	ldrb	r3, [r7, #15]
 80072ec:	2b01      	cmp	r3, #1
 80072ee:	d102      	bne.n	80072f6 <HAL_TIM_IC_Start+0xaa>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80072f0:	7bbb      	ldrb	r3, [r7, #14]
 80072f2:	2b01      	cmp	r3, #1
 80072f4:	d001      	beq.n	80072fa <HAL_TIM_IC_Start+0xae>
  {
    return HAL_ERROR;
 80072f6:	2301      	movs	r3, #1
 80072f8:	e092      	b.n	8007420 <HAL_TIM_IC_Start+0x1d4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80072fa:	683b      	ldr	r3, [r7, #0]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d104      	bne.n	800730a <HAL_TIM_IC_Start+0xbe>
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2202      	movs	r2, #2
 8007304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007308:	e023      	b.n	8007352 <HAL_TIM_IC_Start+0x106>
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	2b04      	cmp	r3, #4
 800730e:	d104      	bne.n	800731a <HAL_TIM_IC_Start+0xce>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2202      	movs	r2, #2
 8007314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007318:	e01b      	b.n	8007352 <HAL_TIM_IC_Start+0x106>
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	2b08      	cmp	r3, #8
 800731e:	d104      	bne.n	800732a <HAL_TIM_IC_Start+0xde>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2202      	movs	r2, #2
 8007324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007328:	e013      	b.n	8007352 <HAL_TIM_IC_Start+0x106>
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	2b0c      	cmp	r3, #12
 800732e:	d104      	bne.n	800733a <HAL_TIM_IC_Start+0xee>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2202      	movs	r2, #2
 8007334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007338:	e00b      	b.n	8007352 <HAL_TIM_IC_Start+0x106>
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	2b10      	cmp	r3, #16
 800733e:	d104      	bne.n	800734a <HAL_TIM_IC_Start+0xfe>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2202      	movs	r2, #2
 8007344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007348:	e003      	b.n	8007352 <HAL_TIM_IC_Start+0x106>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2202      	movs	r2, #2
 800734e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d104      	bne.n	8007362 <HAL_TIM_IC_Start+0x116>
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2202      	movs	r2, #2
 800735c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007360:	e013      	b.n	800738a <HAL_TIM_IC_Start+0x13e>
 8007362:	683b      	ldr	r3, [r7, #0]
 8007364:	2b04      	cmp	r3, #4
 8007366:	d104      	bne.n	8007372 <HAL_TIM_IC_Start+0x126>
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2202      	movs	r2, #2
 800736c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007370:	e00b      	b.n	800738a <HAL_TIM_IC_Start+0x13e>
 8007372:	683b      	ldr	r3, [r7, #0]
 8007374:	2b08      	cmp	r3, #8
 8007376:	d104      	bne.n	8007382 <HAL_TIM_IC_Start+0x136>
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	2202      	movs	r2, #2
 800737c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007380:	e003      	b.n	800738a <HAL_TIM_IC_Start+0x13e>
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	2202      	movs	r2, #2
 8007386:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	2201      	movs	r2, #1
 8007390:	6839      	ldr	r1, [r7, #0]
 8007392:	4618      	mov	r0, r3
 8007394:	f001 fb5a 	bl	8008a4c <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a22      	ldr	r2, [pc, #136]	@ (8007428 <HAL_TIM_IC_Start+0x1dc>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d01d      	beq.n	80073de <HAL_TIM_IC_Start+0x192>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073aa:	d018      	beq.n	80073de <HAL_TIM_IC_Start+0x192>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a1e      	ldr	r2, [pc, #120]	@ (800742c <HAL_TIM_IC_Start+0x1e0>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d013      	beq.n	80073de <HAL_TIM_IC_Start+0x192>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a1d      	ldr	r2, [pc, #116]	@ (8007430 <HAL_TIM_IC_Start+0x1e4>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d00e      	beq.n	80073de <HAL_TIM_IC_Start+0x192>
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a1b      	ldr	r2, [pc, #108]	@ (8007434 <HAL_TIM_IC_Start+0x1e8>)
 80073c6:	4293      	cmp	r3, r2
 80073c8:	d009      	beq.n	80073de <HAL_TIM_IC_Start+0x192>
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	4a1a      	ldr	r2, [pc, #104]	@ (8007438 <HAL_TIM_IC_Start+0x1ec>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d004      	beq.n	80073de <HAL_TIM_IC_Start+0x192>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	4a18      	ldr	r2, [pc, #96]	@ (800743c <HAL_TIM_IC_Start+0x1f0>)
 80073da:	4293      	cmp	r3, r2
 80073dc:	d115      	bne.n	800740a <HAL_TIM_IC_Start+0x1be>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	689a      	ldr	r2, [r3, #8]
 80073e4:	4b16      	ldr	r3, [pc, #88]	@ (8007440 <HAL_TIM_IC_Start+0x1f4>)
 80073e6:	4013      	ands	r3, r2
 80073e8:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	2b06      	cmp	r3, #6
 80073ee:	d015      	beq.n	800741c <HAL_TIM_IC_Start+0x1d0>
 80073f0:	68bb      	ldr	r3, [r7, #8]
 80073f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073f6:	d011      	beq.n	800741c <HAL_TIM_IC_Start+0x1d0>
    {
      __HAL_TIM_ENABLE(htim);
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f042 0201 	orr.w	r2, r2, #1
 8007406:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007408:	e008      	b.n	800741c <HAL_TIM_IC_Start+0x1d0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	681a      	ldr	r2, [r3, #0]
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f042 0201 	orr.w	r2, r2, #1
 8007418:	601a      	str	r2, [r3, #0]
 800741a:	e000      	b.n	800741e <HAL_TIM_IC_Start+0x1d2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800741c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800741e:	2300      	movs	r3, #0
}
 8007420:	4618      	mov	r0, r3
 8007422:	3710      	adds	r7, #16
 8007424:	46bd      	mov	sp, r7
 8007426:	bd80      	pop	{r7, pc}
 8007428:	40012c00 	.word	0x40012c00
 800742c:	40000400 	.word	0x40000400
 8007430:	40000800 	.word	0x40000800
 8007434:	40000c00 	.word	0x40000c00
 8007438:	40013400 	.word	0x40013400
 800743c:	40014000 	.word	0x40014000
 8007440:	00010007 	.word	0x00010007

08007444 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
 800744c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800744e:	2300      	movs	r3, #0
 8007450:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8007452:	683b      	ldr	r3, [r7, #0]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d104      	bne.n	8007462 <HAL_TIM_IC_Start_IT+0x1e>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800745e:	b2db      	uxtb	r3, r3
 8007460:	e023      	b.n	80074aa <HAL_TIM_IC_Start_IT+0x66>
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	2b04      	cmp	r3, #4
 8007466:	d104      	bne.n	8007472 <HAL_TIM_IC_Start_IT+0x2e>
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800746e:	b2db      	uxtb	r3, r3
 8007470:	e01b      	b.n	80074aa <HAL_TIM_IC_Start_IT+0x66>
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	2b08      	cmp	r3, #8
 8007476:	d104      	bne.n	8007482 <HAL_TIM_IC_Start_IT+0x3e>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800747e:	b2db      	uxtb	r3, r3
 8007480:	e013      	b.n	80074aa <HAL_TIM_IC_Start_IT+0x66>
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	2b0c      	cmp	r3, #12
 8007486:	d104      	bne.n	8007492 <HAL_TIM_IC_Start_IT+0x4e>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800748e:	b2db      	uxtb	r3, r3
 8007490:	e00b      	b.n	80074aa <HAL_TIM_IC_Start_IT+0x66>
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b10      	cmp	r3, #16
 8007496:	d104      	bne.n	80074a2 <HAL_TIM_IC_Start_IT+0x5e>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	e003      	b.n	80074aa <HAL_TIM_IC_Start_IT+0x66>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80074a8:	b2db      	uxtb	r3, r3
 80074aa:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d104      	bne.n	80074bc <HAL_TIM_IC_Start_IT+0x78>
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80074b8:	b2db      	uxtb	r3, r3
 80074ba:	e013      	b.n	80074e4 <HAL_TIM_IC_Start_IT+0xa0>
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	2b04      	cmp	r3, #4
 80074c0:	d104      	bne.n	80074cc <HAL_TIM_IC_Start_IT+0x88>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	e00b      	b.n	80074e4 <HAL_TIM_IC_Start_IT+0xa0>
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	2b08      	cmp	r3, #8
 80074d0:	d104      	bne.n	80074dc <HAL_TIM_IC_Start_IT+0x98>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80074d8:	b2db      	uxtb	r3, r3
 80074da:	e003      	b.n	80074e4 <HAL_TIM_IC_Start_IT+0xa0>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 80074e2:	b2db      	uxtb	r3, r3
 80074e4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80074e6:	7bbb      	ldrb	r3, [r7, #14]
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d102      	bne.n	80074f2 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80074ec:	7b7b      	ldrb	r3, [r7, #13]
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d001      	beq.n	80074f6 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	e0dd      	b.n	80076b2 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d104      	bne.n	8007506 <HAL_TIM_IC_Start_IT+0xc2>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2202      	movs	r2, #2
 8007500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007504:	e023      	b.n	800754e <HAL_TIM_IC_Start_IT+0x10a>
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	2b04      	cmp	r3, #4
 800750a:	d104      	bne.n	8007516 <HAL_TIM_IC_Start_IT+0xd2>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2202      	movs	r2, #2
 8007510:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007514:	e01b      	b.n	800754e <HAL_TIM_IC_Start_IT+0x10a>
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	2b08      	cmp	r3, #8
 800751a:	d104      	bne.n	8007526 <HAL_TIM_IC_Start_IT+0xe2>
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2202      	movs	r2, #2
 8007520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007524:	e013      	b.n	800754e <HAL_TIM_IC_Start_IT+0x10a>
 8007526:	683b      	ldr	r3, [r7, #0]
 8007528:	2b0c      	cmp	r3, #12
 800752a:	d104      	bne.n	8007536 <HAL_TIM_IC_Start_IT+0xf2>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2202      	movs	r2, #2
 8007530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007534:	e00b      	b.n	800754e <HAL_TIM_IC_Start_IT+0x10a>
 8007536:	683b      	ldr	r3, [r7, #0]
 8007538:	2b10      	cmp	r3, #16
 800753a:	d104      	bne.n	8007546 <HAL_TIM_IC_Start_IT+0x102>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2202      	movs	r2, #2
 8007540:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007544:	e003      	b.n	800754e <HAL_TIM_IC_Start_IT+0x10a>
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	2202      	movs	r2, #2
 800754a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d104      	bne.n	800755e <HAL_TIM_IC_Start_IT+0x11a>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2202      	movs	r2, #2
 8007558:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800755c:	e013      	b.n	8007586 <HAL_TIM_IC_Start_IT+0x142>
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	2b04      	cmp	r3, #4
 8007562:	d104      	bne.n	800756e <HAL_TIM_IC_Start_IT+0x12a>
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	2202      	movs	r2, #2
 8007568:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800756c:	e00b      	b.n	8007586 <HAL_TIM_IC_Start_IT+0x142>
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	2b08      	cmp	r3, #8
 8007572:	d104      	bne.n	800757e <HAL_TIM_IC_Start_IT+0x13a>
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2202      	movs	r2, #2
 8007578:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800757c:	e003      	b.n	8007586 <HAL_TIM_IC_Start_IT+0x142>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	2202      	movs	r2, #2
 8007582:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8007586:	683b      	ldr	r3, [r7, #0]
 8007588:	2b0c      	cmp	r3, #12
 800758a:	d841      	bhi.n	8007610 <HAL_TIM_IC_Start_IT+0x1cc>
 800758c:	a201      	add	r2, pc, #4	@ (adr r2, 8007594 <HAL_TIM_IC_Start_IT+0x150>)
 800758e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007592:	bf00      	nop
 8007594:	080075c9 	.word	0x080075c9
 8007598:	08007611 	.word	0x08007611
 800759c:	08007611 	.word	0x08007611
 80075a0:	08007611 	.word	0x08007611
 80075a4:	080075db 	.word	0x080075db
 80075a8:	08007611 	.word	0x08007611
 80075ac:	08007611 	.word	0x08007611
 80075b0:	08007611 	.word	0x08007611
 80075b4:	080075ed 	.word	0x080075ed
 80075b8:	08007611 	.word	0x08007611
 80075bc:	08007611 	.word	0x08007611
 80075c0:	08007611 	.word	0x08007611
 80075c4:	080075ff 	.word	0x080075ff
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	68da      	ldr	r2, [r3, #12]
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f042 0202 	orr.w	r2, r2, #2
 80075d6:	60da      	str	r2, [r3, #12]
      break;
 80075d8:	e01d      	b.n	8007616 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68da      	ldr	r2, [r3, #12]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f042 0204 	orr.w	r2, r2, #4
 80075e8:	60da      	str	r2, [r3, #12]
      break;
 80075ea:	e014      	b.n	8007616 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	68da      	ldr	r2, [r3, #12]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f042 0208 	orr.w	r2, r2, #8
 80075fa:	60da      	str	r2, [r3, #12]
      break;
 80075fc:	e00b      	b.n	8007616 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	68da      	ldr	r2, [r3, #12]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f042 0210 	orr.w	r2, r2, #16
 800760c:	60da      	str	r2, [r3, #12]
      break;
 800760e:	e002      	b.n	8007616 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8007610:	2301      	movs	r3, #1
 8007612:	73fb      	strb	r3, [r7, #15]
      break;
 8007614:	bf00      	nop
  }

  if (status == HAL_OK)
 8007616:	7bfb      	ldrb	r3, [r7, #15]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d149      	bne.n	80076b0 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	2201      	movs	r2, #1
 8007622:	6839      	ldr	r1, [r7, #0]
 8007624:	4618      	mov	r0, r3
 8007626:	f001 fa11 	bl	8008a4c <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	4a23      	ldr	r2, [pc, #140]	@ (80076bc <HAL_TIM_IC_Start_IT+0x278>)
 8007630:	4293      	cmp	r3, r2
 8007632:	d01d      	beq.n	8007670 <HAL_TIM_IC_Start_IT+0x22c>
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800763c:	d018      	beq.n	8007670 <HAL_TIM_IC_Start_IT+0x22c>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	4a1f      	ldr	r2, [pc, #124]	@ (80076c0 <HAL_TIM_IC_Start_IT+0x27c>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d013      	beq.n	8007670 <HAL_TIM_IC_Start_IT+0x22c>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a1d      	ldr	r2, [pc, #116]	@ (80076c4 <HAL_TIM_IC_Start_IT+0x280>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d00e      	beq.n	8007670 <HAL_TIM_IC_Start_IT+0x22c>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a1c      	ldr	r2, [pc, #112]	@ (80076c8 <HAL_TIM_IC_Start_IT+0x284>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d009      	beq.n	8007670 <HAL_TIM_IC_Start_IT+0x22c>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a1a      	ldr	r2, [pc, #104]	@ (80076cc <HAL_TIM_IC_Start_IT+0x288>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d004      	beq.n	8007670 <HAL_TIM_IC_Start_IT+0x22c>
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	4a19      	ldr	r2, [pc, #100]	@ (80076d0 <HAL_TIM_IC_Start_IT+0x28c>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d115      	bne.n	800769c <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	689a      	ldr	r2, [r3, #8]
 8007676:	4b17      	ldr	r3, [pc, #92]	@ (80076d4 <HAL_TIM_IC_Start_IT+0x290>)
 8007678:	4013      	ands	r3, r2
 800767a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	2b06      	cmp	r3, #6
 8007680:	d015      	beq.n	80076ae <HAL_TIM_IC_Start_IT+0x26a>
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007688:	d011      	beq.n	80076ae <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	681a      	ldr	r2, [r3, #0]
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	f042 0201 	orr.w	r2, r2, #1
 8007698:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800769a:	e008      	b.n	80076ae <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681a      	ldr	r2, [r3, #0]
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	f042 0201 	orr.w	r2, r2, #1
 80076aa:	601a      	str	r2, [r3, #0]
 80076ac:	e000      	b.n	80076b0 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076ae:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 80076b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076b2:	4618      	mov	r0, r3
 80076b4:	3710      	adds	r7, #16
 80076b6:	46bd      	mov	sp, r7
 80076b8:	bd80      	pop	{r7, pc}
 80076ba:	bf00      	nop
 80076bc:	40012c00 	.word	0x40012c00
 80076c0:	40000400 	.word	0x40000400
 80076c4:	40000800 	.word	0x40000800
 80076c8:	40000c00 	.word	0x40000c00
 80076cc:	40013400 	.word	0x40013400
 80076d0:	40014000 	.word	0x40014000
 80076d4:	00010007 	.word	0x00010007

080076d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076d8:	b580      	push	{r7, lr}
 80076da:	b084      	sub	sp, #16
 80076dc:	af00      	add	r7, sp, #0
 80076de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	68db      	ldr	r3, [r3, #12]
 80076e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	691b      	ldr	r3, [r3, #16]
 80076ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80076f0:	68bb      	ldr	r3, [r7, #8]
 80076f2:	f003 0302 	and.w	r3, r3, #2
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d020      	beq.n	800773c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	f003 0302 	and.w	r3, r3, #2
 8007700:	2b00      	cmp	r3, #0
 8007702:	d01b      	beq.n	800773c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f06f 0202 	mvn.w	r2, #2
 800770c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2201      	movs	r2, #1
 8007712:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	699b      	ldr	r3, [r3, #24]
 800771a:	f003 0303 	and.w	r3, r3, #3
 800771e:	2b00      	cmp	r3, #0
 8007720:	d003      	beq.n	800772a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f7f9 fb80 	bl	8000e28 <HAL_TIM_IC_CaptureCallback>
 8007728:	e005      	b.n	8007736 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800772a:	6878      	ldr	r0, [r7, #4]
 800772c:	f000 fba1 	bl	8007e72 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 fba8 	bl	8007e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2200      	movs	r2, #0
 800773a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800773c:	68bb      	ldr	r3, [r7, #8]
 800773e:	f003 0304 	and.w	r3, r3, #4
 8007742:	2b00      	cmp	r3, #0
 8007744:	d020      	beq.n	8007788 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	f003 0304 	and.w	r3, r3, #4
 800774c:	2b00      	cmp	r3, #0
 800774e:	d01b      	beq.n	8007788 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f06f 0204 	mvn.w	r2, #4
 8007758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2202      	movs	r2, #2
 800775e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	699b      	ldr	r3, [r3, #24]
 8007766:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800776a:	2b00      	cmp	r3, #0
 800776c:	d003      	beq.n	8007776 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f7f9 fb5a 	bl	8000e28 <HAL_TIM_IC_CaptureCallback>
 8007774:	e005      	b.n	8007782 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 fb7b 	bl	8007e72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f000 fb82 	bl	8007e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2200      	movs	r2, #0
 8007786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	f003 0308 	and.w	r3, r3, #8
 800778e:	2b00      	cmp	r3, #0
 8007790:	d020      	beq.n	80077d4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	f003 0308 	and.w	r3, r3, #8
 8007798:	2b00      	cmp	r3, #0
 800779a:	d01b      	beq.n	80077d4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	f06f 0208 	mvn.w	r2, #8
 80077a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	2204      	movs	r2, #4
 80077aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	69db      	ldr	r3, [r3, #28]
 80077b2:	f003 0303 	and.w	r3, r3, #3
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d003      	beq.n	80077c2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077ba:	6878      	ldr	r0, [r7, #4]
 80077bc:	f7f9 fb34 	bl	8000e28 <HAL_TIM_IC_CaptureCallback>
 80077c0:	e005      	b.n	80077ce <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f000 fb55 	bl	8007e72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077c8:	6878      	ldr	r0, [r7, #4]
 80077ca:	f000 fb5c 	bl	8007e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2200      	movs	r2, #0
 80077d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	f003 0310 	and.w	r3, r3, #16
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d020      	beq.n	8007820 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	f003 0310 	and.w	r3, r3, #16
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d01b      	beq.n	8007820 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f06f 0210 	mvn.w	r2, #16
 80077f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	2208      	movs	r2, #8
 80077f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	69db      	ldr	r3, [r3, #28]
 80077fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007802:	2b00      	cmp	r3, #0
 8007804:	d003      	beq.n	800780e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f7f9 fb0e 	bl	8000e28 <HAL_TIM_IC_CaptureCallback>
 800780c:	e005      	b.n	800781a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800780e:	6878      	ldr	r0, [r7, #4]
 8007810:	f000 fb2f 	bl	8007e72 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007814:	6878      	ldr	r0, [r7, #4]
 8007816:	f000 fb36 	bl	8007e86 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2200      	movs	r2, #0
 800781e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007820:	68bb      	ldr	r3, [r7, #8]
 8007822:	f003 0301 	and.w	r3, r3, #1
 8007826:	2b00      	cmp	r3, #0
 8007828:	d00c      	beq.n	8007844 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	f003 0301 	and.w	r3, r3, #1
 8007830:	2b00      	cmp	r3, #0
 8007832:	d007      	beq.n	8007844 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f06f 0201 	mvn.w	r2, #1
 800783c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800783e:	6878      	ldr	r0, [r7, #4]
 8007840:	f000 fb0d 	bl	8007e5e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007844:	68bb      	ldr	r3, [r7, #8]
 8007846:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800784a:	2b00      	cmp	r3, #0
 800784c:	d104      	bne.n	8007858 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007854:	2b00      	cmp	r3, #0
 8007856:	d00c      	beq.n	8007872 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800785e:	2b00      	cmp	r3, #0
 8007860:	d007      	beq.n	8007872 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800786a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800786c:	6878      	ldr	r0, [r7, #4]
 800786e:	f001 f9a5 	bl	8008bbc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007878:	2b00      	cmp	r3, #0
 800787a:	d00c      	beq.n	8007896 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007882:	2b00      	cmp	r3, #0
 8007884:	d007      	beq.n	8007896 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800788e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007890:	6878      	ldr	r0, [r7, #4]
 8007892:	f001 f99d 	bl	8008bd0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800789c:	2b00      	cmp	r3, #0
 800789e:	d00c      	beq.n	80078ba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d007      	beq.n	80078ba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80078b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078b4:	6878      	ldr	r0, [r7, #4]
 80078b6:	f000 faf0 	bl	8007e9a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	f003 0320 	and.w	r3, r3, #32
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d00c      	beq.n	80078de <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	f003 0320 	and.w	r3, r3, #32
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d007      	beq.n	80078de <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f06f 0220 	mvn.w	r2, #32
 80078d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80078d8:	6878      	ldr	r0, [r7, #4]
 80078da:	f001 f965 	bl	8008ba8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80078de:	bf00      	nop
 80078e0:	3710      	adds	r7, #16
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b086      	sub	sp, #24
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	60f8      	str	r0, [r7, #12]
 80078ee:	60b9      	str	r1, [r7, #8]
 80078f0:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80078f2:	2300      	movs	r3, #0
 80078f4:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d101      	bne.n	8007904 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007900:	2302      	movs	r3, #2
 8007902:	e088      	b.n	8007a16 <HAL_TIM_IC_ConfigChannel+0x130>
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d11b      	bne.n	800794a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8007922:	f000 fed5 	bl	80086d0 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	699a      	ldr	r2, [r3, #24]
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	f022 020c 	bic.w	r2, r2, #12
 8007934:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	6999      	ldr	r1, [r3, #24]
 800793c:	68bb      	ldr	r3, [r7, #8]
 800793e:	689a      	ldr	r2, [r3, #8]
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	430a      	orrs	r2, r1
 8007946:	619a      	str	r2, [r3, #24]
 8007948:	e060      	b.n	8007a0c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	2b04      	cmp	r3, #4
 800794e:	d11c      	bne.n	800798a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007954:	68bb      	ldr	r3, [r7, #8]
 8007956:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007958:	68bb      	ldr	r3, [r7, #8]
 800795a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800795c:	68bb      	ldr	r3, [r7, #8]
 800795e:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8007960:	f000 ff53 	bl	800880a <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	699a      	ldr	r2, [r3, #24]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8007972:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	6999      	ldr	r1, [r3, #24]
 800797a:	68bb      	ldr	r3, [r7, #8]
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	021a      	lsls	r2, r3, #8
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	430a      	orrs	r2, r1
 8007986:	619a      	str	r2, [r3, #24]
 8007988:	e040      	b.n	8007a0c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	2b08      	cmp	r3, #8
 800798e:	d11b      	bne.n	80079c8 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8007994:	68bb      	ldr	r3, [r7, #8]
 8007996:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8007998:	68bb      	ldr	r3, [r7, #8]
 800799a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80079a0:	f000 ffa0 	bl	80088e4 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	69da      	ldr	r2, [r3, #28]
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	f022 020c 	bic.w	r2, r2, #12
 80079b2:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	69d9      	ldr	r1, [r3, #28]
 80079ba:	68bb      	ldr	r3, [r7, #8]
 80079bc:	689a      	ldr	r2, [r3, #8]
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	430a      	orrs	r2, r1
 80079c4:	61da      	str	r2, [r3, #28]
 80079c6:	e021      	b.n	8007a0c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	2b0c      	cmp	r3, #12
 80079cc:	d11c      	bne.n	8007a08 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80079d6:	68bb      	ldr	r3, [r7, #8]
 80079d8:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 80079de:	f000 ffbd 	bl	800895c <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	69da      	ldr	r2, [r3, #28]
 80079e8:	68fb      	ldr	r3, [r7, #12]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80079f0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	69d9      	ldr	r1, [r3, #28]
 80079f8:	68bb      	ldr	r3, [r7, #8]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	021a      	lsls	r2, r3, #8
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	430a      	orrs	r2, r1
 8007a04:	61da      	str	r2, [r3, #28]
 8007a06:	e001      	b.n	8007a0c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	2200      	movs	r2, #0
 8007a10:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a14:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	3718      	adds	r7, #24
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	bd80      	pop	{r7, pc}
	...

08007a20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b086      	sub	sp, #24
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	60f8      	str	r0, [r7, #12]
 8007a28:	60b9      	str	r1, [r7, #8]
 8007a2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007a2c:	2300      	movs	r3, #0
 8007a2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a36:	2b01      	cmp	r3, #1
 8007a38:	d101      	bne.n	8007a3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007a3a:	2302      	movs	r3, #2
 8007a3c:	e0ff      	b.n	8007c3e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	2201      	movs	r2, #1
 8007a42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2b14      	cmp	r3, #20
 8007a4a:	f200 80f0 	bhi.w	8007c2e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8007a54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007a54:	08007aa9 	.word	0x08007aa9
 8007a58:	08007c2f 	.word	0x08007c2f
 8007a5c:	08007c2f 	.word	0x08007c2f
 8007a60:	08007c2f 	.word	0x08007c2f
 8007a64:	08007ae9 	.word	0x08007ae9
 8007a68:	08007c2f 	.word	0x08007c2f
 8007a6c:	08007c2f 	.word	0x08007c2f
 8007a70:	08007c2f 	.word	0x08007c2f
 8007a74:	08007b2b 	.word	0x08007b2b
 8007a78:	08007c2f 	.word	0x08007c2f
 8007a7c:	08007c2f 	.word	0x08007c2f
 8007a80:	08007c2f 	.word	0x08007c2f
 8007a84:	08007b6b 	.word	0x08007b6b
 8007a88:	08007c2f 	.word	0x08007c2f
 8007a8c:	08007c2f 	.word	0x08007c2f
 8007a90:	08007c2f 	.word	0x08007c2f
 8007a94:	08007bad 	.word	0x08007bad
 8007a98:	08007c2f 	.word	0x08007c2f
 8007a9c:	08007c2f 	.word	0x08007c2f
 8007aa0:	08007c2f 	.word	0x08007c2f
 8007aa4:	08007bed 	.word	0x08007bed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68b9      	ldr	r1, [r7, #8]
 8007aae:	4618      	mov	r0, r3
 8007ab0:	f000 faa4 	bl	8007ffc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	699a      	ldr	r2, [r3, #24]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f042 0208 	orr.w	r2, r2, #8
 8007ac2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	699a      	ldr	r2, [r3, #24]
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	f022 0204 	bic.w	r2, r2, #4
 8007ad2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	6999      	ldr	r1, [r3, #24]
 8007ada:	68bb      	ldr	r3, [r7, #8]
 8007adc:	691a      	ldr	r2, [r3, #16]
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	430a      	orrs	r2, r1
 8007ae4:	619a      	str	r2, [r3, #24]
      break;
 8007ae6:	e0a5      	b.n	8007c34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007ae8:	68fb      	ldr	r3, [r7, #12]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	68b9      	ldr	r1, [r7, #8]
 8007aee:	4618      	mov	r0, r3
 8007af0:	f000 fb14 	bl	800811c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	699a      	ldr	r2, [r3, #24]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	699a      	ldr	r2, [r3, #24]
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	6999      	ldr	r1, [r3, #24]
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	691b      	ldr	r3, [r3, #16]
 8007b1e:	021a      	lsls	r2, r3, #8
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	430a      	orrs	r2, r1
 8007b26:	619a      	str	r2, [r3, #24]
      break;
 8007b28:	e084      	b.n	8007c34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	68b9      	ldr	r1, [r7, #8]
 8007b30:	4618      	mov	r0, r3
 8007b32:	f000 fb7d 	bl	8008230 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	69da      	ldr	r2, [r3, #28]
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f042 0208 	orr.w	r2, r2, #8
 8007b44:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007b46:	68fb      	ldr	r3, [r7, #12]
 8007b48:	681b      	ldr	r3, [r3, #0]
 8007b4a:	69da      	ldr	r2, [r3, #28]
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	f022 0204 	bic.w	r2, r2, #4
 8007b54:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	69d9      	ldr	r1, [r3, #28]
 8007b5c:	68bb      	ldr	r3, [r7, #8]
 8007b5e:	691a      	ldr	r2, [r3, #16]
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	430a      	orrs	r2, r1
 8007b66:	61da      	str	r2, [r3, #28]
      break;
 8007b68:	e064      	b.n	8007c34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	68b9      	ldr	r1, [r7, #8]
 8007b70:	4618      	mov	r0, r3
 8007b72:	f000 fbe5 	bl	8008340 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	69da      	ldr	r2, [r3, #28]
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	681b      	ldr	r3, [r3, #0]
 8007b80:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007b84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	69da      	ldr	r2, [r3, #28]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007b94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	69d9      	ldr	r1, [r3, #28]
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	691b      	ldr	r3, [r3, #16]
 8007ba0:	021a      	lsls	r2, r3, #8
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	430a      	orrs	r2, r1
 8007ba8:	61da      	str	r2, [r3, #28]
      break;
 8007baa:	e043      	b.n	8007c34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	68b9      	ldr	r1, [r7, #8]
 8007bb2:	4618      	mov	r0, r3
 8007bb4:	f000 fc2e 	bl	8008414 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f042 0208 	orr.w	r2, r2, #8
 8007bc6:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f022 0204 	bic.w	r2, r2, #4
 8007bd6:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007bde:	68bb      	ldr	r3, [r7, #8]
 8007be0:	691a      	ldr	r2, [r3, #16]
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	430a      	orrs	r2, r1
 8007be8:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007bea:	e023      	b.n	8007c34 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	68b9      	ldr	r1, [r7, #8]
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f000 fc72 	bl	80084dc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007c06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007c16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8007c1e:	68bb      	ldr	r3, [r7, #8]
 8007c20:	691b      	ldr	r3, [r3, #16]
 8007c22:	021a      	lsls	r2, r3, #8
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	430a      	orrs	r2, r1
 8007c2a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8007c2c:	e002      	b.n	8007c34 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	75fb      	strb	r3, [r7, #23]
      break;
 8007c32:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	2200      	movs	r2, #0
 8007c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007c3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c3e:	4618      	mov	r0, r3
 8007c40:	3718      	adds	r7, #24
 8007c42:	46bd      	mov	sp, r7
 8007c44:	bd80      	pop	{r7, pc}
 8007c46:	bf00      	nop

08007c48 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007c48:	b580      	push	{r7, lr}
 8007c4a:	b084      	sub	sp, #16
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	6078      	str	r0, [r7, #4]
 8007c50:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007c52:	2300      	movs	r3, #0
 8007c54:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d101      	bne.n	8007c64 <HAL_TIM_ConfigClockSource+0x1c>
 8007c60:	2302      	movs	r3, #2
 8007c62:	e0b6      	b.n	8007dd2 <HAL_TIM_ConfigClockSource+0x18a>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2201      	movs	r2, #1
 8007c68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	2202      	movs	r2, #2
 8007c70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007c82:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007c86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	68ba      	ldr	r2, [r7, #8]
 8007c96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ca0:	d03e      	beq.n	8007d20 <HAL_TIM_ConfigClockSource+0xd8>
 8007ca2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ca6:	f200 8087 	bhi.w	8007db8 <HAL_TIM_ConfigClockSource+0x170>
 8007caa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cae:	f000 8086 	beq.w	8007dbe <HAL_TIM_ConfigClockSource+0x176>
 8007cb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cb6:	d87f      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x170>
 8007cb8:	2b70      	cmp	r3, #112	@ 0x70
 8007cba:	d01a      	beq.n	8007cf2 <HAL_TIM_ConfigClockSource+0xaa>
 8007cbc:	2b70      	cmp	r3, #112	@ 0x70
 8007cbe:	d87b      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x170>
 8007cc0:	2b60      	cmp	r3, #96	@ 0x60
 8007cc2:	d050      	beq.n	8007d66 <HAL_TIM_ConfigClockSource+0x11e>
 8007cc4:	2b60      	cmp	r3, #96	@ 0x60
 8007cc6:	d877      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x170>
 8007cc8:	2b50      	cmp	r3, #80	@ 0x50
 8007cca:	d03c      	beq.n	8007d46 <HAL_TIM_ConfigClockSource+0xfe>
 8007ccc:	2b50      	cmp	r3, #80	@ 0x50
 8007cce:	d873      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x170>
 8007cd0:	2b40      	cmp	r3, #64	@ 0x40
 8007cd2:	d058      	beq.n	8007d86 <HAL_TIM_ConfigClockSource+0x13e>
 8007cd4:	2b40      	cmp	r3, #64	@ 0x40
 8007cd6:	d86f      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x170>
 8007cd8:	2b30      	cmp	r3, #48	@ 0x30
 8007cda:	d064      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0x15e>
 8007cdc:	2b30      	cmp	r3, #48	@ 0x30
 8007cde:	d86b      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x170>
 8007ce0:	2b20      	cmp	r3, #32
 8007ce2:	d060      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0x15e>
 8007ce4:	2b20      	cmp	r3, #32
 8007ce6:	d867      	bhi.n	8007db8 <HAL_TIM_ConfigClockSource+0x170>
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d05c      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0x15e>
 8007cec:	2b10      	cmp	r3, #16
 8007cee:	d05a      	beq.n	8007da6 <HAL_TIM_ConfigClockSource+0x15e>
 8007cf0:	e062      	b.n	8007db8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d02:	f000 fe83 	bl	8008a0c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007d14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	68ba      	ldr	r2, [r7, #8]
 8007d1c:	609a      	str	r2, [r3, #8]
      break;
 8007d1e:	e04f      	b.n	8007dc0 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d24:	683b      	ldr	r3, [r7, #0]
 8007d26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d2c:	683b      	ldr	r3, [r7, #0]
 8007d2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d30:	f000 fe6c 	bl	8008a0c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	689a      	ldr	r2, [r3, #8]
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007d42:	609a      	str	r2, [r3, #8]
      break;
 8007d44:	e03c      	b.n	8007dc0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d4a:	683b      	ldr	r3, [r7, #0]
 8007d4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d4e:	683b      	ldr	r3, [r7, #0]
 8007d50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d52:	461a      	mov	r2, r3
 8007d54:	f000 fd2a 	bl	80087ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	2150      	movs	r1, #80	@ 0x50
 8007d5e:	4618      	mov	r0, r3
 8007d60:	f000 fe39 	bl	80089d6 <TIM_ITRx_SetConfig>
      break;
 8007d64:	e02c      	b.n	8007dc0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d6a:	683b      	ldr	r3, [r7, #0]
 8007d6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d6e:	683b      	ldr	r3, [r7, #0]
 8007d70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d72:	461a      	mov	r2, r3
 8007d74:	f000 fd86 	bl	8008884 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	2160      	movs	r1, #96	@ 0x60
 8007d7e:	4618      	mov	r0, r3
 8007d80:	f000 fe29 	bl	80089d6 <TIM_ITRx_SetConfig>
      break;
 8007d84:	e01c      	b.n	8007dc0 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007d8a:	683b      	ldr	r3, [r7, #0]
 8007d8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007d8e:	683b      	ldr	r3, [r7, #0]
 8007d90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d92:	461a      	mov	r2, r3
 8007d94:	f000 fd0a 	bl	80087ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	2140      	movs	r1, #64	@ 0x40
 8007d9e:	4618      	mov	r0, r3
 8007da0:	f000 fe19 	bl	80089d6 <TIM_ITRx_SetConfig>
      break;
 8007da4:	e00c      	b.n	8007dc0 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681a      	ldr	r2, [r3, #0]
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	4619      	mov	r1, r3
 8007db0:	4610      	mov	r0, r2
 8007db2:	f000 fe10 	bl	80089d6 <TIM_ITRx_SetConfig>
      break;
 8007db6:	e003      	b.n	8007dc0 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007db8:	2301      	movs	r3, #1
 8007dba:	73fb      	strb	r3, [r7, #15]
      break;
 8007dbc:	e000      	b.n	8007dc0 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007dbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007dd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3710      	adds	r7, #16
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	bd80      	pop	{r7, pc}

08007dda <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007dda:	b580      	push	{r7, lr}
 8007ddc:	b082      	sub	sp, #8
 8007dde:	af00      	add	r7, sp, #0
 8007de0:	6078      	str	r0, [r7, #4]
 8007de2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d101      	bne.n	8007df2 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007dee:	2302      	movs	r3, #2
 8007df0:	e031      	b.n	8007e56 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2201      	movs	r2, #1
 8007df6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2202      	movs	r2, #2
 8007dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007e02:	6839      	ldr	r1, [r7, #0]
 8007e04:	6878      	ldr	r0, [r7, #4]
 8007e06:	f000 fbcf 	bl	80085a8 <TIM_SlaveTimer_SetConfig>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d009      	beq.n	8007e24 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2201      	movs	r2, #1
 8007e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	e018      	b.n	8007e56 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68da      	ldr	r2, [r3, #12]
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007e32:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	68da      	ldr	r2, [r3, #12]
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007e42:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2201      	movs	r2, #1
 8007e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2200      	movs	r2, #0
 8007e50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007e54:	2300      	movs	r3, #0
}
 8007e56:	4618      	mov	r0, r3
 8007e58:	3708      	adds	r7, #8
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}

08007e5e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e5e:	b480      	push	{r7}
 8007e60:	b083      	sub	sp, #12
 8007e62:	af00      	add	r7, sp, #0
 8007e64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007e66:	bf00      	nop
 8007e68:	370c      	adds	r7, #12
 8007e6a:	46bd      	mov	sp, r7
 8007e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e70:	4770      	bx	lr

08007e72 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e72:	b480      	push	{r7}
 8007e74:	b083      	sub	sp, #12
 8007e76:	af00      	add	r7, sp, #0
 8007e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e7a:	bf00      	nop
 8007e7c:	370c      	adds	r7, #12
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e84:	4770      	bx	lr

08007e86 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007e86:	b480      	push	{r7}
 8007e88:	b083      	sub	sp, #12
 8007e8a:	af00      	add	r7, sp, #0
 8007e8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007e8e:	bf00      	nop
 8007e90:	370c      	adds	r7, #12
 8007e92:	46bd      	mov	sp, r7
 8007e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e98:	4770      	bx	lr

08007e9a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007e9a:	b480      	push	{r7}
 8007e9c:	b083      	sub	sp, #12
 8007e9e:	af00      	add	r7, sp, #0
 8007ea0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ea2:	bf00      	nop
 8007ea4:	370c      	adds	r7, #12
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr
	...

08007eb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4a46      	ldr	r2, [pc, #280]	@ (8007fdc <TIM_Base_SetConfig+0x12c>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d013      	beq.n	8007ef0 <TIM_Base_SetConfig+0x40>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ece:	d00f      	beq.n	8007ef0 <TIM_Base_SetConfig+0x40>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a43      	ldr	r2, [pc, #268]	@ (8007fe0 <TIM_Base_SetConfig+0x130>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d00b      	beq.n	8007ef0 <TIM_Base_SetConfig+0x40>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	4a42      	ldr	r2, [pc, #264]	@ (8007fe4 <TIM_Base_SetConfig+0x134>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d007      	beq.n	8007ef0 <TIM_Base_SetConfig+0x40>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	4a41      	ldr	r2, [pc, #260]	@ (8007fe8 <TIM_Base_SetConfig+0x138>)
 8007ee4:	4293      	cmp	r3, r2
 8007ee6:	d003      	beq.n	8007ef0 <TIM_Base_SetConfig+0x40>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	4a40      	ldr	r2, [pc, #256]	@ (8007fec <TIM_Base_SetConfig+0x13c>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d108      	bne.n	8007f02 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ef6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	685b      	ldr	r3, [r3, #4]
 8007efc:	68fa      	ldr	r2, [r7, #12]
 8007efe:	4313      	orrs	r3, r2
 8007f00:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	4a35      	ldr	r2, [pc, #212]	@ (8007fdc <TIM_Base_SetConfig+0x12c>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d01f      	beq.n	8007f4a <TIM_Base_SetConfig+0x9a>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007f10:	d01b      	beq.n	8007f4a <TIM_Base_SetConfig+0x9a>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	4a32      	ldr	r2, [pc, #200]	@ (8007fe0 <TIM_Base_SetConfig+0x130>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d017      	beq.n	8007f4a <TIM_Base_SetConfig+0x9a>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	4a31      	ldr	r2, [pc, #196]	@ (8007fe4 <TIM_Base_SetConfig+0x134>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d013      	beq.n	8007f4a <TIM_Base_SetConfig+0x9a>
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	4a30      	ldr	r2, [pc, #192]	@ (8007fe8 <TIM_Base_SetConfig+0x138>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d00f      	beq.n	8007f4a <TIM_Base_SetConfig+0x9a>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	4a2f      	ldr	r2, [pc, #188]	@ (8007fec <TIM_Base_SetConfig+0x13c>)
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	d00b      	beq.n	8007f4a <TIM_Base_SetConfig+0x9a>
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	4a2e      	ldr	r2, [pc, #184]	@ (8007ff0 <TIM_Base_SetConfig+0x140>)
 8007f36:	4293      	cmp	r3, r2
 8007f38:	d007      	beq.n	8007f4a <TIM_Base_SetConfig+0x9a>
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	4a2d      	ldr	r2, [pc, #180]	@ (8007ff4 <TIM_Base_SetConfig+0x144>)
 8007f3e:	4293      	cmp	r3, r2
 8007f40:	d003      	beq.n	8007f4a <TIM_Base_SetConfig+0x9a>
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	4a2c      	ldr	r2, [pc, #176]	@ (8007ff8 <TIM_Base_SetConfig+0x148>)
 8007f46:	4293      	cmp	r3, r2
 8007f48:	d108      	bne.n	8007f5c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007f50:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	68db      	ldr	r3, [r3, #12]
 8007f56:	68fa      	ldr	r2, [r7, #12]
 8007f58:	4313      	orrs	r3, r2
 8007f5a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007f62:	683b      	ldr	r3, [r7, #0]
 8007f64:	695b      	ldr	r3, [r3, #20]
 8007f66:	4313      	orrs	r3, r2
 8007f68:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	68fa      	ldr	r2, [r7, #12]
 8007f6e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	689a      	ldr	r2, [r3, #8]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	681a      	ldr	r2, [r3, #0]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	4a16      	ldr	r2, [pc, #88]	@ (8007fdc <TIM_Base_SetConfig+0x12c>)
 8007f84:	4293      	cmp	r3, r2
 8007f86:	d00f      	beq.n	8007fa8 <TIM_Base_SetConfig+0xf8>
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	4a18      	ldr	r2, [pc, #96]	@ (8007fec <TIM_Base_SetConfig+0x13c>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d00b      	beq.n	8007fa8 <TIM_Base_SetConfig+0xf8>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	4a17      	ldr	r2, [pc, #92]	@ (8007ff0 <TIM_Base_SetConfig+0x140>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d007      	beq.n	8007fa8 <TIM_Base_SetConfig+0xf8>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	4a16      	ldr	r2, [pc, #88]	@ (8007ff4 <TIM_Base_SetConfig+0x144>)
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	d003      	beq.n	8007fa8 <TIM_Base_SetConfig+0xf8>
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	4a15      	ldr	r2, [pc, #84]	@ (8007ff8 <TIM_Base_SetConfig+0x148>)
 8007fa4:	4293      	cmp	r3, r2
 8007fa6:	d103      	bne.n	8007fb0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	691a      	ldr	r2, [r3, #16]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	691b      	ldr	r3, [r3, #16]
 8007fba:	f003 0301 	and.w	r3, r3, #1
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d105      	bne.n	8007fce <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	f023 0201 	bic.w	r2, r3, #1
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	611a      	str	r2, [r3, #16]
  }
}
 8007fce:	bf00      	nop
 8007fd0:	3714      	adds	r7, #20
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr
 8007fda:	bf00      	nop
 8007fdc:	40012c00 	.word	0x40012c00
 8007fe0:	40000400 	.word	0x40000400
 8007fe4:	40000800 	.word	0x40000800
 8007fe8:	40000c00 	.word	0x40000c00
 8007fec:	40013400 	.word	0x40013400
 8007ff0:	40014000 	.word	0x40014000
 8007ff4:	40014400 	.word	0x40014400
 8007ff8:	40014800 	.word	0x40014800

08007ffc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007ffc:	b480      	push	{r7}
 8007ffe:	b087      	sub	sp, #28
 8008000:	af00      	add	r7, sp, #0
 8008002:	6078      	str	r0, [r7, #4]
 8008004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	6a1b      	ldr	r3, [r3, #32]
 800800a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6a1b      	ldr	r3, [r3, #32]
 8008010:	f023 0201 	bic.w	r2, r3, #1
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	685b      	ldr	r3, [r3, #4]
 800801c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	699b      	ldr	r3, [r3, #24]
 8008022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800802a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800802e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f023 0303 	bic.w	r3, r3, #3
 8008036:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	68fa      	ldr	r2, [r7, #12]
 800803e:	4313      	orrs	r3, r2
 8008040:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008042:	697b      	ldr	r3, [r7, #20]
 8008044:	f023 0302 	bic.w	r3, r3, #2
 8008048:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	689b      	ldr	r3, [r3, #8]
 800804e:	697a      	ldr	r2, [r7, #20]
 8008050:	4313      	orrs	r3, r2
 8008052:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a2c      	ldr	r2, [pc, #176]	@ (8008108 <TIM_OC1_SetConfig+0x10c>)
 8008058:	4293      	cmp	r3, r2
 800805a:	d00f      	beq.n	800807c <TIM_OC1_SetConfig+0x80>
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	4a2b      	ldr	r2, [pc, #172]	@ (800810c <TIM_OC1_SetConfig+0x110>)
 8008060:	4293      	cmp	r3, r2
 8008062:	d00b      	beq.n	800807c <TIM_OC1_SetConfig+0x80>
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	4a2a      	ldr	r2, [pc, #168]	@ (8008110 <TIM_OC1_SetConfig+0x114>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d007      	beq.n	800807c <TIM_OC1_SetConfig+0x80>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	4a29      	ldr	r2, [pc, #164]	@ (8008114 <TIM_OC1_SetConfig+0x118>)
 8008070:	4293      	cmp	r3, r2
 8008072:	d003      	beq.n	800807c <TIM_OC1_SetConfig+0x80>
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a28      	ldr	r2, [pc, #160]	@ (8008118 <TIM_OC1_SetConfig+0x11c>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d10c      	bne.n	8008096 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	f023 0308 	bic.w	r3, r3, #8
 8008082:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	68db      	ldr	r3, [r3, #12]
 8008088:	697a      	ldr	r2, [r7, #20]
 800808a:	4313      	orrs	r3, r2
 800808c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800808e:	697b      	ldr	r3, [r7, #20]
 8008090:	f023 0304 	bic.w	r3, r3, #4
 8008094:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	4a1b      	ldr	r2, [pc, #108]	@ (8008108 <TIM_OC1_SetConfig+0x10c>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d00f      	beq.n	80080be <TIM_OC1_SetConfig+0xc2>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	4a1a      	ldr	r2, [pc, #104]	@ (800810c <TIM_OC1_SetConfig+0x110>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d00b      	beq.n	80080be <TIM_OC1_SetConfig+0xc2>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	4a19      	ldr	r2, [pc, #100]	@ (8008110 <TIM_OC1_SetConfig+0x114>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d007      	beq.n	80080be <TIM_OC1_SetConfig+0xc2>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	4a18      	ldr	r2, [pc, #96]	@ (8008114 <TIM_OC1_SetConfig+0x118>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d003      	beq.n	80080be <TIM_OC1_SetConfig+0xc2>
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	4a17      	ldr	r2, [pc, #92]	@ (8008118 <TIM_OC1_SetConfig+0x11c>)
 80080ba:	4293      	cmp	r3, r2
 80080bc:	d111      	bne.n	80080e2 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80080be:	693b      	ldr	r3, [r7, #16]
 80080c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080c4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80080c6:	693b      	ldr	r3, [r7, #16]
 80080c8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80080cc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	693a      	ldr	r2, [r7, #16]
 80080d4:	4313      	orrs	r3, r2
 80080d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	693a      	ldr	r2, [r7, #16]
 80080de:	4313      	orrs	r3, r2
 80080e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	693a      	ldr	r2, [r7, #16]
 80080e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	68fa      	ldr	r2, [r7, #12]
 80080ec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80080ee:	683b      	ldr	r3, [r7, #0]
 80080f0:	685a      	ldr	r2, [r3, #4]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	697a      	ldr	r2, [r7, #20]
 80080fa:	621a      	str	r2, [r3, #32]
}
 80080fc:	bf00      	nop
 80080fe:	371c      	adds	r7, #28
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr
 8008108:	40012c00 	.word	0x40012c00
 800810c:	40013400 	.word	0x40013400
 8008110:	40014000 	.word	0x40014000
 8008114:	40014400 	.word	0x40014400
 8008118:	40014800 	.word	0x40014800

0800811c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800811c:	b480      	push	{r7}
 800811e:	b087      	sub	sp, #28
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
 8008124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6a1b      	ldr	r3, [r3, #32]
 800812a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6a1b      	ldr	r3, [r3, #32]
 8008130:	f023 0210 	bic.w	r2, r3, #16
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	685b      	ldr	r3, [r3, #4]
 800813c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800814a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800814e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008156:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008158:	683b      	ldr	r3, [r7, #0]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	021b      	lsls	r3, r3, #8
 800815e:	68fa      	ldr	r2, [r7, #12]
 8008160:	4313      	orrs	r3, r2
 8008162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	f023 0320 	bic.w	r3, r3, #32
 800816a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800816c:	683b      	ldr	r3, [r7, #0]
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	011b      	lsls	r3, r3, #4
 8008172:	697a      	ldr	r2, [r7, #20]
 8008174:	4313      	orrs	r3, r2
 8008176:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	4a28      	ldr	r2, [pc, #160]	@ (800821c <TIM_OC2_SetConfig+0x100>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d003      	beq.n	8008188 <TIM_OC2_SetConfig+0x6c>
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	4a27      	ldr	r2, [pc, #156]	@ (8008220 <TIM_OC2_SetConfig+0x104>)
 8008184:	4293      	cmp	r3, r2
 8008186:	d10d      	bne.n	80081a4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800818e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	68db      	ldr	r3, [r3, #12]
 8008194:	011b      	lsls	r3, r3, #4
 8008196:	697a      	ldr	r2, [r7, #20]
 8008198:	4313      	orrs	r3, r2
 800819a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800819c:	697b      	ldr	r3, [r7, #20]
 800819e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80081a2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	4a1d      	ldr	r2, [pc, #116]	@ (800821c <TIM_OC2_SetConfig+0x100>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d00f      	beq.n	80081cc <TIM_OC2_SetConfig+0xb0>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	4a1c      	ldr	r2, [pc, #112]	@ (8008220 <TIM_OC2_SetConfig+0x104>)
 80081b0:	4293      	cmp	r3, r2
 80081b2:	d00b      	beq.n	80081cc <TIM_OC2_SetConfig+0xb0>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	4a1b      	ldr	r2, [pc, #108]	@ (8008224 <TIM_OC2_SetConfig+0x108>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d007      	beq.n	80081cc <TIM_OC2_SetConfig+0xb0>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	4a1a      	ldr	r2, [pc, #104]	@ (8008228 <TIM_OC2_SetConfig+0x10c>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d003      	beq.n	80081cc <TIM_OC2_SetConfig+0xb0>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	4a19      	ldr	r2, [pc, #100]	@ (800822c <TIM_OC2_SetConfig+0x110>)
 80081c8:	4293      	cmp	r3, r2
 80081ca:	d113      	bne.n	80081f4 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80081d2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80081d4:	693b      	ldr	r3, [r7, #16]
 80081d6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80081da:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80081dc:	683b      	ldr	r3, [r7, #0]
 80081de:	695b      	ldr	r3, [r3, #20]
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	693a      	ldr	r2, [r7, #16]
 80081e4:	4313      	orrs	r3, r2
 80081e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	699b      	ldr	r3, [r3, #24]
 80081ec:	009b      	lsls	r3, r3, #2
 80081ee:	693a      	ldr	r2, [r7, #16]
 80081f0:	4313      	orrs	r3, r2
 80081f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	693a      	ldr	r2, [r7, #16]
 80081f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	68fa      	ldr	r2, [r7, #12]
 80081fe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008200:	683b      	ldr	r3, [r7, #0]
 8008202:	685a      	ldr	r2, [r3, #4]
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	697a      	ldr	r2, [r7, #20]
 800820c:	621a      	str	r2, [r3, #32]
}
 800820e:	bf00      	nop
 8008210:	371c      	adds	r7, #28
 8008212:	46bd      	mov	sp, r7
 8008214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008218:	4770      	bx	lr
 800821a:	bf00      	nop
 800821c:	40012c00 	.word	0x40012c00
 8008220:	40013400 	.word	0x40013400
 8008224:	40014000 	.word	0x40014000
 8008228:	40014400 	.word	0x40014400
 800822c:	40014800 	.word	0x40014800

08008230 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008230:	b480      	push	{r7}
 8008232:	b087      	sub	sp, #28
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
 8008238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	6a1b      	ldr	r3, [r3, #32]
 800823e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6a1b      	ldr	r3, [r3, #32]
 8008244:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	69db      	ldr	r3, [r3, #28]
 8008256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800825e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	f023 0303 	bic.w	r3, r3, #3
 800826a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800826c:	683b      	ldr	r3, [r7, #0]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	68fa      	ldr	r2, [r7, #12]
 8008272:	4313      	orrs	r3, r2
 8008274:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008276:	697b      	ldr	r3, [r7, #20]
 8008278:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800827c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800827e:	683b      	ldr	r3, [r7, #0]
 8008280:	689b      	ldr	r3, [r3, #8]
 8008282:	021b      	lsls	r3, r3, #8
 8008284:	697a      	ldr	r2, [r7, #20]
 8008286:	4313      	orrs	r3, r2
 8008288:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	4a27      	ldr	r2, [pc, #156]	@ (800832c <TIM_OC3_SetConfig+0xfc>)
 800828e:	4293      	cmp	r3, r2
 8008290:	d003      	beq.n	800829a <TIM_OC3_SetConfig+0x6a>
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	4a26      	ldr	r2, [pc, #152]	@ (8008330 <TIM_OC3_SetConfig+0x100>)
 8008296:	4293      	cmp	r3, r2
 8008298:	d10d      	bne.n	80082b6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80082a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	68db      	ldr	r3, [r3, #12]
 80082a6:	021b      	lsls	r3, r3, #8
 80082a8:	697a      	ldr	r2, [r7, #20]
 80082aa:	4313      	orrs	r3, r2
 80082ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80082b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	4a1c      	ldr	r2, [pc, #112]	@ (800832c <TIM_OC3_SetConfig+0xfc>)
 80082ba:	4293      	cmp	r3, r2
 80082bc:	d00f      	beq.n	80082de <TIM_OC3_SetConfig+0xae>
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	4a1b      	ldr	r2, [pc, #108]	@ (8008330 <TIM_OC3_SetConfig+0x100>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d00b      	beq.n	80082de <TIM_OC3_SetConfig+0xae>
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4a1a      	ldr	r2, [pc, #104]	@ (8008334 <TIM_OC3_SetConfig+0x104>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d007      	beq.n	80082de <TIM_OC3_SetConfig+0xae>
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	4a19      	ldr	r2, [pc, #100]	@ (8008338 <TIM_OC3_SetConfig+0x108>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d003      	beq.n	80082de <TIM_OC3_SetConfig+0xae>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	4a18      	ldr	r2, [pc, #96]	@ (800833c <TIM_OC3_SetConfig+0x10c>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d113      	bne.n	8008306 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80082e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80082e6:	693b      	ldr	r3, [r7, #16]
 80082e8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80082ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80082ee:	683b      	ldr	r3, [r7, #0]
 80082f0:	695b      	ldr	r3, [r3, #20]
 80082f2:	011b      	lsls	r3, r3, #4
 80082f4:	693a      	ldr	r2, [r7, #16]
 80082f6:	4313      	orrs	r3, r2
 80082f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	699b      	ldr	r3, [r3, #24]
 80082fe:	011b      	lsls	r3, r3, #4
 8008300:	693a      	ldr	r2, [r7, #16]
 8008302:	4313      	orrs	r3, r2
 8008304:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	693a      	ldr	r2, [r7, #16]
 800830a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	68fa      	ldr	r2, [r7, #12]
 8008310:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	685a      	ldr	r2, [r3, #4]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	697a      	ldr	r2, [r7, #20]
 800831e:	621a      	str	r2, [r3, #32]
}
 8008320:	bf00      	nop
 8008322:	371c      	adds	r7, #28
 8008324:	46bd      	mov	sp, r7
 8008326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832a:	4770      	bx	lr
 800832c:	40012c00 	.word	0x40012c00
 8008330:	40013400 	.word	0x40013400
 8008334:	40014000 	.word	0x40014000
 8008338:	40014400 	.word	0x40014400
 800833c:	40014800 	.word	0x40014800

08008340 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008340:	b480      	push	{r7}
 8008342:	b087      	sub	sp, #28
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6a1b      	ldr	r3, [r3, #32]
 800834e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	6a1b      	ldr	r3, [r3, #32]
 8008354:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	69db      	ldr	r3, [r3, #28]
 8008366:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800836e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008372:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800837a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	021b      	lsls	r3, r3, #8
 8008382:	68fa      	ldr	r2, [r7, #12]
 8008384:	4313      	orrs	r3, r2
 8008386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008388:	693b      	ldr	r3, [r7, #16]
 800838a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800838e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	689b      	ldr	r3, [r3, #8]
 8008394:	031b      	lsls	r3, r3, #12
 8008396:	693a      	ldr	r2, [r7, #16]
 8008398:	4313      	orrs	r3, r2
 800839a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	4a18      	ldr	r2, [pc, #96]	@ (8008400 <TIM_OC4_SetConfig+0xc0>)
 80083a0:	4293      	cmp	r3, r2
 80083a2:	d00f      	beq.n	80083c4 <TIM_OC4_SetConfig+0x84>
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	4a17      	ldr	r2, [pc, #92]	@ (8008404 <TIM_OC4_SetConfig+0xc4>)
 80083a8:	4293      	cmp	r3, r2
 80083aa:	d00b      	beq.n	80083c4 <TIM_OC4_SetConfig+0x84>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	4a16      	ldr	r2, [pc, #88]	@ (8008408 <TIM_OC4_SetConfig+0xc8>)
 80083b0:	4293      	cmp	r3, r2
 80083b2:	d007      	beq.n	80083c4 <TIM_OC4_SetConfig+0x84>
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	4a15      	ldr	r2, [pc, #84]	@ (800840c <TIM_OC4_SetConfig+0xcc>)
 80083b8:	4293      	cmp	r3, r2
 80083ba:	d003      	beq.n	80083c4 <TIM_OC4_SetConfig+0x84>
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	4a14      	ldr	r2, [pc, #80]	@ (8008410 <TIM_OC4_SetConfig+0xd0>)
 80083c0:	4293      	cmp	r3, r2
 80083c2:	d109      	bne.n	80083d8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083ca:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80083cc:	683b      	ldr	r3, [r7, #0]
 80083ce:	695b      	ldr	r3, [r3, #20]
 80083d0:	019b      	lsls	r3, r3, #6
 80083d2:	697a      	ldr	r2, [r7, #20]
 80083d4:	4313      	orrs	r3, r2
 80083d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	697a      	ldr	r2, [r7, #20]
 80083dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	68fa      	ldr	r2, [r7, #12]
 80083e2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80083e4:	683b      	ldr	r3, [r7, #0]
 80083e6:	685a      	ldr	r2, [r3, #4]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	693a      	ldr	r2, [r7, #16]
 80083f0:	621a      	str	r2, [r3, #32]
}
 80083f2:	bf00      	nop
 80083f4:	371c      	adds	r7, #28
 80083f6:	46bd      	mov	sp, r7
 80083f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fc:	4770      	bx	lr
 80083fe:	bf00      	nop
 8008400:	40012c00 	.word	0x40012c00
 8008404:	40013400 	.word	0x40013400
 8008408:	40014000 	.word	0x40014000
 800840c:	40014400 	.word	0x40014400
 8008410:	40014800 	.word	0x40014800

08008414 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008414:	b480      	push	{r7}
 8008416:	b087      	sub	sp, #28
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
 800841c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	6a1b      	ldr	r3, [r3, #32]
 8008422:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	6a1b      	ldr	r3, [r3, #32]
 8008428:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	685b      	ldr	r3, [r3, #4]
 8008434:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800843a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008442:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008446:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	68fa      	ldr	r2, [r7, #12]
 800844e:	4313      	orrs	r3, r2
 8008450:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008458:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800845a:	683b      	ldr	r3, [r7, #0]
 800845c:	689b      	ldr	r3, [r3, #8]
 800845e:	041b      	lsls	r3, r3, #16
 8008460:	693a      	ldr	r2, [r7, #16]
 8008462:	4313      	orrs	r3, r2
 8008464:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	4a17      	ldr	r2, [pc, #92]	@ (80084c8 <TIM_OC5_SetConfig+0xb4>)
 800846a:	4293      	cmp	r3, r2
 800846c:	d00f      	beq.n	800848e <TIM_OC5_SetConfig+0x7a>
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	4a16      	ldr	r2, [pc, #88]	@ (80084cc <TIM_OC5_SetConfig+0xb8>)
 8008472:	4293      	cmp	r3, r2
 8008474:	d00b      	beq.n	800848e <TIM_OC5_SetConfig+0x7a>
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	4a15      	ldr	r2, [pc, #84]	@ (80084d0 <TIM_OC5_SetConfig+0xbc>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d007      	beq.n	800848e <TIM_OC5_SetConfig+0x7a>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	4a14      	ldr	r2, [pc, #80]	@ (80084d4 <TIM_OC5_SetConfig+0xc0>)
 8008482:	4293      	cmp	r3, r2
 8008484:	d003      	beq.n	800848e <TIM_OC5_SetConfig+0x7a>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	4a13      	ldr	r2, [pc, #76]	@ (80084d8 <TIM_OC5_SetConfig+0xc4>)
 800848a:	4293      	cmp	r3, r2
 800848c:	d109      	bne.n	80084a2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800848e:	697b      	ldr	r3, [r7, #20]
 8008490:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008494:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	695b      	ldr	r3, [r3, #20]
 800849a:	021b      	lsls	r3, r3, #8
 800849c:	697a      	ldr	r2, [r7, #20]
 800849e:	4313      	orrs	r3, r2
 80084a0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	697a      	ldr	r2, [r7, #20]
 80084a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	68fa      	ldr	r2, [r7, #12]
 80084ac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	685a      	ldr	r2, [r3, #4]
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	693a      	ldr	r2, [r7, #16]
 80084ba:	621a      	str	r2, [r3, #32]
}
 80084bc:	bf00      	nop
 80084be:	371c      	adds	r7, #28
 80084c0:	46bd      	mov	sp, r7
 80084c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c6:	4770      	bx	lr
 80084c8:	40012c00 	.word	0x40012c00
 80084cc:	40013400 	.word	0x40013400
 80084d0:	40014000 	.word	0x40014000
 80084d4:	40014400 	.word	0x40014400
 80084d8:	40014800 	.word	0x40014800

080084dc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80084dc:	b480      	push	{r7}
 80084de:	b087      	sub	sp, #28
 80084e0:	af00      	add	r7, sp, #0
 80084e2:	6078      	str	r0, [r7, #4]
 80084e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6a1b      	ldr	r3, [r3, #32]
 80084ea:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6a1b      	ldr	r3, [r3, #32]
 80084f0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800850a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800850e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008510:	683b      	ldr	r3, [r7, #0]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	021b      	lsls	r3, r3, #8
 8008516:	68fa      	ldr	r2, [r7, #12]
 8008518:	4313      	orrs	r3, r2
 800851a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800851c:	693b      	ldr	r3, [r7, #16]
 800851e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008522:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	689b      	ldr	r3, [r3, #8]
 8008528:	051b      	lsls	r3, r3, #20
 800852a:	693a      	ldr	r2, [r7, #16]
 800852c:	4313      	orrs	r3, r2
 800852e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	4a18      	ldr	r2, [pc, #96]	@ (8008594 <TIM_OC6_SetConfig+0xb8>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d00f      	beq.n	8008558 <TIM_OC6_SetConfig+0x7c>
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	4a17      	ldr	r2, [pc, #92]	@ (8008598 <TIM_OC6_SetConfig+0xbc>)
 800853c:	4293      	cmp	r3, r2
 800853e:	d00b      	beq.n	8008558 <TIM_OC6_SetConfig+0x7c>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4a16      	ldr	r2, [pc, #88]	@ (800859c <TIM_OC6_SetConfig+0xc0>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d007      	beq.n	8008558 <TIM_OC6_SetConfig+0x7c>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	4a15      	ldr	r2, [pc, #84]	@ (80085a0 <TIM_OC6_SetConfig+0xc4>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d003      	beq.n	8008558 <TIM_OC6_SetConfig+0x7c>
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	4a14      	ldr	r2, [pc, #80]	@ (80085a4 <TIM_OC6_SetConfig+0xc8>)
 8008554:	4293      	cmp	r3, r2
 8008556:	d109      	bne.n	800856c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800855e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008560:	683b      	ldr	r3, [r7, #0]
 8008562:	695b      	ldr	r3, [r3, #20]
 8008564:	029b      	lsls	r3, r3, #10
 8008566:	697a      	ldr	r2, [r7, #20]
 8008568:	4313      	orrs	r3, r2
 800856a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	697a      	ldr	r2, [r7, #20]
 8008570:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	68fa      	ldr	r2, [r7, #12]
 8008576:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008578:	683b      	ldr	r3, [r7, #0]
 800857a:	685a      	ldr	r2, [r3, #4]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	693a      	ldr	r2, [r7, #16]
 8008584:	621a      	str	r2, [r3, #32]
}
 8008586:	bf00      	nop
 8008588:	371c      	adds	r7, #28
 800858a:	46bd      	mov	sp, r7
 800858c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008590:	4770      	bx	lr
 8008592:	bf00      	nop
 8008594:	40012c00 	.word	0x40012c00
 8008598:	40013400 	.word	0x40013400
 800859c:	40014000 	.word	0x40014000
 80085a0:	40014400 	.word	0x40014400
 80085a4:	40014800 	.word	0x40014800

080085a8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80085a8:	b580      	push	{r7, lr}
 80085aa:	b086      	sub	sp, #24
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
 80085b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085b2:	2300      	movs	r3, #0
 80085b4:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	689b      	ldr	r3, [r3, #8]
 80085bc:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085c4:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	693a      	ldr	r2, [r7, #16]
 80085cc:	4313      	orrs	r3, r2
 80085ce:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 80085d0:	693b      	ldr	r3, [r7, #16]
 80085d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085d6:	f023 0307 	bic.w	r3, r3, #7
 80085da:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80085dc:	683b      	ldr	r3, [r7, #0]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	693a      	ldr	r2, [r7, #16]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	693a      	ldr	r2, [r7, #16]
 80085ec:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 80085ee:	683b      	ldr	r3, [r7, #0]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	2b70      	cmp	r3, #112	@ 0x70
 80085f4:	d01a      	beq.n	800862c <TIM_SlaveTimer_SetConfig+0x84>
 80085f6:	2b70      	cmp	r3, #112	@ 0x70
 80085f8:	d860      	bhi.n	80086bc <TIM_SlaveTimer_SetConfig+0x114>
 80085fa:	2b60      	cmp	r3, #96	@ 0x60
 80085fc:	d054      	beq.n	80086a8 <TIM_SlaveTimer_SetConfig+0x100>
 80085fe:	2b60      	cmp	r3, #96	@ 0x60
 8008600:	d85c      	bhi.n	80086bc <TIM_SlaveTimer_SetConfig+0x114>
 8008602:	2b50      	cmp	r3, #80	@ 0x50
 8008604:	d046      	beq.n	8008694 <TIM_SlaveTimer_SetConfig+0xec>
 8008606:	2b50      	cmp	r3, #80	@ 0x50
 8008608:	d858      	bhi.n	80086bc <TIM_SlaveTimer_SetConfig+0x114>
 800860a:	2b40      	cmp	r3, #64	@ 0x40
 800860c:	d019      	beq.n	8008642 <TIM_SlaveTimer_SetConfig+0x9a>
 800860e:	2b40      	cmp	r3, #64	@ 0x40
 8008610:	d854      	bhi.n	80086bc <TIM_SlaveTimer_SetConfig+0x114>
 8008612:	2b30      	cmp	r3, #48	@ 0x30
 8008614:	d055      	beq.n	80086c2 <TIM_SlaveTimer_SetConfig+0x11a>
 8008616:	2b30      	cmp	r3, #48	@ 0x30
 8008618:	d850      	bhi.n	80086bc <TIM_SlaveTimer_SetConfig+0x114>
 800861a:	2b20      	cmp	r3, #32
 800861c:	d051      	beq.n	80086c2 <TIM_SlaveTimer_SetConfig+0x11a>
 800861e:	2b20      	cmp	r3, #32
 8008620:	d84c      	bhi.n	80086bc <TIM_SlaveTimer_SetConfig+0x114>
 8008622:	2b00      	cmp	r3, #0
 8008624:	d04d      	beq.n	80086c2 <TIM_SlaveTimer_SetConfig+0x11a>
 8008626:	2b10      	cmp	r3, #16
 8008628:	d04b      	beq.n	80086c2 <TIM_SlaveTimer_SetConfig+0x11a>
 800862a:	e047      	b.n	80086bc <TIM_SlaveTimer_SetConfig+0x114>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 800863c:	f000 f9e6 	bl	8008a0c <TIM_ETR_SetConfig>
      break;
 8008640:	e040      	b.n	80086c4 <TIM_SlaveTimer_SetConfig+0x11c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2b05      	cmp	r3, #5
 8008648:	d101      	bne.n	800864e <TIM_SlaveTimer_SetConfig+0xa6>
      {
        return HAL_ERROR;
 800864a:	2301      	movs	r3, #1
 800864c:	e03b      	b.n	80086c6 <TIM_SlaveTimer_SetConfig+0x11e>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	6a1b      	ldr	r3, [r3, #32]
 8008654:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	6a1a      	ldr	r2, [r3, #32]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f022 0201 	bic.w	r2, r2, #1
 8008664:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	699b      	ldr	r3, [r3, #24]
 800866c:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800866e:	68bb      	ldr	r3, [r7, #8]
 8008670:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008674:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8008676:	683b      	ldr	r3, [r7, #0]
 8008678:	691b      	ldr	r3, [r3, #16]
 800867a:	011b      	lsls	r3, r3, #4
 800867c:	68ba      	ldr	r2, [r7, #8]
 800867e:	4313      	orrs	r3, r2
 8008680:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	68ba      	ldr	r2, [r7, #8]
 8008688:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	68fa      	ldr	r2, [r7, #12]
 8008690:	621a      	str	r2, [r3, #32]
      break;
 8008692:	e017      	b.n	80086c4 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800869c:	683b      	ldr	r3, [r7, #0]
 800869e:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086a0:	461a      	mov	r2, r3
 80086a2:	f000 f883 	bl	80087ac <TIM_TI1_ConfigInputStage>
      break;
 80086a6:	e00d      	b.n	80086c4 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80086b4:	461a      	mov	r2, r3
 80086b6:	f000 f8e5 	bl	8008884 <TIM_TI2_ConfigInputStage>
      break;
 80086ba:	e003      	b.n	80086c4 <TIM_SlaveTimer_SetConfig+0x11c>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80086bc:	2301      	movs	r3, #1
 80086be:	75fb      	strb	r3, [r7, #23]
      break;
 80086c0:	e000      	b.n	80086c4 <TIM_SlaveTimer_SetConfig+0x11c>
      break;
 80086c2:	bf00      	nop
  }

  return status;
 80086c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3718      	adds	r7, #24
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
	...

080086d0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b087      	sub	sp, #28
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	60f8      	str	r0, [r7, #12]
 80086d8:	60b9      	str	r1, [r7, #8]
 80086da:	607a      	str	r2, [r7, #4]
 80086dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	6a1b      	ldr	r3, [r3, #32]
 80086e2:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6a1b      	ldr	r3, [r3, #32]
 80086e8:	f023 0201 	bic.w	r2, r3, #1
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	699b      	ldr	r3, [r3, #24]
 80086f4:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	4a26      	ldr	r2, [pc, #152]	@ (8008794 <TIM_TI1_SetConfig+0xc4>)
 80086fa:	4293      	cmp	r3, r2
 80086fc:	d017      	beq.n	800872e <TIM_TI1_SetConfig+0x5e>
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008704:	d013      	beq.n	800872e <TIM_TI1_SetConfig+0x5e>
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	4a23      	ldr	r2, [pc, #140]	@ (8008798 <TIM_TI1_SetConfig+0xc8>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d00f      	beq.n	800872e <TIM_TI1_SetConfig+0x5e>
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	4a22      	ldr	r2, [pc, #136]	@ (800879c <TIM_TI1_SetConfig+0xcc>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d00b      	beq.n	800872e <TIM_TI1_SetConfig+0x5e>
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	4a21      	ldr	r2, [pc, #132]	@ (80087a0 <TIM_TI1_SetConfig+0xd0>)
 800871a:	4293      	cmp	r3, r2
 800871c:	d007      	beq.n	800872e <TIM_TI1_SetConfig+0x5e>
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	4a20      	ldr	r2, [pc, #128]	@ (80087a4 <TIM_TI1_SetConfig+0xd4>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d003      	beq.n	800872e <TIM_TI1_SetConfig+0x5e>
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	4a1f      	ldr	r2, [pc, #124]	@ (80087a8 <TIM_TI1_SetConfig+0xd8>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d101      	bne.n	8008732 <TIM_TI1_SetConfig+0x62>
 800872e:	2301      	movs	r3, #1
 8008730:	e000      	b.n	8008734 <TIM_TI1_SetConfig+0x64>
 8008732:	2300      	movs	r3, #0
 8008734:	2b00      	cmp	r3, #0
 8008736:	d008      	beq.n	800874a <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008738:	697b      	ldr	r3, [r7, #20]
 800873a:	f023 0303 	bic.w	r3, r3, #3
 800873e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008740:	697a      	ldr	r2, [r7, #20]
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4313      	orrs	r3, r2
 8008746:	617b      	str	r3, [r7, #20]
 8008748:	e003      	b.n	8008752 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	f043 0301 	orr.w	r3, r3, #1
 8008750:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008752:	697b      	ldr	r3, [r7, #20]
 8008754:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008758:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	011b      	lsls	r3, r3, #4
 800875e:	b2db      	uxtb	r3, r3
 8008760:	697a      	ldr	r2, [r7, #20]
 8008762:	4313      	orrs	r3, r2
 8008764:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008766:	693b      	ldr	r3, [r7, #16]
 8008768:	f023 030a 	bic.w	r3, r3, #10
 800876c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800876e:	68bb      	ldr	r3, [r7, #8]
 8008770:	f003 030a 	and.w	r3, r3, #10
 8008774:	693a      	ldr	r2, [r7, #16]
 8008776:	4313      	orrs	r3, r2
 8008778:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	697a      	ldr	r2, [r7, #20]
 800877e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008780:	68fb      	ldr	r3, [r7, #12]
 8008782:	693a      	ldr	r2, [r7, #16]
 8008784:	621a      	str	r2, [r3, #32]
}
 8008786:	bf00      	nop
 8008788:	371c      	adds	r7, #28
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop
 8008794:	40012c00 	.word	0x40012c00
 8008798:	40000400 	.word	0x40000400
 800879c:	40000800 	.word	0x40000800
 80087a0:	40000c00 	.word	0x40000c00
 80087a4:	40013400 	.word	0x40013400
 80087a8:	40014000 	.word	0x40014000

080087ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b087      	sub	sp, #28
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	60f8      	str	r0, [r7, #12]
 80087b4:	60b9      	str	r1, [r7, #8]
 80087b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	6a1b      	ldr	r3, [r3, #32]
 80087bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	6a1b      	ldr	r3, [r3, #32]
 80087c2:	f023 0201 	bic.w	r2, r3, #1
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	699b      	ldr	r3, [r3, #24]
 80087ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80087d0:	693b      	ldr	r3, [r7, #16]
 80087d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80087d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	011b      	lsls	r3, r3, #4
 80087dc:	693a      	ldr	r2, [r7, #16]
 80087de:	4313      	orrs	r3, r2
 80087e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	f023 030a 	bic.w	r3, r3, #10
 80087e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80087ea:	697a      	ldr	r2, [r7, #20]
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	4313      	orrs	r3, r2
 80087f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	693a      	ldr	r2, [r7, #16]
 80087f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	697a      	ldr	r2, [r7, #20]
 80087fc:	621a      	str	r2, [r3, #32]
}
 80087fe:	bf00      	nop
 8008800:	371c      	adds	r7, #28
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr

0800880a <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800880a:	b480      	push	{r7}
 800880c:	b087      	sub	sp, #28
 800880e:	af00      	add	r7, sp, #0
 8008810:	60f8      	str	r0, [r7, #12]
 8008812:	60b9      	str	r1, [r7, #8]
 8008814:	607a      	str	r2, [r7, #4]
 8008816:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	6a1b      	ldr	r3, [r3, #32]
 800881c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6a1b      	ldr	r3, [r3, #32]
 8008822:	f023 0210 	bic.w	r2, r3, #16
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	699b      	ldr	r3, [r3, #24]
 800882e:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008836:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	021b      	lsls	r3, r3, #8
 800883c:	693a      	ldr	r2, [r7, #16]
 800883e:	4313      	orrs	r3, r2
 8008840:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008848:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	031b      	lsls	r3, r3, #12
 800884e:	b29b      	uxth	r3, r3
 8008850:	693a      	ldr	r2, [r7, #16]
 8008852:	4313      	orrs	r3, r2
 8008854:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800885c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800885e:	68bb      	ldr	r3, [r7, #8]
 8008860:	011b      	lsls	r3, r3, #4
 8008862:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8008866:	697a      	ldr	r2, [r7, #20]
 8008868:	4313      	orrs	r3, r2
 800886a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	693a      	ldr	r2, [r7, #16]
 8008870:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	697a      	ldr	r2, [r7, #20]
 8008876:	621a      	str	r2, [r3, #32]
}
 8008878:	bf00      	nop
 800887a:	371c      	adds	r7, #28
 800887c:	46bd      	mov	sp, r7
 800887e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008882:	4770      	bx	lr

08008884 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008884:	b480      	push	{r7}
 8008886:	b087      	sub	sp, #28
 8008888:	af00      	add	r7, sp, #0
 800888a:	60f8      	str	r0, [r7, #12]
 800888c:	60b9      	str	r1, [r7, #8]
 800888e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	6a1b      	ldr	r3, [r3, #32]
 8008894:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	6a1b      	ldr	r3, [r3, #32]
 800889a:	f023 0210 	bic.w	r2, r3, #16
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	699b      	ldr	r3, [r3, #24]
 80088a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80088ae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	031b      	lsls	r3, r3, #12
 80088b4:	693a      	ldr	r2, [r7, #16]
 80088b6:	4313      	orrs	r3, r2
 80088b8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80088c0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80088c2:	68bb      	ldr	r3, [r7, #8]
 80088c4:	011b      	lsls	r3, r3, #4
 80088c6:	697a      	ldr	r2, [r7, #20]
 80088c8:	4313      	orrs	r3, r2
 80088ca:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	693a      	ldr	r2, [r7, #16]
 80088d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	697a      	ldr	r2, [r7, #20]
 80088d6:	621a      	str	r2, [r3, #32]
}
 80088d8:	bf00      	nop
 80088da:	371c      	adds	r7, #28
 80088dc:	46bd      	mov	sp, r7
 80088de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088e2:	4770      	bx	lr

080088e4 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80088e4:	b480      	push	{r7}
 80088e6:	b087      	sub	sp, #28
 80088e8:	af00      	add	r7, sp, #0
 80088ea:	60f8      	str	r0, [r7, #12]
 80088ec:	60b9      	str	r1, [r7, #8]
 80088ee:	607a      	str	r2, [r7, #4]
 80088f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	6a1b      	ldr	r3, [r3, #32]
 80088f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	6a1b      	ldr	r3, [r3, #32]
 80088fc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	69db      	ldr	r3, [r3, #28]
 8008908:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800890a:	693b      	ldr	r3, [r7, #16]
 800890c:	f023 0303 	bic.w	r3, r3, #3
 8008910:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8008912:	693a      	ldr	r2, [r7, #16]
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4313      	orrs	r3, r2
 8008918:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800891a:	693b      	ldr	r3, [r7, #16]
 800891c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008920:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	011b      	lsls	r3, r3, #4
 8008926:	b2db      	uxtb	r3, r3
 8008928:	693a      	ldr	r2, [r7, #16]
 800892a:	4313      	orrs	r3, r2
 800892c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800892e:	697b      	ldr	r3, [r7, #20]
 8008930:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 8008934:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	021b      	lsls	r3, r3, #8
 800893a:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 800893e:	697a      	ldr	r2, [r7, #20]
 8008940:	4313      	orrs	r3, r2
 8008942:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	693a      	ldr	r2, [r7, #16]
 8008948:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	697a      	ldr	r2, [r7, #20]
 800894e:	621a      	str	r2, [r3, #32]
}
 8008950:	bf00      	nop
 8008952:	371c      	adds	r7, #28
 8008954:	46bd      	mov	sp, r7
 8008956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800895a:	4770      	bx	lr

0800895c <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800895c:	b480      	push	{r7}
 800895e:	b087      	sub	sp, #28
 8008960:	af00      	add	r7, sp, #0
 8008962:	60f8      	str	r0, [r7, #12]
 8008964:	60b9      	str	r1, [r7, #8]
 8008966:	607a      	str	r2, [r7, #4]
 8008968:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	6a1b      	ldr	r3, [r3, #32]
 800896e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6a1b      	ldr	r3, [r3, #32]
 8008974:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	69db      	ldr	r3, [r3, #28]
 8008980:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8008982:	693b      	ldr	r3, [r7, #16]
 8008984:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008988:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	021b      	lsls	r3, r3, #8
 800898e:	693a      	ldr	r2, [r7, #16]
 8008990:	4313      	orrs	r3, r2
 8008992:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800899a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	031b      	lsls	r3, r3, #12
 80089a0:	b29b      	uxth	r3, r3
 80089a2:	693a      	ldr	r2, [r7, #16]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80089a8:	697b      	ldr	r3, [r7, #20]
 80089aa:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80089ae:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	031b      	lsls	r3, r3, #12
 80089b4:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80089b8:	697a      	ldr	r2, [r7, #20]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	693a      	ldr	r2, [r7, #16]
 80089c2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	697a      	ldr	r2, [r7, #20]
 80089c8:	621a      	str	r2, [r3, #32]
}
 80089ca:	bf00      	nop
 80089cc:	371c      	adds	r7, #28
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr

080089d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80089d6:	b480      	push	{r7}
 80089d8:	b085      	sub	sp, #20
 80089da:	af00      	add	r7, sp, #0
 80089dc:	6078      	str	r0, [r7, #4]
 80089de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	689b      	ldr	r3, [r3, #8]
 80089e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80089ec:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80089ee:	683a      	ldr	r2, [r7, #0]
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	4313      	orrs	r3, r2
 80089f4:	f043 0307 	orr.w	r3, r3, #7
 80089f8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	68fa      	ldr	r2, [r7, #12]
 80089fe:	609a      	str	r2, [r3, #8]
}
 8008a00:	bf00      	nop
 8008a02:	3714      	adds	r7, #20
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr

08008a0c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b087      	sub	sp, #28
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	607a      	str	r2, [r7, #4]
 8008a18:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008a26:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008a28:	683b      	ldr	r3, [r7, #0]
 8008a2a:	021a      	lsls	r2, r3, #8
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	431a      	orrs	r2, r3
 8008a30:	68bb      	ldr	r3, [r7, #8]
 8008a32:	4313      	orrs	r3, r2
 8008a34:	697a      	ldr	r2, [r7, #20]
 8008a36:	4313      	orrs	r3, r2
 8008a38:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	697a      	ldr	r2, [r7, #20]
 8008a3e:	609a      	str	r2, [r3, #8]
}
 8008a40:	bf00      	nop
 8008a42:	371c      	adds	r7, #28
 8008a44:	46bd      	mov	sp, r7
 8008a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4a:	4770      	bx	lr

08008a4c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b087      	sub	sp, #28
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	60f8      	str	r0, [r7, #12]
 8008a54:	60b9      	str	r1, [r7, #8]
 8008a56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	f003 031f 	and.w	r3, r3, #31
 8008a5e:	2201      	movs	r2, #1
 8008a60:	fa02 f303 	lsl.w	r3, r2, r3
 8008a64:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	6a1a      	ldr	r2, [r3, #32]
 8008a6a:	697b      	ldr	r3, [r7, #20]
 8008a6c:	43db      	mvns	r3, r3
 8008a6e:	401a      	ands	r2, r3
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	6a1a      	ldr	r2, [r3, #32]
 8008a78:	68bb      	ldr	r3, [r7, #8]
 8008a7a:	f003 031f 	and.w	r3, r3, #31
 8008a7e:	6879      	ldr	r1, [r7, #4]
 8008a80:	fa01 f303 	lsl.w	r3, r1, r3
 8008a84:	431a      	orrs	r2, r3
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	621a      	str	r2, [r3, #32]
}
 8008a8a:	bf00      	nop
 8008a8c:	371c      	adds	r7, #28
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a94:	4770      	bx	lr
	...

08008a98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b085      	sub	sp, #20
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008aa8:	2b01      	cmp	r3, #1
 8008aaa:	d101      	bne.n	8008ab0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008aac:	2302      	movs	r3, #2
 8008aae:	e068      	b.n	8008b82 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	2201      	movs	r2, #1
 8008ab4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2202      	movs	r2, #2
 8008abc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	685b      	ldr	r3, [r3, #4]
 8008ac6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	681b      	ldr	r3, [r3, #0]
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	4a2e      	ldr	r2, [pc, #184]	@ (8008b90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008ad6:	4293      	cmp	r3, r2
 8008ad8:	d004      	beq.n	8008ae4 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	4a2d      	ldr	r2, [pc, #180]	@ (8008b94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008ae0:	4293      	cmp	r3, r2
 8008ae2:	d108      	bne.n	8008af6 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008aea:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	685b      	ldr	r3, [r3, #4]
 8008af0:	68fa      	ldr	r2, [r7, #12]
 8008af2:	4313      	orrs	r3, r2
 8008af4:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008afc:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008afe:	683b      	ldr	r3, [r7, #0]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	68fa      	ldr	r2, [r7, #12]
 8008b04:	4313      	orrs	r3, r2
 8008b06:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	68fa      	ldr	r2, [r7, #12]
 8008b0e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	4a1e      	ldr	r2, [pc, #120]	@ (8008b90 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008b16:	4293      	cmp	r3, r2
 8008b18:	d01d      	beq.n	8008b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008b22:	d018      	beq.n	8008b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	4a1b      	ldr	r2, [pc, #108]	@ (8008b98 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d013      	beq.n	8008b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	681b      	ldr	r3, [r3, #0]
 8008b32:	4a1a      	ldr	r2, [pc, #104]	@ (8008b9c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d00e      	beq.n	8008b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	4a18      	ldr	r2, [pc, #96]	@ (8008ba0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d009      	beq.n	8008b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a13      	ldr	r2, [pc, #76]	@ (8008b94 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008b48:	4293      	cmp	r3, r2
 8008b4a:	d004      	beq.n	8008b56 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	4a14      	ldr	r2, [pc, #80]	@ (8008ba4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008b52:	4293      	cmp	r3, r2
 8008b54:	d10c      	bne.n	8008b70 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008b5c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	689b      	ldr	r3, [r3, #8]
 8008b62:	68ba      	ldr	r2, [r7, #8]
 8008b64:	4313      	orrs	r3, r2
 8008b66:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	68ba      	ldr	r2, [r7, #8]
 8008b6e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	2201      	movs	r2, #1
 8008b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008b80:	2300      	movs	r3, #0
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3714      	adds	r7, #20
 8008b86:	46bd      	mov	sp, r7
 8008b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop
 8008b90:	40012c00 	.word	0x40012c00
 8008b94:	40013400 	.word	0x40013400
 8008b98:	40000400 	.word	0x40000400
 8008b9c:	40000800 	.word	0x40000800
 8008ba0:	40000c00 	.word	0x40000c00
 8008ba4:	40014000 	.word	0x40014000

08008ba8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008bb0:	bf00      	nop
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b083      	sub	sp, #12
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008bc4:	bf00      	nop
 8008bc6:	370c      	adds	r7, #12
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008bd8:	bf00      	nop
 8008bda:	370c      	adds	r7, #12
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008be2:	4770      	bx	lr

08008be4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	b082      	sub	sp, #8
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d101      	bne.n	8008bf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e042      	b.n	8008c7c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d106      	bne.n	8008c0e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	2200      	movs	r2, #0
 8008c04:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c08:	6878      	ldr	r0, [r7, #4]
 8008c0a:	f7f8 ffab 	bl	8001b64 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2224      	movs	r2, #36	@ 0x24
 8008c12:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	681a      	ldr	r2, [r3, #0]
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	f022 0201 	bic.w	r2, r2, #1
 8008c24:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d002      	beq.n	8008c34 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008c2e:	6878      	ldr	r0, [r7, #4]
 8008c30:	f000 fc7c 	bl	800952c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008c34:	6878      	ldr	r0, [r7, #4]
 8008c36:	f000 f97d 	bl	8008f34 <UART_SetConfig>
 8008c3a:	4603      	mov	r3, r0
 8008c3c:	2b01      	cmp	r3, #1
 8008c3e:	d101      	bne.n	8008c44 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008c40:	2301      	movs	r3, #1
 8008c42:	e01b      	b.n	8008c7c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	685a      	ldr	r2, [r3, #4]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008c52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	689a      	ldr	r2, [r3, #8]
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008c62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	681a      	ldr	r2, [r3, #0]
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	f042 0201 	orr.w	r2, r2, #1
 8008c72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008c74:	6878      	ldr	r0, [r7, #4]
 8008c76:	f000 fcfb 	bl	8009670 <UART_CheckIdleState>
 8008c7a:	4603      	mov	r3, r0
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3708      	adds	r7, #8
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b08a      	sub	sp, #40	@ 0x28
 8008c88:	af02      	add	r7, sp, #8
 8008c8a:	60f8      	str	r0, [r7, #12]
 8008c8c:	60b9      	str	r1, [r7, #8]
 8008c8e:	603b      	str	r3, [r7, #0]
 8008c90:	4613      	mov	r3, r2
 8008c92:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c9a:	2b20      	cmp	r3, #32
 8008c9c:	d17b      	bne.n	8008d96 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c9e:	68bb      	ldr	r3, [r7, #8]
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d002      	beq.n	8008caa <HAL_UART_Transmit+0x26>
 8008ca4:	88fb      	ldrh	r3, [r7, #6]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d101      	bne.n	8008cae <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008caa:	2301      	movs	r3, #1
 8008cac:	e074      	b.n	8008d98 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	2221      	movs	r2, #33	@ 0x21
 8008cba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008cbe:	f7f9 fdc1 	bl	8002844 <HAL_GetTick>
 8008cc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	88fa      	ldrh	r2, [r7, #6]
 8008cc8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	88fa      	ldrh	r2, [r7, #6]
 8008cd0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	689b      	ldr	r3, [r3, #8]
 8008cd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008cdc:	d108      	bne.n	8008cf0 <HAL_UART_Transmit+0x6c>
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	691b      	ldr	r3, [r3, #16]
 8008ce2:	2b00      	cmp	r3, #0
 8008ce4:	d104      	bne.n	8008cf0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	61bb      	str	r3, [r7, #24]
 8008cee:	e003      	b.n	8008cf8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008cf0:	68bb      	ldr	r3, [r7, #8]
 8008cf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008cf8:	e030      	b.n	8008d5c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	9300      	str	r3, [sp, #0]
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	2200      	movs	r2, #0
 8008d02:	2180      	movs	r1, #128	@ 0x80
 8008d04:	68f8      	ldr	r0, [r7, #12]
 8008d06:	f000 fd5d 	bl	80097c4 <UART_WaitOnFlagUntilTimeout>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d005      	beq.n	8008d1c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	2220      	movs	r2, #32
 8008d14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008d18:	2303      	movs	r3, #3
 8008d1a:	e03d      	b.n	8008d98 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008d1c:	69fb      	ldr	r3, [r7, #28]
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d10b      	bne.n	8008d3a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008d22:	69bb      	ldr	r3, [r7, #24]
 8008d24:	881a      	ldrh	r2, [r3, #0]
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d2e:	b292      	uxth	r2, r2
 8008d30:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008d32:	69bb      	ldr	r3, [r7, #24]
 8008d34:	3302      	adds	r3, #2
 8008d36:	61bb      	str	r3, [r7, #24]
 8008d38:	e007      	b.n	8008d4a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008d3a:	69fb      	ldr	r3, [r7, #28]
 8008d3c:	781a      	ldrb	r2, [r3, #0]
 8008d3e:	68fb      	ldr	r3, [r7, #12]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008d44:	69fb      	ldr	r3, [r7, #28]
 8008d46:	3301      	adds	r3, #1
 8008d48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008d50:	b29b      	uxth	r3, r3
 8008d52:	3b01      	subs	r3, #1
 8008d54:	b29a      	uxth	r2, r3
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d1c8      	bne.n	8008cfa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	9300      	str	r3, [sp, #0]
 8008d6c:	697b      	ldr	r3, [r7, #20]
 8008d6e:	2200      	movs	r2, #0
 8008d70:	2140      	movs	r1, #64	@ 0x40
 8008d72:	68f8      	ldr	r0, [r7, #12]
 8008d74:	f000 fd26 	bl	80097c4 <UART_WaitOnFlagUntilTimeout>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d005      	beq.n	8008d8a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	2220      	movs	r2, #32
 8008d82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008d86:	2303      	movs	r3, #3
 8008d88:	e006      	b.n	8008d98 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	2220      	movs	r2, #32
 8008d8e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008d92:	2300      	movs	r3, #0
 8008d94:	e000      	b.n	8008d98 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008d96:	2302      	movs	r3, #2
  }
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3720      	adds	r7, #32
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bd80      	pop	{r7, pc}

08008da0 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	b08a      	sub	sp, #40	@ 0x28
 8008da4:	af02      	add	r7, sp, #8
 8008da6:	60f8      	str	r0, [r7, #12]
 8008da8:	60b9      	str	r1, [r7, #8]
 8008daa:	603b      	str	r3, [r7, #0]
 8008dac:	4613      	mov	r3, r2
 8008dae:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008db6:	2b20      	cmp	r3, #32
 8008db8:	f040 80b6 	bne.w	8008f28 <HAL_UART_Receive+0x188>
  {
    if ((pData == NULL) || (Size == 0U))
 8008dbc:	68bb      	ldr	r3, [r7, #8]
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d002      	beq.n	8008dc8 <HAL_UART_Receive+0x28>
 8008dc2:	88fb      	ldrh	r3, [r7, #6]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d101      	bne.n	8008dcc <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	e0ae      	b.n	8008f2a <HAL_UART_Receive+0x18a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	2222      	movs	r2, #34	@ 0x22
 8008dd8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2200      	movs	r2, #0
 8008de0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008de2:	f7f9 fd2f 	bl	8002844 <HAL_GetTick>
 8008de6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	88fa      	ldrh	r2, [r7, #6]
 8008dec:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	88fa      	ldrh	r2, [r7, #6]
 8008df4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	689b      	ldr	r3, [r3, #8]
 8008dfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e00:	d10e      	bne.n	8008e20 <HAL_UART_Receive+0x80>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	691b      	ldr	r3, [r3, #16]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d105      	bne.n	8008e16 <HAL_UART_Receive+0x76>
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f240 12ff 	movw	r2, #511	@ 0x1ff
 8008e10:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e14:	e02d      	b.n	8008e72 <HAL_UART_Receive+0xd2>
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	22ff      	movs	r2, #255	@ 0xff
 8008e1a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e1e:	e028      	b.n	8008e72 <HAL_UART_Receive+0xd2>
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	689b      	ldr	r3, [r3, #8]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d10d      	bne.n	8008e44 <HAL_UART_Receive+0xa4>
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	691b      	ldr	r3, [r3, #16]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d104      	bne.n	8008e3a <HAL_UART_Receive+0x9a>
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	22ff      	movs	r2, #255	@ 0xff
 8008e34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e38:	e01b      	b.n	8008e72 <HAL_UART_Receive+0xd2>
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	227f      	movs	r2, #127	@ 0x7f
 8008e3e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e42:	e016      	b.n	8008e72 <HAL_UART_Receive+0xd2>
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	689b      	ldr	r3, [r3, #8]
 8008e48:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008e4c:	d10d      	bne.n	8008e6a <HAL_UART_Receive+0xca>
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	691b      	ldr	r3, [r3, #16]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d104      	bne.n	8008e60 <HAL_UART_Receive+0xc0>
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	227f      	movs	r2, #127	@ 0x7f
 8008e5a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e5e:	e008      	b.n	8008e72 <HAL_UART_Receive+0xd2>
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	223f      	movs	r2, #63	@ 0x3f
 8008e64:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 8008e68:	e003      	b.n	8008e72 <HAL_UART_Receive+0xd2>
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8008e78:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e82:	d108      	bne.n	8008e96 <HAL_UART_Receive+0xf6>
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	691b      	ldr	r3, [r3, #16]
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d104      	bne.n	8008e96 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8008e8c:	2300      	movs	r3, #0
 8008e8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008e90:	68bb      	ldr	r3, [r7, #8]
 8008e92:	61bb      	str	r3, [r7, #24]
 8008e94:	e003      	b.n	8008e9e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8008e96:	68bb      	ldr	r3, [r7, #8]
 8008e98:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8008e9e:	e037      	b.n	8008f10 <HAL_UART_Receive+0x170>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8008ea0:	683b      	ldr	r3, [r7, #0]
 8008ea2:	9300      	str	r3, [sp, #0]
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	2120      	movs	r1, #32
 8008eaa:	68f8      	ldr	r0, [r7, #12]
 8008eac:	f000 fc8a 	bl	80097c4 <UART_WaitOnFlagUntilTimeout>
 8008eb0:	4603      	mov	r3, r0
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d005      	beq.n	8008ec2 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2220      	movs	r2, #32
 8008eba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 8008ebe:	2303      	movs	r3, #3
 8008ec0:	e033      	b.n	8008f2a <HAL_UART_Receive+0x18a>
      }
      if (pdata8bits == NULL)
 8008ec2:	69fb      	ldr	r3, [r7, #28]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d10c      	bne.n	8008ee2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8008ec8:	68fb      	ldr	r3, [r7, #12]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008ece:	b29a      	uxth	r2, r3
 8008ed0:	8a7b      	ldrh	r3, [r7, #18]
 8008ed2:	4013      	ands	r3, r2
 8008ed4:	b29a      	uxth	r2, r3
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8008eda:	69bb      	ldr	r3, [r7, #24]
 8008edc:	3302      	adds	r3, #2
 8008ede:	61bb      	str	r3, [r7, #24]
 8008ee0:	e00d      	b.n	8008efe <HAL_UART_Receive+0x15e>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8008ee8:	b29b      	uxth	r3, r3
 8008eea:	b2da      	uxtb	r2, r3
 8008eec:	8a7b      	ldrh	r3, [r7, #18]
 8008eee:	b2db      	uxtb	r3, r3
 8008ef0:	4013      	ands	r3, r2
 8008ef2:	b2da      	uxtb	r2, r3
 8008ef4:	69fb      	ldr	r3, [r7, #28]
 8008ef6:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8008ef8:	69fb      	ldr	r3, [r7, #28]
 8008efa:	3301      	adds	r3, #1
 8008efc:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008f04:	b29b      	uxth	r3, r3
 8008f06:	3b01      	subs	r3, #1
 8008f08:	b29a      	uxth	r2, r3
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008f16:	b29b      	uxth	r3, r3
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d1c1      	bne.n	8008ea0 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	2220      	movs	r2, #32
 8008f20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 8008f24:	2300      	movs	r3, #0
 8008f26:	e000      	b.n	8008f2a <HAL_UART_Receive+0x18a>
  }
  else
  {
    return HAL_BUSY;
 8008f28:	2302      	movs	r3, #2
  }
}
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	3720      	adds	r7, #32
 8008f2e:	46bd      	mov	sp, r7
 8008f30:	bd80      	pop	{r7, pc}
	...

08008f34 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f38:	b08c      	sub	sp, #48	@ 0x30
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f44:	697b      	ldr	r3, [r7, #20]
 8008f46:	689a      	ldr	r2, [r3, #8]
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	691b      	ldr	r3, [r3, #16]
 8008f4c:	431a      	orrs	r2, r3
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	695b      	ldr	r3, [r3, #20]
 8008f52:	431a      	orrs	r2, r3
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	69db      	ldr	r3, [r3, #28]
 8008f58:	4313      	orrs	r3, r2
 8008f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	681a      	ldr	r2, [r3, #0]
 8008f62:	4baa      	ldr	r3, [pc, #680]	@ (800920c <UART_SetConfig+0x2d8>)
 8008f64:	4013      	ands	r3, r2
 8008f66:	697a      	ldr	r2, [r7, #20]
 8008f68:	6812      	ldr	r2, [r2, #0]
 8008f6a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008f6c:	430b      	orrs	r3, r1
 8008f6e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f70:	697b      	ldr	r3, [r7, #20]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	685b      	ldr	r3, [r3, #4]
 8008f76:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	68da      	ldr	r2, [r3, #12]
 8008f7e:	697b      	ldr	r3, [r7, #20]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	430a      	orrs	r2, r1
 8008f84:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	699b      	ldr	r3, [r3, #24]
 8008f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008f8c:	697b      	ldr	r3, [r7, #20]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	4a9f      	ldr	r2, [pc, #636]	@ (8009210 <UART_SetConfig+0x2dc>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d004      	beq.n	8008fa0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	6a1b      	ldr	r3, [r3, #32]
 8008f9a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008fa0:	697b      	ldr	r3, [r7, #20]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	689b      	ldr	r3, [r3, #8]
 8008fa6:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8008faa:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008fae:	697a      	ldr	r2, [r7, #20]
 8008fb0:	6812      	ldr	r2, [r2, #0]
 8008fb2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008fb4:	430b      	orrs	r3, r1
 8008fb6:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008fbe:	f023 010f 	bic.w	r1, r3, #15
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	430a      	orrs	r2, r1
 8008fcc:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	4a90      	ldr	r2, [pc, #576]	@ (8009214 <UART_SetConfig+0x2e0>)
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d125      	bne.n	8009024 <UART_SetConfig+0xf0>
 8008fd8:	4b8f      	ldr	r3, [pc, #572]	@ (8009218 <UART_SetConfig+0x2e4>)
 8008fda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fde:	f003 0303 	and.w	r3, r3, #3
 8008fe2:	2b03      	cmp	r3, #3
 8008fe4:	d81a      	bhi.n	800901c <UART_SetConfig+0xe8>
 8008fe6:	a201      	add	r2, pc, #4	@ (adr r2, 8008fec <UART_SetConfig+0xb8>)
 8008fe8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fec:	08008ffd 	.word	0x08008ffd
 8008ff0:	0800900d 	.word	0x0800900d
 8008ff4:	08009005 	.word	0x08009005
 8008ff8:	08009015 	.word	0x08009015
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009002:	e116      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009004:	2302      	movs	r3, #2
 8009006:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800900a:	e112      	b.n	8009232 <UART_SetConfig+0x2fe>
 800900c:	2304      	movs	r3, #4
 800900e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009012:	e10e      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009014:	2308      	movs	r3, #8
 8009016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800901a:	e10a      	b.n	8009232 <UART_SetConfig+0x2fe>
 800901c:	2310      	movs	r3, #16
 800901e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009022:	e106      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009024:	697b      	ldr	r3, [r7, #20]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a7c      	ldr	r2, [pc, #496]	@ (800921c <UART_SetConfig+0x2e8>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d138      	bne.n	80090a0 <UART_SetConfig+0x16c>
 800902e:	4b7a      	ldr	r3, [pc, #488]	@ (8009218 <UART_SetConfig+0x2e4>)
 8009030:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009034:	f003 030c 	and.w	r3, r3, #12
 8009038:	2b0c      	cmp	r3, #12
 800903a:	d82d      	bhi.n	8009098 <UART_SetConfig+0x164>
 800903c:	a201      	add	r2, pc, #4	@ (adr r2, 8009044 <UART_SetConfig+0x110>)
 800903e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009042:	bf00      	nop
 8009044:	08009079 	.word	0x08009079
 8009048:	08009099 	.word	0x08009099
 800904c:	08009099 	.word	0x08009099
 8009050:	08009099 	.word	0x08009099
 8009054:	08009089 	.word	0x08009089
 8009058:	08009099 	.word	0x08009099
 800905c:	08009099 	.word	0x08009099
 8009060:	08009099 	.word	0x08009099
 8009064:	08009081 	.word	0x08009081
 8009068:	08009099 	.word	0x08009099
 800906c:	08009099 	.word	0x08009099
 8009070:	08009099 	.word	0x08009099
 8009074:	08009091 	.word	0x08009091
 8009078:	2300      	movs	r3, #0
 800907a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800907e:	e0d8      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009080:	2302      	movs	r3, #2
 8009082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009086:	e0d4      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009088:	2304      	movs	r3, #4
 800908a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800908e:	e0d0      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009090:	2308      	movs	r3, #8
 8009092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009096:	e0cc      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009098:	2310      	movs	r3, #16
 800909a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800909e:	e0c8      	b.n	8009232 <UART_SetConfig+0x2fe>
 80090a0:	697b      	ldr	r3, [r7, #20]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	4a5e      	ldr	r2, [pc, #376]	@ (8009220 <UART_SetConfig+0x2ec>)
 80090a6:	4293      	cmp	r3, r2
 80090a8:	d125      	bne.n	80090f6 <UART_SetConfig+0x1c2>
 80090aa:	4b5b      	ldr	r3, [pc, #364]	@ (8009218 <UART_SetConfig+0x2e4>)
 80090ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80090b0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80090b4:	2b30      	cmp	r3, #48	@ 0x30
 80090b6:	d016      	beq.n	80090e6 <UART_SetConfig+0x1b2>
 80090b8:	2b30      	cmp	r3, #48	@ 0x30
 80090ba:	d818      	bhi.n	80090ee <UART_SetConfig+0x1ba>
 80090bc:	2b20      	cmp	r3, #32
 80090be:	d00a      	beq.n	80090d6 <UART_SetConfig+0x1a2>
 80090c0:	2b20      	cmp	r3, #32
 80090c2:	d814      	bhi.n	80090ee <UART_SetConfig+0x1ba>
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d002      	beq.n	80090ce <UART_SetConfig+0x19a>
 80090c8:	2b10      	cmp	r3, #16
 80090ca:	d008      	beq.n	80090de <UART_SetConfig+0x1aa>
 80090cc:	e00f      	b.n	80090ee <UART_SetConfig+0x1ba>
 80090ce:	2300      	movs	r3, #0
 80090d0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090d4:	e0ad      	b.n	8009232 <UART_SetConfig+0x2fe>
 80090d6:	2302      	movs	r3, #2
 80090d8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090dc:	e0a9      	b.n	8009232 <UART_SetConfig+0x2fe>
 80090de:	2304      	movs	r3, #4
 80090e0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090e4:	e0a5      	b.n	8009232 <UART_SetConfig+0x2fe>
 80090e6:	2308      	movs	r3, #8
 80090e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090ec:	e0a1      	b.n	8009232 <UART_SetConfig+0x2fe>
 80090ee:	2310      	movs	r3, #16
 80090f0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80090f4:	e09d      	b.n	8009232 <UART_SetConfig+0x2fe>
 80090f6:	697b      	ldr	r3, [r7, #20]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	4a4a      	ldr	r2, [pc, #296]	@ (8009224 <UART_SetConfig+0x2f0>)
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d125      	bne.n	800914c <UART_SetConfig+0x218>
 8009100:	4b45      	ldr	r3, [pc, #276]	@ (8009218 <UART_SetConfig+0x2e4>)
 8009102:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009106:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800910a:	2bc0      	cmp	r3, #192	@ 0xc0
 800910c:	d016      	beq.n	800913c <UART_SetConfig+0x208>
 800910e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009110:	d818      	bhi.n	8009144 <UART_SetConfig+0x210>
 8009112:	2b80      	cmp	r3, #128	@ 0x80
 8009114:	d00a      	beq.n	800912c <UART_SetConfig+0x1f8>
 8009116:	2b80      	cmp	r3, #128	@ 0x80
 8009118:	d814      	bhi.n	8009144 <UART_SetConfig+0x210>
 800911a:	2b00      	cmp	r3, #0
 800911c:	d002      	beq.n	8009124 <UART_SetConfig+0x1f0>
 800911e:	2b40      	cmp	r3, #64	@ 0x40
 8009120:	d008      	beq.n	8009134 <UART_SetConfig+0x200>
 8009122:	e00f      	b.n	8009144 <UART_SetConfig+0x210>
 8009124:	2300      	movs	r3, #0
 8009126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800912a:	e082      	b.n	8009232 <UART_SetConfig+0x2fe>
 800912c:	2302      	movs	r3, #2
 800912e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009132:	e07e      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009134:	2304      	movs	r3, #4
 8009136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800913a:	e07a      	b.n	8009232 <UART_SetConfig+0x2fe>
 800913c:	2308      	movs	r3, #8
 800913e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009142:	e076      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009144:	2310      	movs	r3, #16
 8009146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800914a:	e072      	b.n	8009232 <UART_SetConfig+0x2fe>
 800914c:	697b      	ldr	r3, [r7, #20]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	4a35      	ldr	r2, [pc, #212]	@ (8009228 <UART_SetConfig+0x2f4>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d12a      	bne.n	80091ac <UART_SetConfig+0x278>
 8009156:	4b30      	ldr	r3, [pc, #192]	@ (8009218 <UART_SetConfig+0x2e4>)
 8009158:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800915c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009160:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009164:	d01a      	beq.n	800919c <UART_SetConfig+0x268>
 8009166:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800916a:	d81b      	bhi.n	80091a4 <UART_SetConfig+0x270>
 800916c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009170:	d00c      	beq.n	800918c <UART_SetConfig+0x258>
 8009172:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009176:	d815      	bhi.n	80091a4 <UART_SetConfig+0x270>
 8009178:	2b00      	cmp	r3, #0
 800917a:	d003      	beq.n	8009184 <UART_SetConfig+0x250>
 800917c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009180:	d008      	beq.n	8009194 <UART_SetConfig+0x260>
 8009182:	e00f      	b.n	80091a4 <UART_SetConfig+0x270>
 8009184:	2300      	movs	r3, #0
 8009186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800918a:	e052      	b.n	8009232 <UART_SetConfig+0x2fe>
 800918c:	2302      	movs	r3, #2
 800918e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009192:	e04e      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009194:	2304      	movs	r3, #4
 8009196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800919a:	e04a      	b.n	8009232 <UART_SetConfig+0x2fe>
 800919c:	2308      	movs	r3, #8
 800919e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091a2:	e046      	b.n	8009232 <UART_SetConfig+0x2fe>
 80091a4:	2310      	movs	r3, #16
 80091a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091aa:	e042      	b.n	8009232 <UART_SetConfig+0x2fe>
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	4a17      	ldr	r2, [pc, #92]	@ (8009210 <UART_SetConfig+0x2dc>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d13a      	bne.n	800922c <UART_SetConfig+0x2f8>
 80091b6:	4b18      	ldr	r3, [pc, #96]	@ (8009218 <UART_SetConfig+0x2e4>)
 80091b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80091bc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80091c0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80091c4:	d01a      	beq.n	80091fc <UART_SetConfig+0x2c8>
 80091c6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80091ca:	d81b      	bhi.n	8009204 <UART_SetConfig+0x2d0>
 80091cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091d0:	d00c      	beq.n	80091ec <UART_SetConfig+0x2b8>
 80091d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80091d6:	d815      	bhi.n	8009204 <UART_SetConfig+0x2d0>
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d003      	beq.n	80091e4 <UART_SetConfig+0x2b0>
 80091dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091e0:	d008      	beq.n	80091f4 <UART_SetConfig+0x2c0>
 80091e2:	e00f      	b.n	8009204 <UART_SetConfig+0x2d0>
 80091e4:	2300      	movs	r3, #0
 80091e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091ea:	e022      	b.n	8009232 <UART_SetConfig+0x2fe>
 80091ec:	2302      	movs	r3, #2
 80091ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091f2:	e01e      	b.n	8009232 <UART_SetConfig+0x2fe>
 80091f4:	2304      	movs	r3, #4
 80091f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80091fa:	e01a      	b.n	8009232 <UART_SetConfig+0x2fe>
 80091fc:	2308      	movs	r3, #8
 80091fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009202:	e016      	b.n	8009232 <UART_SetConfig+0x2fe>
 8009204:	2310      	movs	r3, #16
 8009206:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800920a:	e012      	b.n	8009232 <UART_SetConfig+0x2fe>
 800920c:	cfff69f3 	.word	0xcfff69f3
 8009210:	40008000 	.word	0x40008000
 8009214:	40013800 	.word	0x40013800
 8009218:	40021000 	.word	0x40021000
 800921c:	40004400 	.word	0x40004400
 8009220:	40004800 	.word	0x40004800
 8009224:	40004c00 	.word	0x40004c00
 8009228:	40005000 	.word	0x40005000
 800922c:	2310      	movs	r3, #16
 800922e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009232:	697b      	ldr	r3, [r7, #20]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	4aae      	ldr	r2, [pc, #696]	@ (80094f0 <UART_SetConfig+0x5bc>)
 8009238:	4293      	cmp	r3, r2
 800923a:	f040 8097 	bne.w	800936c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800923e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009242:	2b08      	cmp	r3, #8
 8009244:	d823      	bhi.n	800928e <UART_SetConfig+0x35a>
 8009246:	a201      	add	r2, pc, #4	@ (adr r2, 800924c <UART_SetConfig+0x318>)
 8009248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800924c:	08009271 	.word	0x08009271
 8009250:	0800928f 	.word	0x0800928f
 8009254:	08009279 	.word	0x08009279
 8009258:	0800928f 	.word	0x0800928f
 800925c:	0800927f 	.word	0x0800927f
 8009260:	0800928f 	.word	0x0800928f
 8009264:	0800928f 	.word	0x0800928f
 8009268:	0800928f 	.word	0x0800928f
 800926c:	08009287 	.word	0x08009287
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009270:	f7fc f89c 	bl	80053ac <HAL_RCC_GetPCLK1Freq>
 8009274:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009276:	e010      	b.n	800929a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009278:	4b9e      	ldr	r3, [pc, #632]	@ (80094f4 <UART_SetConfig+0x5c0>)
 800927a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800927c:	e00d      	b.n	800929a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800927e:	f7fb fffd 	bl	800527c <HAL_RCC_GetSysClockFreq>
 8009282:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009284:	e009      	b.n	800929a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009286:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800928a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800928c:	e005      	b.n	800929a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800928e:	2300      	movs	r3, #0
 8009290:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009292:	2301      	movs	r3, #1
 8009294:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009298:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800929a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800929c:	2b00      	cmp	r3, #0
 800929e:	f000 8130 	beq.w	8009502 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092a6:	4a94      	ldr	r2, [pc, #592]	@ (80094f8 <UART_SetConfig+0x5c4>)
 80092a8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092ac:	461a      	mov	r2, r3
 80092ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092b0:	fbb3 f3f2 	udiv	r3, r3, r2
 80092b4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092b6:	697b      	ldr	r3, [r7, #20]
 80092b8:	685a      	ldr	r2, [r3, #4]
 80092ba:	4613      	mov	r3, r2
 80092bc:	005b      	lsls	r3, r3, #1
 80092be:	4413      	add	r3, r2
 80092c0:	69ba      	ldr	r2, [r7, #24]
 80092c2:	429a      	cmp	r2, r3
 80092c4:	d305      	bcc.n	80092d2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80092c6:	697b      	ldr	r3, [r7, #20]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092cc:	69ba      	ldr	r2, [r7, #24]
 80092ce:	429a      	cmp	r2, r3
 80092d0:	d903      	bls.n	80092da <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80092d2:	2301      	movs	r3, #1
 80092d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80092d8:	e113      	b.n	8009502 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092dc:	2200      	movs	r2, #0
 80092de:	60bb      	str	r3, [r7, #8]
 80092e0:	60fa      	str	r2, [r7, #12]
 80092e2:	697b      	ldr	r3, [r7, #20]
 80092e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092e6:	4a84      	ldr	r2, [pc, #528]	@ (80094f8 <UART_SetConfig+0x5c4>)
 80092e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	2200      	movs	r2, #0
 80092f0:	603b      	str	r3, [r7, #0]
 80092f2:	607a      	str	r2, [r7, #4]
 80092f4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80092f8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80092fc:	f7f6 ffe8 	bl	80002d0 <__aeabi_uldivmod>
 8009300:	4602      	mov	r2, r0
 8009302:	460b      	mov	r3, r1
 8009304:	4610      	mov	r0, r2
 8009306:	4619      	mov	r1, r3
 8009308:	f04f 0200 	mov.w	r2, #0
 800930c:	f04f 0300 	mov.w	r3, #0
 8009310:	020b      	lsls	r3, r1, #8
 8009312:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009316:	0202      	lsls	r2, r0, #8
 8009318:	6979      	ldr	r1, [r7, #20]
 800931a:	6849      	ldr	r1, [r1, #4]
 800931c:	0849      	lsrs	r1, r1, #1
 800931e:	2000      	movs	r0, #0
 8009320:	460c      	mov	r4, r1
 8009322:	4605      	mov	r5, r0
 8009324:	eb12 0804 	adds.w	r8, r2, r4
 8009328:	eb43 0905 	adc.w	r9, r3, r5
 800932c:	697b      	ldr	r3, [r7, #20]
 800932e:	685b      	ldr	r3, [r3, #4]
 8009330:	2200      	movs	r2, #0
 8009332:	469a      	mov	sl, r3
 8009334:	4693      	mov	fp, r2
 8009336:	4652      	mov	r2, sl
 8009338:	465b      	mov	r3, fp
 800933a:	4640      	mov	r0, r8
 800933c:	4649      	mov	r1, r9
 800933e:	f7f6 ffc7 	bl	80002d0 <__aeabi_uldivmod>
 8009342:	4602      	mov	r2, r0
 8009344:	460b      	mov	r3, r1
 8009346:	4613      	mov	r3, r2
 8009348:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800934a:	6a3b      	ldr	r3, [r7, #32]
 800934c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009350:	d308      	bcc.n	8009364 <UART_SetConfig+0x430>
 8009352:	6a3b      	ldr	r3, [r7, #32]
 8009354:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009358:	d204      	bcs.n	8009364 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800935a:	697b      	ldr	r3, [r7, #20]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	6a3a      	ldr	r2, [r7, #32]
 8009360:	60da      	str	r2, [r3, #12]
 8009362:	e0ce      	b.n	8009502 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009364:	2301      	movs	r3, #1
 8009366:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800936a:	e0ca      	b.n	8009502 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	69db      	ldr	r3, [r3, #28]
 8009370:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009374:	d166      	bne.n	8009444 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8009376:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800937a:	2b08      	cmp	r3, #8
 800937c:	d827      	bhi.n	80093ce <UART_SetConfig+0x49a>
 800937e:	a201      	add	r2, pc, #4	@ (adr r2, 8009384 <UART_SetConfig+0x450>)
 8009380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009384:	080093a9 	.word	0x080093a9
 8009388:	080093b1 	.word	0x080093b1
 800938c:	080093b9 	.word	0x080093b9
 8009390:	080093cf 	.word	0x080093cf
 8009394:	080093bf 	.word	0x080093bf
 8009398:	080093cf 	.word	0x080093cf
 800939c:	080093cf 	.word	0x080093cf
 80093a0:	080093cf 	.word	0x080093cf
 80093a4:	080093c7 	.word	0x080093c7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093a8:	f7fc f800 	bl	80053ac <HAL_RCC_GetPCLK1Freq>
 80093ac:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093ae:	e014      	b.n	80093da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80093b0:	f7fc f812 	bl	80053d8 <HAL_RCC_GetPCLK2Freq>
 80093b4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093b6:	e010      	b.n	80093da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093b8:	4b4e      	ldr	r3, [pc, #312]	@ (80094f4 <UART_SetConfig+0x5c0>)
 80093ba:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093bc:	e00d      	b.n	80093da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093be:	f7fb ff5d 	bl	800527c <HAL_RCC_GetSysClockFreq>
 80093c2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80093c4:	e009      	b.n	80093da <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80093ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80093cc:	e005      	b.n	80093da <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80093ce:	2300      	movs	r3, #0
 80093d0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80093d2:	2301      	movs	r3, #1
 80093d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80093d8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80093da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093dc:	2b00      	cmp	r3, #0
 80093de:	f000 8090 	beq.w	8009502 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093e2:	697b      	ldr	r3, [r7, #20]
 80093e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093e6:	4a44      	ldr	r2, [pc, #272]	@ (80094f8 <UART_SetConfig+0x5c4>)
 80093e8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80093ec:	461a      	mov	r2, r3
 80093ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093f0:	fbb3 f3f2 	udiv	r3, r3, r2
 80093f4:	005a      	lsls	r2, r3, #1
 80093f6:	697b      	ldr	r3, [r7, #20]
 80093f8:	685b      	ldr	r3, [r3, #4]
 80093fa:	085b      	lsrs	r3, r3, #1
 80093fc:	441a      	add	r2, r3
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	fbb2 f3f3 	udiv	r3, r2, r3
 8009406:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009408:	6a3b      	ldr	r3, [r7, #32]
 800940a:	2b0f      	cmp	r3, #15
 800940c:	d916      	bls.n	800943c <UART_SetConfig+0x508>
 800940e:	6a3b      	ldr	r3, [r7, #32]
 8009410:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009414:	d212      	bcs.n	800943c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009416:	6a3b      	ldr	r3, [r7, #32]
 8009418:	b29b      	uxth	r3, r3
 800941a:	f023 030f 	bic.w	r3, r3, #15
 800941e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009420:	6a3b      	ldr	r3, [r7, #32]
 8009422:	085b      	lsrs	r3, r3, #1
 8009424:	b29b      	uxth	r3, r3
 8009426:	f003 0307 	and.w	r3, r3, #7
 800942a:	b29a      	uxth	r2, r3
 800942c:	8bfb      	ldrh	r3, [r7, #30]
 800942e:	4313      	orrs	r3, r2
 8009430:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009432:	697b      	ldr	r3, [r7, #20]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	8bfa      	ldrh	r2, [r7, #30]
 8009438:	60da      	str	r2, [r3, #12]
 800943a:	e062      	b.n	8009502 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800943c:	2301      	movs	r3, #1
 800943e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009442:	e05e      	b.n	8009502 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009444:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009448:	2b08      	cmp	r3, #8
 800944a:	d828      	bhi.n	800949e <UART_SetConfig+0x56a>
 800944c:	a201      	add	r2, pc, #4	@ (adr r2, 8009454 <UART_SetConfig+0x520>)
 800944e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009452:	bf00      	nop
 8009454:	08009479 	.word	0x08009479
 8009458:	08009481 	.word	0x08009481
 800945c:	08009489 	.word	0x08009489
 8009460:	0800949f 	.word	0x0800949f
 8009464:	0800948f 	.word	0x0800948f
 8009468:	0800949f 	.word	0x0800949f
 800946c:	0800949f 	.word	0x0800949f
 8009470:	0800949f 	.word	0x0800949f
 8009474:	08009497 	.word	0x08009497
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009478:	f7fb ff98 	bl	80053ac <HAL_RCC_GetPCLK1Freq>
 800947c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800947e:	e014      	b.n	80094aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009480:	f7fb ffaa 	bl	80053d8 <HAL_RCC_GetPCLK2Freq>
 8009484:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009486:	e010      	b.n	80094aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009488:	4b1a      	ldr	r3, [pc, #104]	@ (80094f4 <UART_SetConfig+0x5c0>)
 800948a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800948c:	e00d      	b.n	80094aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800948e:	f7fb fef5 	bl	800527c <HAL_RCC_GetSysClockFreq>
 8009492:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009494:	e009      	b.n	80094aa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009496:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800949a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800949c:	e005      	b.n	80094aa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800949e:	2300      	movs	r3, #0
 80094a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80094a2:	2301      	movs	r3, #1
 80094a4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80094a8:	bf00      	nop
    }

    if (pclk != 0U)
 80094aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d028      	beq.n	8009502 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094b4:	4a10      	ldr	r2, [pc, #64]	@ (80094f8 <UART_SetConfig+0x5c4>)
 80094b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094ba:	461a      	mov	r2, r3
 80094bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094be:	fbb3 f2f2 	udiv	r2, r3, r2
 80094c2:	697b      	ldr	r3, [r7, #20]
 80094c4:	685b      	ldr	r3, [r3, #4]
 80094c6:	085b      	lsrs	r3, r3, #1
 80094c8:	441a      	add	r2, r3
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	685b      	ldr	r3, [r3, #4]
 80094ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80094d2:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094d4:	6a3b      	ldr	r3, [r7, #32]
 80094d6:	2b0f      	cmp	r3, #15
 80094d8:	d910      	bls.n	80094fc <UART_SetConfig+0x5c8>
 80094da:	6a3b      	ldr	r3, [r7, #32]
 80094dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80094e0:	d20c      	bcs.n	80094fc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80094e2:	6a3b      	ldr	r3, [r7, #32]
 80094e4:	b29a      	uxth	r2, r3
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	60da      	str	r2, [r3, #12]
 80094ec:	e009      	b.n	8009502 <UART_SetConfig+0x5ce>
 80094ee:	bf00      	nop
 80094f0:	40008000 	.word	0x40008000
 80094f4:	00f42400 	.word	0x00f42400
 80094f8:	0800b0cc 	.word	0x0800b0cc
      }
      else
      {
        ret = HAL_ERROR;
 80094fc:	2301      	movs	r3, #1
 80094fe:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	2201      	movs	r2, #1
 8009506:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800950a:	697b      	ldr	r3, [r7, #20]
 800950c:	2201      	movs	r2, #1
 800950e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009512:	697b      	ldr	r3, [r7, #20]
 8009514:	2200      	movs	r2, #0
 8009516:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009518:	697b      	ldr	r3, [r7, #20]
 800951a:	2200      	movs	r2, #0
 800951c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800951e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009522:	4618      	mov	r0, r3
 8009524:	3730      	adds	r7, #48	@ 0x30
 8009526:	46bd      	mov	sp, r7
 8009528:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800952c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009538:	f003 0308 	and.w	r3, r3, #8
 800953c:	2b00      	cmp	r3, #0
 800953e:	d00a      	beq.n	8009556 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	430a      	orrs	r2, r1
 8009554:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800955a:	f003 0301 	and.w	r3, r3, #1
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00a      	beq.n	8009578 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	685b      	ldr	r3, [r3, #4]
 8009568:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	430a      	orrs	r2, r1
 8009576:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800957c:	f003 0302 	and.w	r3, r3, #2
 8009580:	2b00      	cmp	r3, #0
 8009582:	d00a      	beq.n	800959a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	430a      	orrs	r2, r1
 8009598:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800959e:	f003 0304 	and.w	r3, r3, #4
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d00a      	beq.n	80095bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	685b      	ldr	r3, [r3, #4]
 80095ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	430a      	orrs	r2, r1
 80095ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095c0:	f003 0310 	and.w	r3, r3, #16
 80095c4:	2b00      	cmp	r3, #0
 80095c6:	d00a      	beq.n	80095de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	689b      	ldr	r3, [r3, #8]
 80095ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	430a      	orrs	r2, r1
 80095dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095e2:	f003 0320 	and.w	r3, r3, #32
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d00a      	beq.n	8009600 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	689b      	ldr	r3, [r3, #8]
 80095f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	681b      	ldr	r3, [r3, #0]
 80095fc:	430a      	orrs	r2, r1
 80095fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009608:	2b00      	cmp	r3, #0
 800960a:	d01a      	beq.n	8009642 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	430a      	orrs	r2, r1
 8009620:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009626:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800962a:	d10a      	bne.n	8009642 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	685b      	ldr	r3, [r3, #4]
 8009632:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	430a      	orrs	r2, r1
 8009640:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800964a:	2b00      	cmp	r3, #0
 800964c:	d00a      	beq.n	8009664 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	430a      	orrs	r2, r1
 8009662:	605a      	str	r2, [r3, #4]
  }
}
 8009664:	bf00      	nop
 8009666:	370c      	adds	r7, #12
 8009668:	46bd      	mov	sp, r7
 800966a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966e:	4770      	bx	lr

08009670 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009670:	b580      	push	{r7, lr}
 8009672:	b098      	sub	sp, #96	@ 0x60
 8009674:	af02      	add	r7, sp, #8
 8009676:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2200      	movs	r2, #0
 800967c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009680:	f7f9 f8e0 	bl	8002844 <HAL_GetTick>
 8009684:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f003 0308 	and.w	r3, r3, #8
 8009690:	2b08      	cmp	r3, #8
 8009692:	d12f      	bne.n	80096f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009694:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009698:	9300      	str	r3, [sp, #0]
 800969a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800969c:	2200      	movs	r2, #0
 800969e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80096a2:	6878      	ldr	r0, [r7, #4]
 80096a4:	f000 f88e 	bl	80097c4 <UART_WaitOnFlagUntilTimeout>
 80096a8:	4603      	mov	r3, r0
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d022      	beq.n	80096f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b6:	e853 3f00 	ldrex	r3, [r3]
 80096ba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80096bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096c2:	653b      	str	r3, [r7, #80]	@ 0x50
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	461a      	mov	r2, r3
 80096ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80096cc:	647b      	str	r3, [r7, #68]	@ 0x44
 80096ce:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80096d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80096d4:	e841 2300 	strex	r3, r2, [r1]
 80096d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80096da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d1e6      	bne.n	80096ae <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	2220      	movs	r2, #32
 80096e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2200      	movs	r2, #0
 80096ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096f0:	2303      	movs	r3, #3
 80096f2:	e063      	b.n	80097bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	f003 0304 	and.w	r3, r3, #4
 80096fe:	2b04      	cmp	r3, #4
 8009700:	d149      	bne.n	8009796 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009702:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009706:	9300      	str	r3, [sp, #0]
 8009708:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800970a:	2200      	movs	r2, #0
 800970c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009710:	6878      	ldr	r0, [r7, #4]
 8009712:	f000 f857 	bl	80097c4 <UART_WaitOnFlagUntilTimeout>
 8009716:	4603      	mov	r3, r0
 8009718:	2b00      	cmp	r3, #0
 800971a:	d03c      	beq.n	8009796 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009724:	e853 3f00 	ldrex	r3, [r3]
 8009728:	623b      	str	r3, [r7, #32]
   return(result);
 800972a:	6a3b      	ldr	r3, [r7, #32]
 800972c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009730:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	461a      	mov	r2, r3
 8009738:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800973a:	633b      	str	r3, [r7, #48]	@ 0x30
 800973c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800973e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009740:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009742:	e841 2300 	strex	r3, r2, [r1]
 8009746:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800974a:	2b00      	cmp	r3, #0
 800974c:	d1e6      	bne.n	800971c <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	3308      	adds	r3, #8
 8009754:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009756:	693b      	ldr	r3, [r7, #16]
 8009758:	e853 3f00 	ldrex	r3, [r3]
 800975c:	60fb      	str	r3, [r7, #12]
   return(result);
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	f023 0301 	bic.w	r3, r3, #1
 8009764:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	3308      	adds	r3, #8
 800976c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800976e:	61fa      	str	r2, [r7, #28]
 8009770:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009772:	69b9      	ldr	r1, [r7, #24]
 8009774:	69fa      	ldr	r2, [r7, #28]
 8009776:	e841 2300 	strex	r3, r2, [r1]
 800977a:	617b      	str	r3, [r7, #20]
   return(result);
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1e5      	bne.n	800974e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	2220      	movs	r2, #32
 8009786:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	2200      	movs	r2, #0
 800978e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009792:	2303      	movs	r3, #3
 8009794:	e012      	b.n	80097bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	2220      	movs	r2, #32
 800979a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2220      	movs	r2, #32
 80097a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	2200      	movs	r2, #0
 80097aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2200      	movs	r2, #0
 80097b0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	2200      	movs	r2, #0
 80097b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80097ba:	2300      	movs	r3, #0
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3758      	adds	r7, #88	@ 0x58
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}

080097c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b084      	sub	sp, #16
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	60f8      	str	r0, [r7, #12]
 80097cc:	60b9      	str	r1, [r7, #8]
 80097ce:	603b      	str	r3, [r7, #0]
 80097d0:	4613      	mov	r3, r2
 80097d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80097d4:	e04f      	b.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80097d6:	69bb      	ldr	r3, [r7, #24]
 80097d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80097dc:	d04b      	beq.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80097de:	f7f9 f831 	bl	8002844 <HAL_GetTick>
 80097e2:	4602      	mov	r2, r0
 80097e4:	683b      	ldr	r3, [r7, #0]
 80097e6:	1ad3      	subs	r3, r2, r3
 80097e8:	69ba      	ldr	r2, [r7, #24]
 80097ea:	429a      	cmp	r2, r3
 80097ec:	d302      	bcc.n	80097f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80097ee:	69bb      	ldr	r3, [r7, #24]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d101      	bne.n	80097f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80097f4:	2303      	movs	r3, #3
 80097f6:	e04e      	b.n	8009896 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	f003 0304 	and.w	r3, r3, #4
 8009802:	2b00      	cmp	r3, #0
 8009804:	d037      	beq.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	2b80      	cmp	r3, #128	@ 0x80
 800980a:	d034      	beq.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	2b40      	cmp	r3, #64	@ 0x40
 8009810:	d031      	beq.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	69db      	ldr	r3, [r3, #28]
 8009818:	f003 0308 	and.w	r3, r3, #8
 800981c:	2b08      	cmp	r3, #8
 800981e:	d110      	bne.n	8009842 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009820:	68fb      	ldr	r3, [r7, #12]
 8009822:	681b      	ldr	r3, [r3, #0]
 8009824:	2208      	movs	r2, #8
 8009826:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009828:	68f8      	ldr	r0, [r7, #12]
 800982a:	f000 f838 	bl	800989e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	2208      	movs	r2, #8
 8009832:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	2200      	movs	r2, #0
 800983a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800983e:	2301      	movs	r3, #1
 8009840:	e029      	b.n	8009896 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	69db      	ldr	r3, [r3, #28]
 8009848:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800984c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009850:	d111      	bne.n	8009876 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800985a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	f000 f81e 	bl	800989e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	2220      	movs	r2, #32
 8009866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	2200      	movs	r2, #0
 800986e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009872:	2303      	movs	r3, #3
 8009874:	e00f      	b.n	8009896 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	69da      	ldr	r2, [r3, #28]
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	4013      	ands	r3, r2
 8009880:	68ba      	ldr	r2, [r7, #8]
 8009882:	429a      	cmp	r2, r3
 8009884:	bf0c      	ite	eq
 8009886:	2301      	moveq	r3, #1
 8009888:	2300      	movne	r3, #0
 800988a:	b2db      	uxtb	r3, r3
 800988c:	461a      	mov	r2, r3
 800988e:	79fb      	ldrb	r3, [r7, #7]
 8009890:	429a      	cmp	r2, r3
 8009892:	d0a0      	beq.n	80097d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009894:	2300      	movs	r3, #0
}
 8009896:	4618      	mov	r0, r3
 8009898:	3710      	adds	r7, #16
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}

0800989e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800989e:	b480      	push	{r7}
 80098a0:	b095      	sub	sp, #84	@ 0x54
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80098ae:	e853 3f00 	ldrex	r3, [r3]
 80098b2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80098b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80098b6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80098ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	461a      	mov	r2, r3
 80098c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80098c4:	643b      	str	r3, [r7, #64]	@ 0x40
 80098c6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098c8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80098ca:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80098cc:	e841 2300 	strex	r3, r2, [r1]
 80098d0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80098d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d1e6      	bne.n	80098a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	681b      	ldr	r3, [r3, #0]
 80098dc:	3308      	adds	r3, #8
 80098de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098e0:	6a3b      	ldr	r3, [r7, #32]
 80098e2:	e853 3f00 	ldrex	r3, [r3]
 80098e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80098e8:	69fb      	ldr	r3, [r7, #28]
 80098ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80098ee:	f023 0301 	bic.w	r3, r3, #1
 80098f2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	3308      	adds	r3, #8
 80098fa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80098fc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80098fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009900:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009902:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009904:	e841 2300 	strex	r3, r2, [r1]
 8009908:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800990a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800990c:	2b00      	cmp	r3, #0
 800990e:	d1e3      	bne.n	80098d8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009914:	2b01      	cmp	r3, #1
 8009916:	d118      	bne.n	800994a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	e853 3f00 	ldrex	r3, [r3]
 8009924:	60bb      	str	r3, [r7, #8]
   return(result);
 8009926:	68bb      	ldr	r3, [r7, #8]
 8009928:	f023 0310 	bic.w	r3, r3, #16
 800992c:	647b      	str	r3, [r7, #68]	@ 0x44
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	461a      	mov	r2, r3
 8009934:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009936:	61bb      	str	r3, [r7, #24]
 8009938:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800993a:	6979      	ldr	r1, [r7, #20]
 800993c:	69ba      	ldr	r2, [r7, #24]
 800993e:	e841 2300 	strex	r3, r2, [r1]
 8009942:	613b      	str	r3, [r7, #16]
   return(result);
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d1e6      	bne.n	8009918 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	2220      	movs	r2, #32
 800994e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	2200      	movs	r2, #0
 8009956:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	2200      	movs	r2, #0
 800995c:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800995e:	bf00      	nop
 8009960:	3754      	adds	r7, #84	@ 0x54
 8009962:	46bd      	mov	sp, r7
 8009964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009968:	4770      	bx	lr

0800996a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800996a:	b480      	push	{r7}
 800996c:	b085      	sub	sp, #20
 800996e:	af00      	add	r7, sp, #0
 8009970:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009978:	2b01      	cmp	r3, #1
 800997a:	d101      	bne.n	8009980 <HAL_UARTEx_DisableFifoMode+0x16>
 800997c:	2302      	movs	r3, #2
 800997e:	e027      	b.n	80099d0 <HAL_UARTEx_DisableFifoMode+0x66>
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2201      	movs	r2, #1
 8009984:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2224      	movs	r2, #36	@ 0x24
 800998c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	681a      	ldr	r2, [r3, #0]
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	f022 0201 	bic.w	r2, r2, #1
 80099a6:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80099ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2200      	movs	r2, #0
 80099b4:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	68fa      	ldr	r2, [r7, #12]
 80099bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	2220      	movs	r2, #32
 80099c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3714      	adds	r7, #20
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr

080099dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b084      	sub	sp, #16
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
 80099e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d101      	bne.n	80099f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80099f0:	2302      	movs	r3, #2
 80099f2:	e02d      	b.n	8009a50 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2201      	movs	r2, #1
 80099f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2224      	movs	r2, #36	@ 0x24
 8009a00:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	681a      	ldr	r2, [r3, #0]
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	f022 0201 	bic.w	r2, r2, #1
 8009a1a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	689b      	ldr	r3, [r3, #8]
 8009a22:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	683a      	ldr	r2, [r7, #0]
 8009a2c:	430a      	orrs	r2, r1
 8009a2e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a30:	6878      	ldr	r0, [r7, #4]
 8009a32:	f000 f84f 	bl	8009ad4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	68fa      	ldr	r2, [r7, #12]
 8009a3c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2220      	movs	r2, #32
 8009a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009a4e:	2300      	movs	r3, #0
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	3710      	adds	r7, #16
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b084      	sub	sp, #16
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009a68:	2b01      	cmp	r3, #1
 8009a6a:	d101      	bne.n	8009a70 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009a6c:	2302      	movs	r3, #2
 8009a6e:	e02d      	b.n	8009acc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2201      	movs	r2, #1
 8009a74:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	2224      	movs	r2, #36	@ 0x24
 8009a7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	681a      	ldr	r2, [r3, #0]
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	f022 0201 	bic.w	r2, r2, #1
 8009a96:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	689b      	ldr	r3, [r3, #8]
 8009a9e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	683a      	ldr	r2, [r7, #0]
 8009aa8:	430a      	orrs	r2, r1
 8009aaa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009aac:	6878      	ldr	r0, [r7, #4]
 8009aae:	f000 f811 	bl	8009ad4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	68fa      	ldr	r2, [r7, #12]
 8009ab8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	2220      	movs	r2, #32
 8009abe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ac2:	687b      	ldr	r3, [r7, #4]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009aca:	2300      	movs	r3, #0
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3710      	adds	r7, #16
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}

08009ad4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b085      	sub	sp, #20
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d108      	bne.n	8009af6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2201      	movs	r2, #1
 8009ae8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2201      	movs	r2, #1
 8009af0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009af4:	e031      	b.n	8009b5a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009af6:	2308      	movs	r3, #8
 8009af8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009afa:	2308      	movs	r3, #8
 8009afc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	0e5b      	lsrs	r3, r3, #25
 8009b06:	b2db      	uxtb	r3, r3
 8009b08:	f003 0307 	and.w	r3, r3, #7
 8009b0c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009b0e:	687b      	ldr	r3, [r7, #4]
 8009b10:	681b      	ldr	r3, [r3, #0]
 8009b12:	689b      	ldr	r3, [r3, #8]
 8009b14:	0f5b      	lsrs	r3, r3, #29
 8009b16:	b2db      	uxtb	r3, r3
 8009b18:	f003 0307 	and.w	r3, r3, #7
 8009b1c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009b1e:	7bbb      	ldrb	r3, [r7, #14]
 8009b20:	7b3a      	ldrb	r2, [r7, #12]
 8009b22:	4911      	ldr	r1, [pc, #68]	@ (8009b68 <UARTEx_SetNbDataToProcess+0x94>)
 8009b24:	5c8a      	ldrb	r2, [r1, r2]
 8009b26:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009b2a:	7b3a      	ldrb	r2, [r7, #12]
 8009b2c:	490f      	ldr	r1, [pc, #60]	@ (8009b6c <UARTEx_SetNbDataToProcess+0x98>)
 8009b2e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009b30:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b34:	b29a      	uxth	r2, r3
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b3c:	7bfb      	ldrb	r3, [r7, #15]
 8009b3e:	7b7a      	ldrb	r2, [r7, #13]
 8009b40:	4909      	ldr	r1, [pc, #36]	@ (8009b68 <UARTEx_SetNbDataToProcess+0x94>)
 8009b42:	5c8a      	ldrb	r2, [r1, r2]
 8009b44:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009b48:	7b7a      	ldrb	r2, [r7, #13]
 8009b4a:	4908      	ldr	r1, [pc, #32]	@ (8009b6c <UARTEx_SetNbDataToProcess+0x98>)
 8009b4c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009b4e:	fb93 f3f2 	sdiv	r3, r3, r2
 8009b52:	b29a      	uxth	r2, r3
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009b5a:	bf00      	nop
 8009b5c:	3714      	adds	r7, #20
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b64:	4770      	bx	lr
 8009b66:	bf00      	nop
 8009b68:	0800b0e4 	.word	0x0800b0e4
 8009b6c:	0800b0ec 	.word	0x0800b0ec

08009b70 <sniprintf>:
 8009b70:	b40c      	push	{r2, r3}
 8009b72:	b530      	push	{r4, r5, lr}
 8009b74:	4b18      	ldr	r3, [pc, #96]	@ (8009bd8 <sniprintf+0x68>)
 8009b76:	1e0c      	subs	r4, r1, #0
 8009b78:	681d      	ldr	r5, [r3, #0]
 8009b7a:	b09d      	sub	sp, #116	@ 0x74
 8009b7c:	da08      	bge.n	8009b90 <sniprintf+0x20>
 8009b7e:	238b      	movs	r3, #139	@ 0x8b
 8009b80:	602b      	str	r3, [r5, #0]
 8009b82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009b86:	b01d      	add	sp, #116	@ 0x74
 8009b88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009b8c:	b002      	add	sp, #8
 8009b8e:	4770      	bx	lr
 8009b90:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8009b94:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009b98:	f04f 0300 	mov.w	r3, #0
 8009b9c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8009b9e:	bf14      	ite	ne
 8009ba0:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8009ba4:	4623      	moveq	r3, r4
 8009ba6:	9304      	str	r3, [sp, #16]
 8009ba8:	9307      	str	r3, [sp, #28]
 8009baa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009bae:	9002      	str	r0, [sp, #8]
 8009bb0:	9006      	str	r0, [sp, #24]
 8009bb2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009bb6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8009bb8:	ab21      	add	r3, sp, #132	@ 0x84
 8009bba:	a902      	add	r1, sp, #8
 8009bbc:	4628      	mov	r0, r5
 8009bbe:	9301      	str	r3, [sp, #4]
 8009bc0:	f000 f9d2 	bl	8009f68 <_svfiprintf_r>
 8009bc4:	1c43      	adds	r3, r0, #1
 8009bc6:	bfbc      	itt	lt
 8009bc8:	238b      	movlt	r3, #139	@ 0x8b
 8009bca:	602b      	strlt	r3, [r5, #0]
 8009bcc:	2c00      	cmp	r4, #0
 8009bce:	d0da      	beq.n	8009b86 <sniprintf+0x16>
 8009bd0:	9b02      	ldr	r3, [sp, #8]
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	701a      	strb	r2, [r3, #0]
 8009bd6:	e7d6      	b.n	8009b86 <sniprintf+0x16>
 8009bd8:	2000004c 	.word	0x2000004c

08009bdc <siprintf>:
 8009bdc:	b40e      	push	{r1, r2, r3}
 8009bde:	b510      	push	{r4, lr}
 8009be0:	b09d      	sub	sp, #116	@ 0x74
 8009be2:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009be4:	9002      	str	r0, [sp, #8]
 8009be6:	9006      	str	r0, [sp, #24]
 8009be8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009bec:	480a      	ldr	r0, [pc, #40]	@ (8009c18 <siprintf+0x3c>)
 8009bee:	9107      	str	r1, [sp, #28]
 8009bf0:	9104      	str	r1, [sp, #16]
 8009bf2:	490a      	ldr	r1, [pc, #40]	@ (8009c1c <siprintf+0x40>)
 8009bf4:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bf8:	9105      	str	r1, [sp, #20]
 8009bfa:	2400      	movs	r4, #0
 8009bfc:	a902      	add	r1, sp, #8
 8009bfe:	6800      	ldr	r0, [r0, #0]
 8009c00:	9301      	str	r3, [sp, #4]
 8009c02:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009c04:	f000 f9b0 	bl	8009f68 <_svfiprintf_r>
 8009c08:	9b02      	ldr	r3, [sp, #8]
 8009c0a:	701c      	strb	r4, [r3, #0]
 8009c0c:	b01d      	add	sp, #116	@ 0x74
 8009c0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c12:	b003      	add	sp, #12
 8009c14:	4770      	bx	lr
 8009c16:	bf00      	nop
 8009c18:	2000004c 	.word	0x2000004c
 8009c1c:	ffff0208 	.word	0xffff0208

08009c20 <std>:
 8009c20:	2300      	movs	r3, #0
 8009c22:	b510      	push	{r4, lr}
 8009c24:	4604      	mov	r4, r0
 8009c26:	e9c0 3300 	strd	r3, r3, [r0]
 8009c2a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c2e:	6083      	str	r3, [r0, #8]
 8009c30:	8181      	strh	r1, [r0, #12]
 8009c32:	6643      	str	r3, [r0, #100]	@ 0x64
 8009c34:	81c2      	strh	r2, [r0, #14]
 8009c36:	6183      	str	r3, [r0, #24]
 8009c38:	4619      	mov	r1, r3
 8009c3a:	2208      	movs	r2, #8
 8009c3c:	305c      	adds	r0, #92	@ 0x5c
 8009c3e:	f000 f8c3 	bl	8009dc8 <memset>
 8009c42:	4b0d      	ldr	r3, [pc, #52]	@ (8009c78 <std+0x58>)
 8009c44:	6263      	str	r3, [r4, #36]	@ 0x24
 8009c46:	4b0d      	ldr	r3, [pc, #52]	@ (8009c7c <std+0x5c>)
 8009c48:	62a3      	str	r3, [r4, #40]	@ 0x28
 8009c4a:	4b0d      	ldr	r3, [pc, #52]	@ (8009c80 <std+0x60>)
 8009c4c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8009c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8009c84 <std+0x64>)
 8009c50:	6323      	str	r3, [r4, #48]	@ 0x30
 8009c52:	4b0d      	ldr	r3, [pc, #52]	@ (8009c88 <std+0x68>)
 8009c54:	6224      	str	r4, [r4, #32]
 8009c56:	429c      	cmp	r4, r3
 8009c58:	d006      	beq.n	8009c68 <std+0x48>
 8009c5a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8009c5e:	4294      	cmp	r4, r2
 8009c60:	d002      	beq.n	8009c68 <std+0x48>
 8009c62:	33d0      	adds	r3, #208	@ 0xd0
 8009c64:	429c      	cmp	r4, r3
 8009c66:	d105      	bne.n	8009c74 <std+0x54>
 8009c68:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8009c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c70:	f000 b90e 	b.w	8009e90 <__retarget_lock_init_recursive>
 8009c74:	bd10      	pop	{r4, pc}
 8009c76:	bf00      	nop
 8009c78:	0800a9b1 	.word	0x0800a9b1
 8009c7c:	0800a9d3 	.word	0x0800a9d3
 8009c80:	0800aa0b 	.word	0x0800aa0b
 8009c84:	0800aa2f 	.word	0x0800aa2f
 8009c88:	20000d38 	.word	0x20000d38

08009c8c <stdio_exit_handler>:
 8009c8c:	4a02      	ldr	r2, [pc, #8]	@ (8009c98 <stdio_exit_handler+0xc>)
 8009c8e:	4903      	ldr	r1, [pc, #12]	@ (8009c9c <stdio_exit_handler+0x10>)
 8009c90:	4803      	ldr	r0, [pc, #12]	@ (8009ca0 <stdio_exit_handler+0x14>)
 8009c92:	f000 b869 	b.w	8009d68 <_fwalk_sglue>
 8009c96:	bf00      	nop
 8009c98:	20000040 	.word	0x20000040
 8009c9c:	0800a949 	.word	0x0800a949
 8009ca0:	20000050 	.word	0x20000050

08009ca4 <cleanup_stdio>:
 8009ca4:	6841      	ldr	r1, [r0, #4]
 8009ca6:	4b0c      	ldr	r3, [pc, #48]	@ (8009cd8 <cleanup_stdio+0x34>)
 8009ca8:	4299      	cmp	r1, r3
 8009caa:	b510      	push	{r4, lr}
 8009cac:	4604      	mov	r4, r0
 8009cae:	d001      	beq.n	8009cb4 <cleanup_stdio+0x10>
 8009cb0:	f000 fe4a 	bl	800a948 <_fflush_r>
 8009cb4:	68a1      	ldr	r1, [r4, #8]
 8009cb6:	4b09      	ldr	r3, [pc, #36]	@ (8009cdc <cleanup_stdio+0x38>)
 8009cb8:	4299      	cmp	r1, r3
 8009cba:	d002      	beq.n	8009cc2 <cleanup_stdio+0x1e>
 8009cbc:	4620      	mov	r0, r4
 8009cbe:	f000 fe43 	bl	800a948 <_fflush_r>
 8009cc2:	68e1      	ldr	r1, [r4, #12]
 8009cc4:	4b06      	ldr	r3, [pc, #24]	@ (8009ce0 <cleanup_stdio+0x3c>)
 8009cc6:	4299      	cmp	r1, r3
 8009cc8:	d004      	beq.n	8009cd4 <cleanup_stdio+0x30>
 8009cca:	4620      	mov	r0, r4
 8009ccc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009cd0:	f000 be3a 	b.w	800a948 <_fflush_r>
 8009cd4:	bd10      	pop	{r4, pc}
 8009cd6:	bf00      	nop
 8009cd8:	20000d38 	.word	0x20000d38
 8009cdc:	20000da0 	.word	0x20000da0
 8009ce0:	20000e08 	.word	0x20000e08

08009ce4 <global_stdio_init.part.0>:
 8009ce4:	b510      	push	{r4, lr}
 8009ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8009d14 <global_stdio_init.part.0+0x30>)
 8009ce8:	4c0b      	ldr	r4, [pc, #44]	@ (8009d18 <global_stdio_init.part.0+0x34>)
 8009cea:	4a0c      	ldr	r2, [pc, #48]	@ (8009d1c <global_stdio_init.part.0+0x38>)
 8009cec:	601a      	str	r2, [r3, #0]
 8009cee:	4620      	mov	r0, r4
 8009cf0:	2200      	movs	r2, #0
 8009cf2:	2104      	movs	r1, #4
 8009cf4:	f7ff ff94 	bl	8009c20 <std>
 8009cf8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8009cfc:	2201      	movs	r2, #1
 8009cfe:	2109      	movs	r1, #9
 8009d00:	f7ff ff8e 	bl	8009c20 <std>
 8009d04:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8009d08:	2202      	movs	r2, #2
 8009d0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d0e:	2112      	movs	r1, #18
 8009d10:	f7ff bf86 	b.w	8009c20 <std>
 8009d14:	20000e70 	.word	0x20000e70
 8009d18:	20000d38 	.word	0x20000d38
 8009d1c:	08009c8d 	.word	0x08009c8d

08009d20 <__sfp_lock_acquire>:
 8009d20:	4801      	ldr	r0, [pc, #4]	@ (8009d28 <__sfp_lock_acquire+0x8>)
 8009d22:	f000 b8b6 	b.w	8009e92 <__retarget_lock_acquire_recursive>
 8009d26:	bf00      	nop
 8009d28:	20000e75 	.word	0x20000e75

08009d2c <__sfp_lock_release>:
 8009d2c:	4801      	ldr	r0, [pc, #4]	@ (8009d34 <__sfp_lock_release+0x8>)
 8009d2e:	f000 b8b1 	b.w	8009e94 <__retarget_lock_release_recursive>
 8009d32:	bf00      	nop
 8009d34:	20000e75 	.word	0x20000e75

08009d38 <__sinit>:
 8009d38:	b510      	push	{r4, lr}
 8009d3a:	4604      	mov	r4, r0
 8009d3c:	f7ff fff0 	bl	8009d20 <__sfp_lock_acquire>
 8009d40:	6a23      	ldr	r3, [r4, #32]
 8009d42:	b11b      	cbz	r3, 8009d4c <__sinit+0x14>
 8009d44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d48:	f7ff bff0 	b.w	8009d2c <__sfp_lock_release>
 8009d4c:	4b04      	ldr	r3, [pc, #16]	@ (8009d60 <__sinit+0x28>)
 8009d4e:	6223      	str	r3, [r4, #32]
 8009d50:	4b04      	ldr	r3, [pc, #16]	@ (8009d64 <__sinit+0x2c>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d1f5      	bne.n	8009d44 <__sinit+0xc>
 8009d58:	f7ff ffc4 	bl	8009ce4 <global_stdio_init.part.0>
 8009d5c:	e7f2      	b.n	8009d44 <__sinit+0xc>
 8009d5e:	bf00      	nop
 8009d60:	08009ca5 	.word	0x08009ca5
 8009d64:	20000e70 	.word	0x20000e70

08009d68 <_fwalk_sglue>:
 8009d68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d6c:	4607      	mov	r7, r0
 8009d6e:	4688      	mov	r8, r1
 8009d70:	4614      	mov	r4, r2
 8009d72:	2600      	movs	r6, #0
 8009d74:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d78:	f1b9 0901 	subs.w	r9, r9, #1
 8009d7c:	d505      	bpl.n	8009d8a <_fwalk_sglue+0x22>
 8009d7e:	6824      	ldr	r4, [r4, #0]
 8009d80:	2c00      	cmp	r4, #0
 8009d82:	d1f7      	bne.n	8009d74 <_fwalk_sglue+0xc>
 8009d84:	4630      	mov	r0, r6
 8009d86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d8a:	89ab      	ldrh	r3, [r5, #12]
 8009d8c:	2b01      	cmp	r3, #1
 8009d8e:	d907      	bls.n	8009da0 <_fwalk_sglue+0x38>
 8009d90:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d94:	3301      	adds	r3, #1
 8009d96:	d003      	beq.n	8009da0 <_fwalk_sglue+0x38>
 8009d98:	4629      	mov	r1, r5
 8009d9a:	4638      	mov	r0, r7
 8009d9c:	47c0      	blx	r8
 8009d9e:	4306      	orrs	r6, r0
 8009da0:	3568      	adds	r5, #104	@ 0x68
 8009da2:	e7e9      	b.n	8009d78 <_fwalk_sglue+0x10>

08009da4 <iprintf>:
 8009da4:	b40f      	push	{r0, r1, r2, r3}
 8009da6:	b507      	push	{r0, r1, r2, lr}
 8009da8:	4906      	ldr	r1, [pc, #24]	@ (8009dc4 <iprintf+0x20>)
 8009daa:	ab04      	add	r3, sp, #16
 8009dac:	6808      	ldr	r0, [r1, #0]
 8009dae:	f853 2b04 	ldr.w	r2, [r3], #4
 8009db2:	6881      	ldr	r1, [r0, #8]
 8009db4:	9301      	str	r3, [sp, #4]
 8009db6:	f000 f9fd 	bl	800a1b4 <_vfiprintf_r>
 8009dba:	b003      	add	sp, #12
 8009dbc:	f85d eb04 	ldr.w	lr, [sp], #4
 8009dc0:	b004      	add	sp, #16
 8009dc2:	4770      	bx	lr
 8009dc4:	2000004c 	.word	0x2000004c

08009dc8 <memset>:
 8009dc8:	4402      	add	r2, r0
 8009dca:	4603      	mov	r3, r0
 8009dcc:	4293      	cmp	r3, r2
 8009dce:	d100      	bne.n	8009dd2 <memset+0xa>
 8009dd0:	4770      	bx	lr
 8009dd2:	f803 1b01 	strb.w	r1, [r3], #1
 8009dd6:	e7f9      	b.n	8009dcc <memset+0x4>

08009dd8 <strcat>:
 8009dd8:	b510      	push	{r4, lr}
 8009dda:	4602      	mov	r2, r0
 8009ddc:	7814      	ldrb	r4, [r2, #0]
 8009dde:	4613      	mov	r3, r2
 8009de0:	3201      	adds	r2, #1
 8009de2:	2c00      	cmp	r4, #0
 8009de4:	d1fa      	bne.n	8009ddc <strcat+0x4>
 8009de6:	3b01      	subs	r3, #1
 8009de8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009dec:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009df0:	2a00      	cmp	r2, #0
 8009df2:	d1f9      	bne.n	8009de8 <strcat+0x10>
 8009df4:	bd10      	pop	{r4, pc}

08009df6 <strchr>:
 8009df6:	b2c9      	uxtb	r1, r1
 8009df8:	4603      	mov	r3, r0
 8009dfa:	4618      	mov	r0, r3
 8009dfc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009e00:	b112      	cbz	r2, 8009e08 <strchr+0x12>
 8009e02:	428a      	cmp	r2, r1
 8009e04:	d1f9      	bne.n	8009dfa <strchr+0x4>
 8009e06:	4770      	bx	lr
 8009e08:	2900      	cmp	r1, #0
 8009e0a:	bf18      	it	ne
 8009e0c:	2000      	movne	r0, #0
 8009e0e:	4770      	bx	lr

08009e10 <strstr>:
 8009e10:	780a      	ldrb	r2, [r1, #0]
 8009e12:	b570      	push	{r4, r5, r6, lr}
 8009e14:	b96a      	cbnz	r2, 8009e32 <strstr+0x22>
 8009e16:	bd70      	pop	{r4, r5, r6, pc}
 8009e18:	429a      	cmp	r2, r3
 8009e1a:	d109      	bne.n	8009e30 <strstr+0x20>
 8009e1c:	460c      	mov	r4, r1
 8009e1e:	4605      	mov	r5, r0
 8009e20:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d0f6      	beq.n	8009e16 <strstr+0x6>
 8009e28:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8009e2c:	429e      	cmp	r6, r3
 8009e2e:	d0f7      	beq.n	8009e20 <strstr+0x10>
 8009e30:	3001      	adds	r0, #1
 8009e32:	7803      	ldrb	r3, [r0, #0]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d1ef      	bne.n	8009e18 <strstr+0x8>
 8009e38:	4618      	mov	r0, r3
 8009e3a:	e7ec      	b.n	8009e16 <strstr+0x6>

08009e3c <__errno>:
 8009e3c:	4b01      	ldr	r3, [pc, #4]	@ (8009e44 <__errno+0x8>)
 8009e3e:	6818      	ldr	r0, [r3, #0]
 8009e40:	4770      	bx	lr
 8009e42:	bf00      	nop
 8009e44:	2000004c 	.word	0x2000004c

08009e48 <__libc_init_array>:
 8009e48:	b570      	push	{r4, r5, r6, lr}
 8009e4a:	4d0d      	ldr	r5, [pc, #52]	@ (8009e80 <__libc_init_array+0x38>)
 8009e4c:	4c0d      	ldr	r4, [pc, #52]	@ (8009e84 <__libc_init_array+0x3c>)
 8009e4e:	1b64      	subs	r4, r4, r5
 8009e50:	10a4      	asrs	r4, r4, #2
 8009e52:	2600      	movs	r6, #0
 8009e54:	42a6      	cmp	r6, r4
 8009e56:	d109      	bne.n	8009e6c <__libc_init_array+0x24>
 8009e58:	4d0b      	ldr	r5, [pc, #44]	@ (8009e88 <__libc_init_array+0x40>)
 8009e5a:	4c0c      	ldr	r4, [pc, #48]	@ (8009e8c <__libc_init_array+0x44>)
 8009e5c:	f000 fff4 	bl	800ae48 <_init>
 8009e60:	1b64      	subs	r4, r4, r5
 8009e62:	10a4      	asrs	r4, r4, #2
 8009e64:	2600      	movs	r6, #0
 8009e66:	42a6      	cmp	r6, r4
 8009e68:	d105      	bne.n	8009e76 <__libc_init_array+0x2e>
 8009e6a:	bd70      	pop	{r4, r5, r6, pc}
 8009e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e70:	4798      	blx	r3
 8009e72:	3601      	adds	r6, #1
 8009e74:	e7ee      	b.n	8009e54 <__libc_init_array+0xc>
 8009e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e7a:	4798      	blx	r3
 8009e7c:	3601      	adds	r6, #1
 8009e7e:	e7f2      	b.n	8009e66 <__libc_init_array+0x1e>
 8009e80:	0800b130 	.word	0x0800b130
 8009e84:	0800b130 	.word	0x0800b130
 8009e88:	0800b130 	.word	0x0800b130
 8009e8c:	0800b134 	.word	0x0800b134

08009e90 <__retarget_lock_init_recursive>:
 8009e90:	4770      	bx	lr

08009e92 <__retarget_lock_acquire_recursive>:
 8009e92:	4770      	bx	lr

08009e94 <__retarget_lock_release_recursive>:
 8009e94:	4770      	bx	lr

08009e96 <memcpy>:
 8009e96:	440a      	add	r2, r1
 8009e98:	4291      	cmp	r1, r2
 8009e9a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8009e9e:	d100      	bne.n	8009ea2 <memcpy+0xc>
 8009ea0:	4770      	bx	lr
 8009ea2:	b510      	push	{r4, lr}
 8009ea4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ea8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009eac:	4291      	cmp	r1, r2
 8009eae:	d1f9      	bne.n	8009ea4 <memcpy+0xe>
 8009eb0:	bd10      	pop	{r4, pc}

08009eb2 <__ssputs_r>:
 8009eb2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009eb6:	688e      	ldr	r6, [r1, #8]
 8009eb8:	461f      	mov	r7, r3
 8009eba:	42be      	cmp	r6, r7
 8009ebc:	680b      	ldr	r3, [r1, #0]
 8009ebe:	4682      	mov	sl, r0
 8009ec0:	460c      	mov	r4, r1
 8009ec2:	4690      	mov	r8, r2
 8009ec4:	d82d      	bhi.n	8009f22 <__ssputs_r+0x70>
 8009ec6:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009eca:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ece:	d026      	beq.n	8009f1e <__ssputs_r+0x6c>
 8009ed0:	6965      	ldr	r5, [r4, #20]
 8009ed2:	6909      	ldr	r1, [r1, #16]
 8009ed4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ed8:	eba3 0901 	sub.w	r9, r3, r1
 8009edc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009ee0:	1c7b      	adds	r3, r7, #1
 8009ee2:	444b      	add	r3, r9
 8009ee4:	106d      	asrs	r5, r5, #1
 8009ee6:	429d      	cmp	r5, r3
 8009ee8:	bf38      	it	cc
 8009eea:	461d      	movcc	r5, r3
 8009eec:	0553      	lsls	r3, r2, #21
 8009eee:	d527      	bpl.n	8009f40 <__ssputs_r+0x8e>
 8009ef0:	4629      	mov	r1, r5
 8009ef2:	f000 fa99 	bl	800a428 <_malloc_r>
 8009ef6:	4606      	mov	r6, r0
 8009ef8:	b360      	cbz	r0, 8009f54 <__ssputs_r+0xa2>
 8009efa:	6921      	ldr	r1, [r4, #16]
 8009efc:	464a      	mov	r2, r9
 8009efe:	f7ff ffca 	bl	8009e96 <memcpy>
 8009f02:	89a3      	ldrh	r3, [r4, #12]
 8009f04:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009f08:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009f0c:	81a3      	strh	r3, [r4, #12]
 8009f0e:	6126      	str	r6, [r4, #16]
 8009f10:	6165      	str	r5, [r4, #20]
 8009f12:	444e      	add	r6, r9
 8009f14:	eba5 0509 	sub.w	r5, r5, r9
 8009f18:	6026      	str	r6, [r4, #0]
 8009f1a:	60a5      	str	r5, [r4, #8]
 8009f1c:	463e      	mov	r6, r7
 8009f1e:	42be      	cmp	r6, r7
 8009f20:	d900      	bls.n	8009f24 <__ssputs_r+0x72>
 8009f22:	463e      	mov	r6, r7
 8009f24:	6820      	ldr	r0, [r4, #0]
 8009f26:	4632      	mov	r2, r6
 8009f28:	4641      	mov	r1, r8
 8009f2a:	f000 fea9 	bl	800ac80 <memmove>
 8009f2e:	68a3      	ldr	r3, [r4, #8]
 8009f30:	1b9b      	subs	r3, r3, r6
 8009f32:	60a3      	str	r3, [r4, #8]
 8009f34:	6823      	ldr	r3, [r4, #0]
 8009f36:	4433      	add	r3, r6
 8009f38:	6023      	str	r3, [r4, #0]
 8009f3a:	2000      	movs	r0, #0
 8009f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f40:	462a      	mov	r2, r5
 8009f42:	f000 fd78 	bl	800aa36 <_realloc_r>
 8009f46:	4606      	mov	r6, r0
 8009f48:	2800      	cmp	r0, #0
 8009f4a:	d1e0      	bne.n	8009f0e <__ssputs_r+0x5c>
 8009f4c:	6921      	ldr	r1, [r4, #16]
 8009f4e:	4650      	mov	r0, sl
 8009f50:	f000 ff28 	bl	800ada4 <_free_r>
 8009f54:	230c      	movs	r3, #12
 8009f56:	f8ca 3000 	str.w	r3, [sl]
 8009f5a:	89a3      	ldrh	r3, [r4, #12]
 8009f5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f60:	81a3      	strh	r3, [r4, #12]
 8009f62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f66:	e7e9      	b.n	8009f3c <__ssputs_r+0x8a>

08009f68 <_svfiprintf_r>:
 8009f68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f6c:	4698      	mov	r8, r3
 8009f6e:	898b      	ldrh	r3, [r1, #12]
 8009f70:	061b      	lsls	r3, r3, #24
 8009f72:	b09d      	sub	sp, #116	@ 0x74
 8009f74:	4607      	mov	r7, r0
 8009f76:	460d      	mov	r5, r1
 8009f78:	4614      	mov	r4, r2
 8009f7a:	d510      	bpl.n	8009f9e <_svfiprintf_r+0x36>
 8009f7c:	690b      	ldr	r3, [r1, #16]
 8009f7e:	b973      	cbnz	r3, 8009f9e <_svfiprintf_r+0x36>
 8009f80:	2140      	movs	r1, #64	@ 0x40
 8009f82:	f000 fa51 	bl	800a428 <_malloc_r>
 8009f86:	6028      	str	r0, [r5, #0]
 8009f88:	6128      	str	r0, [r5, #16]
 8009f8a:	b930      	cbnz	r0, 8009f9a <_svfiprintf_r+0x32>
 8009f8c:	230c      	movs	r3, #12
 8009f8e:	603b      	str	r3, [r7, #0]
 8009f90:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009f94:	b01d      	add	sp, #116	@ 0x74
 8009f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f9a:	2340      	movs	r3, #64	@ 0x40
 8009f9c:	616b      	str	r3, [r5, #20]
 8009f9e:	2300      	movs	r3, #0
 8009fa0:	9309      	str	r3, [sp, #36]	@ 0x24
 8009fa2:	2320      	movs	r3, #32
 8009fa4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009fa8:	f8cd 800c 	str.w	r8, [sp, #12]
 8009fac:	2330      	movs	r3, #48	@ 0x30
 8009fae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a14c <_svfiprintf_r+0x1e4>
 8009fb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009fb6:	f04f 0901 	mov.w	r9, #1
 8009fba:	4623      	mov	r3, r4
 8009fbc:	469a      	mov	sl, r3
 8009fbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fc2:	b10a      	cbz	r2, 8009fc8 <_svfiprintf_r+0x60>
 8009fc4:	2a25      	cmp	r2, #37	@ 0x25
 8009fc6:	d1f9      	bne.n	8009fbc <_svfiprintf_r+0x54>
 8009fc8:	ebba 0b04 	subs.w	fp, sl, r4
 8009fcc:	d00b      	beq.n	8009fe6 <_svfiprintf_r+0x7e>
 8009fce:	465b      	mov	r3, fp
 8009fd0:	4622      	mov	r2, r4
 8009fd2:	4629      	mov	r1, r5
 8009fd4:	4638      	mov	r0, r7
 8009fd6:	f7ff ff6c 	bl	8009eb2 <__ssputs_r>
 8009fda:	3001      	adds	r0, #1
 8009fdc:	f000 80a7 	beq.w	800a12e <_svfiprintf_r+0x1c6>
 8009fe0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009fe2:	445a      	add	r2, fp
 8009fe4:	9209      	str	r2, [sp, #36]	@ 0x24
 8009fe6:	f89a 3000 	ldrb.w	r3, [sl]
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	f000 809f 	beq.w	800a12e <_svfiprintf_r+0x1c6>
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009ff6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ffa:	f10a 0a01 	add.w	sl, sl, #1
 8009ffe:	9304      	str	r3, [sp, #16]
 800a000:	9307      	str	r3, [sp, #28]
 800a002:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a006:	931a      	str	r3, [sp, #104]	@ 0x68
 800a008:	4654      	mov	r4, sl
 800a00a:	2205      	movs	r2, #5
 800a00c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a010:	484e      	ldr	r0, [pc, #312]	@ (800a14c <_svfiprintf_r+0x1e4>)
 800a012:	f7f6 f90d 	bl	8000230 <memchr>
 800a016:	9a04      	ldr	r2, [sp, #16]
 800a018:	b9d8      	cbnz	r0, 800a052 <_svfiprintf_r+0xea>
 800a01a:	06d0      	lsls	r0, r2, #27
 800a01c:	bf44      	itt	mi
 800a01e:	2320      	movmi	r3, #32
 800a020:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a024:	0711      	lsls	r1, r2, #28
 800a026:	bf44      	itt	mi
 800a028:	232b      	movmi	r3, #43	@ 0x2b
 800a02a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a02e:	f89a 3000 	ldrb.w	r3, [sl]
 800a032:	2b2a      	cmp	r3, #42	@ 0x2a
 800a034:	d015      	beq.n	800a062 <_svfiprintf_r+0xfa>
 800a036:	9a07      	ldr	r2, [sp, #28]
 800a038:	4654      	mov	r4, sl
 800a03a:	2000      	movs	r0, #0
 800a03c:	f04f 0c0a 	mov.w	ip, #10
 800a040:	4621      	mov	r1, r4
 800a042:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a046:	3b30      	subs	r3, #48	@ 0x30
 800a048:	2b09      	cmp	r3, #9
 800a04a:	d94b      	bls.n	800a0e4 <_svfiprintf_r+0x17c>
 800a04c:	b1b0      	cbz	r0, 800a07c <_svfiprintf_r+0x114>
 800a04e:	9207      	str	r2, [sp, #28]
 800a050:	e014      	b.n	800a07c <_svfiprintf_r+0x114>
 800a052:	eba0 0308 	sub.w	r3, r0, r8
 800a056:	fa09 f303 	lsl.w	r3, r9, r3
 800a05a:	4313      	orrs	r3, r2
 800a05c:	9304      	str	r3, [sp, #16]
 800a05e:	46a2      	mov	sl, r4
 800a060:	e7d2      	b.n	800a008 <_svfiprintf_r+0xa0>
 800a062:	9b03      	ldr	r3, [sp, #12]
 800a064:	1d19      	adds	r1, r3, #4
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	9103      	str	r1, [sp, #12]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	bfbb      	ittet	lt
 800a06e:	425b      	neglt	r3, r3
 800a070:	f042 0202 	orrlt.w	r2, r2, #2
 800a074:	9307      	strge	r3, [sp, #28]
 800a076:	9307      	strlt	r3, [sp, #28]
 800a078:	bfb8      	it	lt
 800a07a:	9204      	strlt	r2, [sp, #16]
 800a07c:	7823      	ldrb	r3, [r4, #0]
 800a07e:	2b2e      	cmp	r3, #46	@ 0x2e
 800a080:	d10a      	bne.n	800a098 <_svfiprintf_r+0x130>
 800a082:	7863      	ldrb	r3, [r4, #1]
 800a084:	2b2a      	cmp	r3, #42	@ 0x2a
 800a086:	d132      	bne.n	800a0ee <_svfiprintf_r+0x186>
 800a088:	9b03      	ldr	r3, [sp, #12]
 800a08a:	1d1a      	adds	r2, r3, #4
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	9203      	str	r2, [sp, #12]
 800a090:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a094:	3402      	adds	r4, #2
 800a096:	9305      	str	r3, [sp, #20]
 800a098:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a15c <_svfiprintf_r+0x1f4>
 800a09c:	7821      	ldrb	r1, [r4, #0]
 800a09e:	2203      	movs	r2, #3
 800a0a0:	4650      	mov	r0, sl
 800a0a2:	f7f6 f8c5 	bl	8000230 <memchr>
 800a0a6:	b138      	cbz	r0, 800a0b8 <_svfiprintf_r+0x150>
 800a0a8:	9b04      	ldr	r3, [sp, #16]
 800a0aa:	eba0 000a 	sub.w	r0, r0, sl
 800a0ae:	2240      	movs	r2, #64	@ 0x40
 800a0b0:	4082      	lsls	r2, r0
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	3401      	adds	r4, #1
 800a0b6:	9304      	str	r3, [sp, #16]
 800a0b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0bc:	4824      	ldr	r0, [pc, #144]	@ (800a150 <_svfiprintf_r+0x1e8>)
 800a0be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a0c2:	2206      	movs	r2, #6
 800a0c4:	f7f6 f8b4 	bl	8000230 <memchr>
 800a0c8:	2800      	cmp	r0, #0
 800a0ca:	d036      	beq.n	800a13a <_svfiprintf_r+0x1d2>
 800a0cc:	4b21      	ldr	r3, [pc, #132]	@ (800a154 <_svfiprintf_r+0x1ec>)
 800a0ce:	bb1b      	cbnz	r3, 800a118 <_svfiprintf_r+0x1b0>
 800a0d0:	9b03      	ldr	r3, [sp, #12]
 800a0d2:	3307      	adds	r3, #7
 800a0d4:	f023 0307 	bic.w	r3, r3, #7
 800a0d8:	3308      	adds	r3, #8
 800a0da:	9303      	str	r3, [sp, #12]
 800a0dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0de:	4433      	add	r3, r6
 800a0e0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0e2:	e76a      	b.n	8009fba <_svfiprintf_r+0x52>
 800a0e4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0e8:	460c      	mov	r4, r1
 800a0ea:	2001      	movs	r0, #1
 800a0ec:	e7a8      	b.n	800a040 <_svfiprintf_r+0xd8>
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	3401      	adds	r4, #1
 800a0f2:	9305      	str	r3, [sp, #20]
 800a0f4:	4619      	mov	r1, r3
 800a0f6:	f04f 0c0a 	mov.w	ip, #10
 800a0fa:	4620      	mov	r0, r4
 800a0fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a100:	3a30      	subs	r2, #48	@ 0x30
 800a102:	2a09      	cmp	r2, #9
 800a104:	d903      	bls.n	800a10e <_svfiprintf_r+0x1a6>
 800a106:	2b00      	cmp	r3, #0
 800a108:	d0c6      	beq.n	800a098 <_svfiprintf_r+0x130>
 800a10a:	9105      	str	r1, [sp, #20]
 800a10c:	e7c4      	b.n	800a098 <_svfiprintf_r+0x130>
 800a10e:	fb0c 2101 	mla	r1, ip, r1, r2
 800a112:	4604      	mov	r4, r0
 800a114:	2301      	movs	r3, #1
 800a116:	e7f0      	b.n	800a0fa <_svfiprintf_r+0x192>
 800a118:	ab03      	add	r3, sp, #12
 800a11a:	9300      	str	r3, [sp, #0]
 800a11c:	462a      	mov	r2, r5
 800a11e:	4b0e      	ldr	r3, [pc, #56]	@ (800a158 <_svfiprintf_r+0x1f0>)
 800a120:	a904      	add	r1, sp, #16
 800a122:	4638      	mov	r0, r7
 800a124:	f3af 8000 	nop.w
 800a128:	1c42      	adds	r2, r0, #1
 800a12a:	4606      	mov	r6, r0
 800a12c:	d1d6      	bne.n	800a0dc <_svfiprintf_r+0x174>
 800a12e:	89ab      	ldrh	r3, [r5, #12]
 800a130:	065b      	lsls	r3, r3, #25
 800a132:	f53f af2d 	bmi.w	8009f90 <_svfiprintf_r+0x28>
 800a136:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a138:	e72c      	b.n	8009f94 <_svfiprintf_r+0x2c>
 800a13a:	ab03      	add	r3, sp, #12
 800a13c:	9300      	str	r3, [sp, #0]
 800a13e:	462a      	mov	r2, r5
 800a140:	4b05      	ldr	r3, [pc, #20]	@ (800a158 <_svfiprintf_r+0x1f0>)
 800a142:	a904      	add	r1, sp, #16
 800a144:	4638      	mov	r0, r7
 800a146:	f000 fa5d 	bl	800a604 <_printf_i>
 800a14a:	e7ed      	b.n	800a128 <_svfiprintf_r+0x1c0>
 800a14c:	0800b0f4 	.word	0x0800b0f4
 800a150:	0800b0fe 	.word	0x0800b0fe
 800a154:	00000000 	.word	0x00000000
 800a158:	08009eb3 	.word	0x08009eb3
 800a15c:	0800b0fa 	.word	0x0800b0fa

0800a160 <__sfputc_r>:
 800a160:	6893      	ldr	r3, [r2, #8]
 800a162:	3b01      	subs	r3, #1
 800a164:	2b00      	cmp	r3, #0
 800a166:	b410      	push	{r4}
 800a168:	6093      	str	r3, [r2, #8]
 800a16a:	da08      	bge.n	800a17e <__sfputc_r+0x1e>
 800a16c:	6994      	ldr	r4, [r2, #24]
 800a16e:	42a3      	cmp	r3, r4
 800a170:	db01      	blt.n	800a176 <__sfputc_r+0x16>
 800a172:	290a      	cmp	r1, #10
 800a174:	d103      	bne.n	800a17e <__sfputc_r+0x1e>
 800a176:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a17a:	f000 bc8a 	b.w	800aa92 <__swbuf_r>
 800a17e:	6813      	ldr	r3, [r2, #0]
 800a180:	1c58      	adds	r0, r3, #1
 800a182:	6010      	str	r0, [r2, #0]
 800a184:	7019      	strb	r1, [r3, #0]
 800a186:	4608      	mov	r0, r1
 800a188:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a18c:	4770      	bx	lr

0800a18e <__sfputs_r>:
 800a18e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a190:	4606      	mov	r6, r0
 800a192:	460f      	mov	r7, r1
 800a194:	4614      	mov	r4, r2
 800a196:	18d5      	adds	r5, r2, r3
 800a198:	42ac      	cmp	r4, r5
 800a19a:	d101      	bne.n	800a1a0 <__sfputs_r+0x12>
 800a19c:	2000      	movs	r0, #0
 800a19e:	e007      	b.n	800a1b0 <__sfputs_r+0x22>
 800a1a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1a4:	463a      	mov	r2, r7
 800a1a6:	4630      	mov	r0, r6
 800a1a8:	f7ff ffda 	bl	800a160 <__sfputc_r>
 800a1ac:	1c43      	adds	r3, r0, #1
 800a1ae:	d1f3      	bne.n	800a198 <__sfputs_r+0xa>
 800a1b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a1b4 <_vfiprintf_r>:
 800a1b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1b8:	460d      	mov	r5, r1
 800a1ba:	b09d      	sub	sp, #116	@ 0x74
 800a1bc:	4614      	mov	r4, r2
 800a1be:	4698      	mov	r8, r3
 800a1c0:	4606      	mov	r6, r0
 800a1c2:	b118      	cbz	r0, 800a1cc <_vfiprintf_r+0x18>
 800a1c4:	6a03      	ldr	r3, [r0, #32]
 800a1c6:	b90b      	cbnz	r3, 800a1cc <_vfiprintf_r+0x18>
 800a1c8:	f7ff fdb6 	bl	8009d38 <__sinit>
 800a1cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1ce:	07d9      	lsls	r1, r3, #31
 800a1d0:	d405      	bmi.n	800a1de <_vfiprintf_r+0x2a>
 800a1d2:	89ab      	ldrh	r3, [r5, #12]
 800a1d4:	059a      	lsls	r2, r3, #22
 800a1d6:	d402      	bmi.n	800a1de <_vfiprintf_r+0x2a>
 800a1d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a1da:	f7ff fe5a 	bl	8009e92 <__retarget_lock_acquire_recursive>
 800a1de:	89ab      	ldrh	r3, [r5, #12]
 800a1e0:	071b      	lsls	r3, r3, #28
 800a1e2:	d501      	bpl.n	800a1e8 <_vfiprintf_r+0x34>
 800a1e4:	692b      	ldr	r3, [r5, #16]
 800a1e6:	b99b      	cbnz	r3, 800a210 <_vfiprintf_r+0x5c>
 800a1e8:	4629      	mov	r1, r5
 800a1ea:	4630      	mov	r0, r6
 800a1ec:	f000 fc90 	bl	800ab10 <__swsetup_r>
 800a1f0:	b170      	cbz	r0, 800a210 <_vfiprintf_r+0x5c>
 800a1f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a1f4:	07dc      	lsls	r4, r3, #31
 800a1f6:	d504      	bpl.n	800a202 <_vfiprintf_r+0x4e>
 800a1f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a1fc:	b01d      	add	sp, #116	@ 0x74
 800a1fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a202:	89ab      	ldrh	r3, [r5, #12]
 800a204:	0598      	lsls	r0, r3, #22
 800a206:	d4f7      	bmi.n	800a1f8 <_vfiprintf_r+0x44>
 800a208:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a20a:	f7ff fe43 	bl	8009e94 <__retarget_lock_release_recursive>
 800a20e:	e7f3      	b.n	800a1f8 <_vfiprintf_r+0x44>
 800a210:	2300      	movs	r3, #0
 800a212:	9309      	str	r3, [sp, #36]	@ 0x24
 800a214:	2320      	movs	r3, #32
 800a216:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a21a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a21e:	2330      	movs	r3, #48	@ 0x30
 800a220:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800a3d0 <_vfiprintf_r+0x21c>
 800a224:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a228:	f04f 0901 	mov.w	r9, #1
 800a22c:	4623      	mov	r3, r4
 800a22e:	469a      	mov	sl, r3
 800a230:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a234:	b10a      	cbz	r2, 800a23a <_vfiprintf_r+0x86>
 800a236:	2a25      	cmp	r2, #37	@ 0x25
 800a238:	d1f9      	bne.n	800a22e <_vfiprintf_r+0x7a>
 800a23a:	ebba 0b04 	subs.w	fp, sl, r4
 800a23e:	d00b      	beq.n	800a258 <_vfiprintf_r+0xa4>
 800a240:	465b      	mov	r3, fp
 800a242:	4622      	mov	r2, r4
 800a244:	4629      	mov	r1, r5
 800a246:	4630      	mov	r0, r6
 800a248:	f7ff ffa1 	bl	800a18e <__sfputs_r>
 800a24c:	3001      	adds	r0, #1
 800a24e:	f000 80a7 	beq.w	800a3a0 <_vfiprintf_r+0x1ec>
 800a252:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a254:	445a      	add	r2, fp
 800a256:	9209      	str	r2, [sp, #36]	@ 0x24
 800a258:	f89a 3000 	ldrb.w	r3, [sl]
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	f000 809f 	beq.w	800a3a0 <_vfiprintf_r+0x1ec>
 800a262:	2300      	movs	r3, #0
 800a264:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800a268:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a26c:	f10a 0a01 	add.w	sl, sl, #1
 800a270:	9304      	str	r3, [sp, #16]
 800a272:	9307      	str	r3, [sp, #28]
 800a274:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a278:	931a      	str	r3, [sp, #104]	@ 0x68
 800a27a:	4654      	mov	r4, sl
 800a27c:	2205      	movs	r2, #5
 800a27e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a282:	4853      	ldr	r0, [pc, #332]	@ (800a3d0 <_vfiprintf_r+0x21c>)
 800a284:	f7f5 ffd4 	bl	8000230 <memchr>
 800a288:	9a04      	ldr	r2, [sp, #16]
 800a28a:	b9d8      	cbnz	r0, 800a2c4 <_vfiprintf_r+0x110>
 800a28c:	06d1      	lsls	r1, r2, #27
 800a28e:	bf44      	itt	mi
 800a290:	2320      	movmi	r3, #32
 800a292:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a296:	0713      	lsls	r3, r2, #28
 800a298:	bf44      	itt	mi
 800a29a:	232b      	movmi	r3, #43	@ 0x2b
 800a29c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a2a0:	f89a 3000 	ldrb.w	r3, [sl]
 800a2a4:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2a6:	d015      	beq.n	800a2d4 <_vfiprintf_r+0x120>
 800a2a8:	9a07      	ldr	r2, [sp, #28]
 800a2aa:	4654      	mov	r4, sl
 800a2ac:	2000      	movs	r0, #0
 800a2ae:	f04f 0c0a 	mov.w	ip, #10
 800a2b2:	4621      	mov	r1, r4
 800a2b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a2b8:	3b30      	subs	r3, #48	@ 0x30
 800a2ba:	2b09      	cmp	r3, #9
 800a2bc:	d94b      	bls.n	800a356 <_vfiprintf_r+0x1a2>
 800a2be:	b1b0      	cbz	r0, 800a2ee <_vfiprintf_r+0x13a>
 800a2c0:	9207      	str	r2, [sp, #28]
 800a2c2:	e014      	b.n	800a2ee <_vfiprintf_r+0x13a>
 800a2c4:	eba0 0308 	sub.w	r3, r0, r8
 800a2c8:	fa09 f303 	lsl.w	r3, r9, r3
 800a2cc:	4313      	orrs	r3, r2
 800a2ce:	9304      	str	r3, [sp, #16]
 800a2d0:	46a2      	mov	sl, r4
 800a2d2:	e7d2      	b.n	800a27a <_vfiprintf_r+0xc6>
 800a2d4:	9b03      	ldr	r3, [sp, #12]
 800a2d6:	1d19      	adds	r1, r3, #4
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	9103      	str	r1, [sp, #12]
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	bfbb      	ittet	lt
 800a2e0:	425b      	neglt	r3, r3
 800a2e2:	f042 0202 	orrlt.w	r2, r2, #2
 800a2e6:	9307      	strge	r3, [sp, #28]
 800a2e8:	9307      	strlt	r3, [sp, #28]
 800a2ea:	bfb8      	it	lt
 800a2ec:	9204      	strlt	r2, [sp, #16]
 800a2ee:	7823      	ldrb	r3, [r4, #0]
 800a2f0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a2f2:	d10a      	bne.n	800a30a <_vfiprintf_r+0x156>
 800a2f4:	7863      	ldrb	r3, [r4, #1]
 800a2f6:	2b2a      	cmp	r3, #42	@ 0x2a
 800a2f8:	d132      	bne.n	800a360 <_vfiprintf_r+0x1ac>
 800a2fa:	9b03      	ldr	r3, [sp, #12]
 800a2fc:	1d1a      	adds	r2, r3, #4
 800a2fe:	681b      	ldr	r3, [r3, #0]
 800a300:	9203      	str	r2, [sp, #12]
 800a302:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a306:	3402      	adds	r4, #2
 800a308:	9305      	str	r3, [sp, #20]
 800a30a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800a3e0 <_vfiprintf_r+0x22c>
 800a30e:	7821      	ldrb	r1, [r4, #0]
 800a310:	2203      	movs	r2, #3
 800a312:	4650      	mov	r0, sl
 800a314:	f7f5 ff8c 	bl	8000230 <memchr>
 800a318:	b138      	cbz	r0, 800a32a <_vfiprintf_r+0x176>
 800a31a:	9b04      	ldr	r3, [sp, #16]
 800a31c:	eba0 000a 	sub.w	r0, r0, sl
 800a320:	2240      	movs	r2, #64	@ 0x40
 800a322:	4082      	lsls	r2, r0
 800a324:	4313      	orrs	r3, r2
 800a326:	3401      	adds	r4, #1
 800a328:	9304      	str	r3, [sp, #16]
 800a32a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a32e:	4829      	ldr	r0, [pc, #164]	@ (800a3d4 <_vfiprintf_r+0x220>)
 800a330:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a334:	2206      	movs	r2, #6
 800a336:	f7f5 ff7b 	bl	8000230 <memchr>
 800a33a:	2800      	cmp	r0, #0
 800a33c:	d03f      	beq.n	800a3be <_vfiprintf_r+0x20a>
 800a33e:	4b26      	ldr	r3, [pc, #152]	@ (800a3d8 <_vfiprintf_r+0x224>)
 800a340:	bb1b      	cbnz	r3, 800a38a <_vfiprintf_r+0x1d6>
 800a342:	9b03      	ldr	r3, [sp, #12]
 800a344:	3307      	adds	r3, #7
 800a346:	f023 0307 	bic.w	r3, r3, #7
 800a34a:	3308      	adds	r3, #8
 800a34c:	9303      	str	r3, [sp, #12]
 800a34e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a350:	443b      	add	r3, r7
 800a352:	9309      	str	r3, [sp, #36]	@ 0x24
 800a354:	e76a      	b.n	800a22c <_vfiprintf_r+0x78>
 800a356:	fb0c 3202 	mla	r2, ip, r2, r3
 800a35a:	460c      	mov	r4, r1
 800a35c:	2001      	movs	r0, #1
 800a35e:	e7a8      	b.n	800a2b2 <_vfiprintf_r+0xfe>
 800a360:	2300      	movs	r3, #0
 800a362:	3401      	adds	r4, #1
 800a364:	9305      	str	r3, [sp, #20]
 800a366:	4619      	mov	r1, r3
 800a368:	f04f 0c0a 	mov.w	ip, #10
 800a36c:	4620      	mov	r0, r4
 800a36e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a372:	3a30      	subs	r2, #48	@ 0x30
 800a374:	2a09      	cmp	r2, #9
 800a376:	d903      	bls.n	800a380 <_vfiprintf_r+0x1cc>
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d0c6      	beq.n	800a30a <_vfiprintf_r+0x156>
 800a37c:	9105      	str	r1, [sp, #20]
 800a37e:	e7c4      	b.n	800a30a <_vfiprintf_r+0x156>
 800a380:	fb0c 2101 	mla	r1, ip, r1, r2
 800a384:	4604      	mov	r4, r0
 800a386:	2301      	movs	r3, #1
 800a388:	e7f0      	b.n	800a36c <_vfiprintf_r+0x1b8>
 800a38a:	ab03      	add	r3, sp, #12
 800a38c:	9300      	str	r3, [sp, #0]
 800a38e:	462a      	mov	r2, r5
 800a390:	4b12      	ldr	r3, [pc, #72]	@ (800a3dc <_vfiprintf_r+0x228>)
 800a392:	a904      	add	r1, sp, #16
 800a394:	4630      	mov	r0, r6
 800a396:	f3af 8000 	nop.w
 800a39a:	4607      	mov	r7, r0
 800a39c:	1c78      	adds	r0, r7, #1
 800a39e:	d1d6      	bne.n	800a34e <_vfiprintf_r+0x19a>
 800a3a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a3a2:	07d9      	lsls	r1, r3, #31
 800a3a4:	d405      	bmi.n	800a3b2 <_vfiprintf_r+0x1fe>
 800a3a6:	89ab      	ldrh	r3, [r5, #12]
 800a3a8:	059a      	lsls	r2, r3, #22
 800a3aa:	d402      	bmi.n	800a3b2 <_vfiprintf_r+0x1fe>
 800a3ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a3ae:	f7ff fd71 	bl	8009e94 <__retarget_lock_release_recursive>
 800a3b2:	89ab      	ldrh	r3, [r5, #12]
 800a3b4:	065b      	lsls	r3, r3, #25
 800a3b6:	f53f af1f 	bmi.w	800a1f8 <_vfiprintf_r+0x44>
 800a3ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a3bc:	e71e      	b.n	800a1fc <_vfiprintf_r+0x48>
 800a3be:	ab03      	add	r3, sp, #12
 800a3c0:	9300      	str	r3, [sp, #0]
 800a3c2:	462a      	mov	r2, r5
 800a3c4:	4b05      	ldr	r3, [pc, #20]	@ (800a3dc <_vfiprintf_r+0x228>)
 800a3c6:	a904      	add	r1, sp, #16
 800a3c8:	4630      	mov	r0, r6
 800a3ca:	f000 f91b 	bl	800a604 <_printf_i>
 800a3ce:	e7e4      	b.n	800a39a <_vfiprintf_r+0x1e6>
 800a3d0:	0800b0f4 	.word	0x0800b0f4
 800a3d4:	0800b0fe 	.word	0x0800b0fe
 800a3d8:	00000000 	.word	0x00000000
 800a3dc:	0800a18f 	.word	0x0800a18f
 800a3e0:	0800b0fa 	.word	0x0800b0fa

0800a3e4 <sbrk_aligned>:
 800a3e4:	b570      	push	{r4, r5, r6, lr}
 800a3e6:	4e0f      	ldr	r6, [pc, #60]	@ (800a424 <sbrk_aligned+0x40>)
 800a3e8:	460c      	mov	r4, r1
 800a3ea:	6831      	ldr	r1, [r6, #0]
 800a3ec:	4605      	mov	r5, r0
 800a3ee:	b911      	cbnz	r1, 800a3f6 <sbrk_aligned+0x12>
 800a3f0:	f000 fc94 	bl	800ad1c <_sbrk_r>
 800a3f4:	6030      	str	r0, [r6, #0]
 800a3f6:	4621      	mov	r1, r4
 800a3f8:	4628      	mov	r0, r5
 800a3fa:	f000 fc8f 	bl	800ad1c <_sbrk_r>
 800a3fe:	1c43      	adds	r3, r0, #1
 800a400:	d103      	bne.n	800a40a <sbrk_aligned+0x26>
 800a402:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800a406:	4620      	mov	r0, r4
 800a408:	bd70      	pop	{r4, r5, r6, pc}
 800a40a:	1cc4      	adds	r4, r0, #3
 800a40c:	f024 0403 	bic.w	r4, r4, #3
 800a410:	42a0      	cmp	r0, r4
 800a412:	d0f8      	beq.n	800a406 <sbrk_aligned+0x22>
 800a414:	1a21      	subs	r1, r4, r0
 800a416:	4628      	mov	r0, r5
 800a418:	f000 fc80 	bl	800ad1c <_sbrk_r>
 800a41c:	3001      	adds	r0, #1
 800a41e:	d1f2      	bne.n	800a406 <sbrk_aligned+0x22>
 800a420:	e7ef      	b.n	800a402 <sbrk_aligned+0x1e>
 800a422:	bf00      	nop
 800a424:	20000e78 	.word	0x20000e78

0800a428 <_malloc_r>:
 800a428:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a42c:	1ccd      	adds	r5, r1, #3
 800a42e:	f025 0503 	bic.w	r5, r5, #3
 800a432:	3508      	adds	r5, #8
 800a434:	2d0c      	cmp	r5, #12
 800a436:	bf38      	it	cc
 800a438:	250c      	movcc	r5, #12
 800a43a:	2d00      	cmp	r5, #0
 800a43c:	4606      	mov	r6, r0
 800a43e:	db01      	blt.n	800a444 <_malloc_r+0x1c>
 800a440:	42a9      	cmp	r1, r5
 800a442:	d904      	bls.n	800a44e <_malloc_r+0x26>
 800a444:	230c      	movs	r3, #12
 800a446:	6033      	str	r3, [r6, #0]
 800a448:	2000      	movs	r0, #0
 800a44a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a44e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a524 <_malloc_r+0xfc>
 800a452:	f000 faa1 	bl	800a998 <__malloc_lock>
 800a456:	f8d8 3000 	ldr.w	r3, [r8]
 800a45a:	461c      	mov	r4, r3
 800a45c:	bb44      	cbnz	r4, 800a4b0 <_malloc_r+0x88>
 800a45e:	4629      	mov	r1, r5
 800a460:	4630      	mov	r0, r6
 800a462:	f7ff ffbf 	bl	800a3e4 <sbrk_aligned>
 800a466:	1c43      	adds	r3, r0, #1
 800a468:	4604      	mov	r4, r0
 800a46a:	d158      	bne.n	800a51e <_malloc_r+0xf6>
 800a46c:	f8d8 4000 	ldr.w	r4, [r8]
 800a470:	4627      	mov	r7, r4
 800a472:	2f00      	cmp	r7, #0
 800a474:	d143      	bne.n	800a4fe <_malloc_r+0xd6>
 800a476:	2c00      	cmp	r4, #0
 800a478:	d04b      	beq.n	800a512 <_malloc_r+0xea>
 800a47a:	6823      	ldr	r3, [r4, #0]
 800a47c:	4639      	mov	r1, r7
 800a47e:	4630      	mov	r0, r6
 800a480:	eb04 0903 	add.w	r9, r4, r3
 800a484:	f000 fc4a 	bl	800ad1c <_sbrk_r>
 800a488:	4581      	cmp	r9, r0
 800a48a:	d142      	bne.n	800a512 <_malloc_r+0xea>
 800a48c:	6821      	ldr	r1, [r4, #0]
 800a48e:	1a6d      	subs	r5, r5, r1
 800a490:	4629      	mov	r1, r5
 800a492:	4630      	mov	r0, r6
 800a494:	f7ff ffa6 	bl	800a3e4 <sbrk_aligned>
 800a498:	3001      	adds	r0, #1
 800a49a:	d03a      	beq.n	800a512 <_malloc_r+0xea>
 800a49c:	6823      	ldr	r3, [r4, #0]
 800a49e:	442b      	add	r3, r5
 800a4a0:	6023      	str	r3, [r4, #0]
 800a4a2:	f8d8 3000 	ldr.w	r3, [r8]
 800a4a6:	685a      	ldr	r2, [r3, #4]
 800a4a8:	bb62      	cbnz	r2, 800a504 <_malloc_r+0xdc>
 800a4aa:	f8c8 7000 	str.w	r7, [r8]
 800a4ae:	e00f      	b.n	800a4d0 <_malloc_r+0xa8>
 800a4b0:	6822      	ldr	r2, [r4, #0]
 800a4b2:	1b52      	subs	r2, r2, r5
 800a4b4:	d420      	bmi.n	800a4f8 <_malloc_r+0xd0>
 800a4b6:	2a0b      	cmp	r2, #11
 800a4b8:	d917      	bls.n	800a4ea <_malloc_r+0xc2>
 800a4ba:	1961      	adds	r1, r4, r5
 800a4bc:	42a3      	cmp	r3, r4
 800a4be:	6025      	str	r5, [r4, #0]
 800a4c0:	bf18      	it	ne
 800a4c2:	6059      	strne	r1, [r3, #4]
 800a4c4:	6863      	ldr	r3, [r4, #4]
 800a4c6:	bf08      	it	eq
 800a4c8:	f8c8 1000 	streq.w	r1, [r8]
 800a4cc:	5162      	str	r2, [r4, r5]
 800a4ce:	604b      	str	r3, [r1, #4]
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	f000 fa67 	bl	800a9a4 <__malloc_unlock>
 800a4d6:	f104 000b 	add.w	r0, r4, #11
 800a4da:	1d23      	adds	r3, r4, #4
 800a4dc:	f020 0007 	bic.w	r0, r0, #7
 800a4e0:	1ac2      	subs	r2, r0, r3
 800a4e2:	bf1c      	itt	ne
 800a4e4:	1a1b      	subne	r3, r3, r0
 800a4e6:	50a3      	strne	r3, [r4, r2]
 800a4e8:	e7af      	b.n	800a44a <_malloc_r+0x22>
 800a4ea:	6862      	ldr	r2, [r4, #4]
 800a4ec:	42a3      	cmp	r3, r4
 800a4ee:	bf0c      	ite	eq
 800a4f0:	f8c8 2000 	streq.w	r2, [r8]
 800a4f4:	605a      	strne	r2, [r3, #4]
 800a4f6:	e7eb      	b.n	800a4d0 <_malloc_r+0xa8>
 800a4f8:	4623      	mov	r3, r4
 800a4fa:	6864      	ldr	r4, [r4, #4]
 800a4fc:	e7ae      	b.n	800a45c <_malloc_r+0x34>
 800a4fe:	463c      	mov	r4, r7
 800a500:	687f      	ldr	r7, [r7, #4]
 800a502:	e7b6      	b.n	800a472 <_malloc_r+0x4a>
 800a504:	461a      	mov	r2, r3
 800a506:	685b      	ldr	r3, [r3, #4]
 800a508:	42a3      	cmp	r3, r4
 800a50a:	d1fb      	bne.n	800a504 <_malloc_r+0xdc>
 800a50c:	2300      	movs	r3, #0
 800a50e:	6053      	str	r3, [r2, #4]
 800a510:	e7de      	b.n	800a4d0 <_malloc_r+0xa8>
 800a512:	230c      	movs	r3, #12
 800a514:	6033      	str	r3, [r6, #0]
 800a516:	4630      	mov	r0, r6
 800a518:	f000 fa44 	bl	800a9a4 <__malloc_unlock>
 800a51c:	e794      	b.n	800a448 <_malloc_r+0x20>
 800a51e:	6005      	str	r5, [r0, #0]
 800a520:	e7d6      	b.n	800a4d0 <_malloc_r+0xa8>
 800a522:	bf00      	nop
 800a524:	20000e7c 	.word	0x20000e7c

0800a528 <_printf_common>:
 800a528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a52c:	4616      	mov	r6, r2
 800a52e:	4698      	mov	r8, r3
 800a530:	688a      	ldr	r2, [r1, #8]
 800a532:	690b      	ldr	r3, [r1, #16]
 800a534:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a538:	4293      	cmp	r3, r2
 800a53a:	bfb8      	it	lt
 800a53c:	4613      	movlt	r3, r2
 800a53e:	6033      	str	r3, [r6, #0]
 800a540:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a544:	4607      	mov	r7, r0
 800a546:	460c      	mov	r4, r1
 800a548:	b10a      	cbz	r2, 800a54e <_printf_common+0x26>
 800a54a:	3301      	adds	r3, #1
 800a54c:	6033      	str	r3, [r6, #0]
 800a54e:	6823      	ldr	r3, [r4, #0]
 800a550:	0699      	lsls	r1, r3, #26
 800a552:	bf42      	ittt	mi
 800a554:	6833      	ldrmi	r3, [r6, #0]
 800a556:	3302      	addmi	r3, #2
 800a558:	6033      	strmi	r3, [r6, #0]
 800a55a:	6825      	ldr	r5, [r4, #0]
 800a55c:	f015 0506 	ands.w	r5, r5, #6
 800a560:	d106      	bne.n	800a570 <_printf_common+0x48>
 800a562:	f104 0a19 	add.w	sl, r4, #25
 800a566:	68e3      	ldr	r3, [r4, #12]
 800a568:	6832      	ldr	r2, [r6, #0]
 800a56a:	1a9b      	subs	r3, r3, r2
 800a56c:	42ab      	cmp	r3, r5
 800a56e:	dc26      	bgt.n	800a5be <_printf_common+0x96>
 800a570:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a574:	6822      	ldr	r2, [r4, #0]
 800a576:	3b00      	subs	r3, #0
 800a578:	bf18      	it	ne
 800a57a:	2301      	movne	r3, #1
 800a57c:	0692      	lsls	r2, r2, #26
 800a57e:	d42b      	bmi.n	800a5d8 <_printf_common+0xb0>
 800a580:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a584:	4641      	mov	r1, r8
 800a586:	4638      	mov	r0, r7
 800a588:	47c8      	blx	r9
 800a58a:	3001      	adds	r0, #1
 800a58c:	d01e      	beq.n	800a5cc <_printf_common+0xa4>
 800a58e:	6823      	ldr	r3, [r4, #0]
 800a590:	6922      	ldr	r2, [r4, #16]
 800a592:	f003 0306 	and.w	r3, r3, #6
 800a596:	2b04      	cmp	r3, #4
 800a598:	bf02      	ittt	eq
 800a59a:	68e5      	ldreq	r5, [r4, #12]
 800a59c:	6833      	ldreq	r3, [r6, #0]
 800a59e:	1aed      	subeq	r5, r5, r3
 800a5a0:	68a3      	ldr	r3, [r4, #8]
 800a5a2:	bf0c      	ite	eq
 800a5a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a5a8:	2500      	movne	r5, #0
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	bfc4      	itt	gt
 800a5ae:	1a9b      	subgt	r3, r3, r2
 800a5b0:	18ed      	addgt	r5, r5, r3
 800a5b2:	2600      	movs	r6, #0
 800a5b4:	341a      	adds	r4, #26
 800a5b6:	42b5      	cmp	r5, r6
 800a5b8:	d11a      	bne.n	800a5f0 <_printf_common+0xc8>
 800a5ba:	2000      	movs	r0, #0
 800a5bc:	e008      	b.n	800a5d0 <_printf_common+0xa8>
 800a5be:	2301      	movs	r3, #1
 800a5c0:	4652      	mov	r2, sl
 800a5c2:	4641      	mov	r1, r8
 800a5c4:	4638      	mov	r0, r7
 800a5c6:	47c8      	blx	r9
 800a5c8:	3001      	adds	r0, #1
 800a5ca:	d103      	bne.n	800a5d4 <_printf_common+0xac>
 800a5cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a5d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5d4:	3501      	adds	r5, #1
 800a5d6:	e7c6      	b.n	800a566 <_printf_common+0x3e>
 800a5d8:	18e1      	adds	r1, r4, r3
 800a5da:	1c5a      	adds	r2, r3, #1
 800a5dc:	2030      	movs	r0, #48	@ 0x30
 800a5de:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a5e2:	4422      	add	r2, r4
 800a5e4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a5e8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a5ec:	3302      	adds	r3, #2
 800a5ee:	e7c7      	b.n	800a580 <_printf_common+0x58>
 800a5f0:	2301      	movs	r3, #1
 800a5f2:	4622      	mov	r2, r4
 800a5f4:	4641      	mov	r1, r8
 800a5f6:	4638      	mov	r0, r7
 800a5f8:	47c8      	blx	r9
 800a5fa:	3001      	adds	r0, #1
 800a5fc:	d0e6      	beq.n	800a5cc <_printf_common+0xa4>
 800a5fe:	3601      	adds	r6, #1
 800a600:	e7d9      	b.n	800a5b6 <_printf_common+0x8e>
	...

0800a604 <_printf_i>:
 800a604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a608:	7e0f      	ldrb	r7, [r1, #24]
 800a60a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a60c:	2f78      	cmp	r7, #120	@ 0x78
 800a60e:	4691      	mov	r9, r2
 800a610:	4680      	mov	r8, r0
 800a612:	460c      	mov	r4, r1
 800a614:	469a      	mov	sl, r3
 800a616:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a61a:	d807      	bhi.n	800a62c <_printf_i+0x28>
 800a61c:	2f62      	cmp	r7, #98	@ 0x62
 800a61e:	d80a      	bhi.n	800a636 <_printf_i+0x32>
 800a620:	2f00      	cmp	r7, #0
 800a622:	f000 80d1 	beq.w	800a7c8 <_printf_i+0x1c4>
 800a626:	2f58      	cmp	r7, #88	@ 0x58
 800a628:	f000 80b8 	beq.w	800a79c <_printf_i+0x198>
 800a62c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a630:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a634:	e03a      	b.n	800a6ac <_printf_i+0xa8>
 800a636:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a63a:	2b15      	cmp	r3, #21
 800a63c:	d8f6      	bhi.n	800a62c <_printf_i+0x28>
 800a63e:	a101      	add	r1, pc, #4	@ (adr r1, 800a644 <_printf_i+0x40>)
 800a640:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a644:	0800a69d 	.word	0x0800a69d
 800a648:	0800a6b1 	.word	0x0800a6b1
 800a64c:	0800a62d 	.word	0x0800a62d
 800a650:	0800a62d 	.word	0x0800a62d
 800a654:	0800a62d 	.word	0x0800a62d
 800a658:	0800a62d 	.word	0x0800a62d
 800a65c:	0800a6b1 	.word	0x0800a6b1
 800a660:	0800a62d 	.word	0x0800a62d
 800a664:	0800a62d 	.word	0x0800a62d
 800a668:	0800a62d 	.word	0x0800a62d
 800a66c:	0800a62d 	.word	0x0800a62d
 800a670:	0800a7af 	.word	0x0800a7af
 800a674:	0800a6db 	.word	0x0800a6db
 800a678:	0800a769 	.word	0x0800a769
 800a67c:	0800a62d 	.word	0x0800a62d
 800a680:	0800a62d 	.word	0x0800a62d
 800a684:	0800a7d1 	.word	0x0800a7d1
 800a688:	0800a62d 	.word	0x0800a62d
 800a68c:	0800a6db 	.word	0x0800a6db
 800a690:	0800a62d 	.word	0x0800a62d
 800a694:	0800a62d 	.word	0x0800a62d
 800a698:	0800a771 	.word	0x0800a771
 800a69c:	6833      	ldr	r3, [r6, #0]
 800a69e:	1d1a      	adds	r2, r3, #4
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	6032      	str	r2, [r6, #0]
 800a6a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a6a8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	e09c      	b.n	800a7ea <_printf_i+0x1e6>
 800a6b0:	6833      	ldr	r3, [r6, #0]
 800a6b2:	6820      	ldr	r0, [r4, #0]
 800a6b4:	1d19      	adds	r1, r3, #4
 800a6b6:	6031      	str	r1, [r6, #0]
 800a6b8:	0606      	lsls	r6, r0, #24
 800a6ba:	d501      	bpl.n	800a6c0 <_printf_i+0xbc>
 800a6bc:	681d      	ldr	r5, [r3, #0]
 800a6be:	e003      	b.n	800a6c8 <_printf_i+0xc4>
 800a6c0:	0645      	lsls	r5, r0, #25
 800a6c2:	d5fb      	bpl.n	800a6bc <_printf_i+0xb8>
 800a6c4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a6c8:	2d00      	cmp	r5, #0
 800a6ca:	da03      	bge.n	800a6d4 <_printf_i+0xd0>
 800a6cc:	232d      	movs	r3, #45	@ 0x2d
 800a6ce:	426d      	negs	r5, r5
 800a6d0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a6d4:	4858      	ldr	r0, [pc, #352]	@ (800a838 <_printf_i+0x234>)
 800a6d6:	230a      	movs	r3, #10
 800a6d8:	e011      	b.n	800a6fe <_printf_i+0xfa>
 800a6da:	6821      	ldr	r1, [r4, #0]
 800a6dc:	6833      	ldr	r3, [r6, #0]
 800a6de:	0608      	lsls	r0, r1, #24
 800a6e0:	f853 5b04 	ldr.w	r5, [r3], #4
 800a6e4:	d402      	bmi.n	800a6ec <_printf_i+0xe8>
 800a6e6:	0649      	lsls	r1, r1, #25
 800a6e8:	bf48      	it	mi
 800a6ea:	b2ad      	uxthmi	r5, r5
 800a6ec:	2f6f      	cmp	r7, #111	@ 0x6f
 800a6ee:	4852      	ldr	r0, [pc, #328]	@ (800a838 <_printf_i+0x234>)
 800a6f0:	6033      	str	r3, [r6, #0]
 800a6f2:	bf14      	ite	ne
 800a6f4:	230a      	movne	r3, #10
 800a6f6:	2308      	moveq	r3, #8
 800a6f8:	2100      	movs	r1, #0
 800a6fa:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a6fe:	6866      	ldr	r6, [r4, #4]
 800a700:	60a6      	str	r6, [r4, #8]
 800a702:	2e00      	cmp	r6, #0
 800a704:	db05      	blt.n	800a712 <_printf_i+0x10e>
 800a706:	6821      	ldr	r1, [r4, #0]
 800a708:	432e      	orrs	r6, r5
 800a70a:	f021 0104 	bic.w	r1, r1, #4
 800a70e:	6021      	str	r1, [r4, #0]
 800a710:	d04b      	beq.n	800a7aa <_printf_i+0x1a6>
 800a712:	4616      	mov	r6, r2
 800a714:	fbb5 f1f3 	udiv	r1, r5, r3
 800a718:	fb03 5711 	mls	r7, r3, r1, r5
 800a71c:	5dc7      	ldrb	r7, [r0, r7]
 800a71e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a722:	462f      	mov	r7, r5
 800a724:	42bb      	cmp	r3, r7
 800a726:	460d      	mov	r5, r1
 800a728:	d9f4      	bls.n	800a714 <_printf_i+0x110>
 800a72a:	2b08      	cmp	r3, #8
 800a72c:	d10b      	bne.n	800a746 <_printf_i+0x142>
 800a72e:	6823      	ldr	r3, [r4, #0]
 800a730:	07df      	lsls	r7, r3, #31
 800a732:	d508      	bpl.n	800a746 <_printf_i+0x142>
 800a734:	6923      	ldr	r3, [r4, #16]
 800a736:	6861      	ldr	r1, [r4, #4]
 800a738:	4299      	cmp	r1, r3
 800a73a:	bfde      	ittt	le
 800a73c:	2330      	movle	r3, #48	@ 0x30
 800a73e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a742:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800a746:	1b92      	subs	r2, r2, r6
 800a748:	6122      	str	r2, [r4, #16]
 800a74a:	f8cd a000 	str.w	sl, [sp]
 800a74e:	464b      	mov	r3, r9
 800a750:	aa03      	add	r2, sp, #12
 800a752:	4621      	mov	r1, r4
 800a754:	4640      	mov	r0, r8
 800a756:	f7ff fee7 	bl	800a528 <_printf_common>
 800a75a:	3001      	adds	r0, #1
 800a75c:	d14a      	bne.n	800a7f4 <_printf_i+0x1f0>
 800a75e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a762:	b004      	add	sp, #16
 800a764:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a768:	6823      	ldr	r3, [r4, #0]
 800a76a:	f043 0320 	orr.w	r3, r3, #32
 800a76e:	6023      	str	r3, [r4, #0]
 800a770:	4832      	ldr	r0, [pc, #200]	@ (800a83c <_printf_i+0x238>)
 800a772:	2778      	movs	r7, #120	@ 0x78
 800a774:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a778:	6823      	ldr	r3, [r4, #0]
 800a77a:	6831      	ldr	r1, [r6, #0]
 800a77c:	061f      	lsls	r7, r3, #24
 800a77e:	f851 5b04 	ldr.w	r5, [r1], #4
 800a782:	d402      	bmi.n	800a78a <_printf_i+0x186>
 800a784:	065f      	lsls	r7, r3, #25
 800a786:	bf48      	it	mi
 800a788:	b2ad      	uxthmi	r5, r5
 800a78a:	6031      	str	r1, [r6, #0]
 800a78c:	07d9      	lsls	r1, r3, #31
 800a78e:	bf44      	itt	mi
 800a790:	f043 0320 	orrmi.w	r3, r3, #32
 800a794:	6023      	strmi	r3, [r4, #0]
 800a796:	b11d      	cbz	r5, 800a7a0 <_printf_i+0x19c>
 800a798:	2310      	movs	r3, #16
 800a79a:	e7ad      	b.n	800a6f8 <_printf_i+0xf4>
 800a79c:	4826      	ldr	r0, [pc, #152]	@ (800a838 <_printf_i+0x234>)
 800a79e:	e7e9      	b.n	800a774 <_printf_i+0x170>
 800a7a0:	6823      	ldr	r3, [r4, #0]
 800a7a2:	f023 0320 	bic.w	r3, r3, #32
 800a7a6:	6023      	str	r3, [r4, #0]
 800a7a8:	e7f6      	b.n	800a798 <_printf_i+0x194>
 800a7aa:	4616      	mov	r6, r2
 800a7ac:	e7bd      	b.n	800a72a <_printf_i+0x126>
 800a7ae:	6833      	ldr	r3, [r6, #0]
 800a7b0:	6825      	ldr	r5, [r4, #0]
 800a7b2:	6961      	ldr	r1, [r4, #20]
 800a7b4:	1d18      	adds	r0, r3, #4
 800a7b6:	6030      	str	r0, [r6, #0]
 800a7b8:	062e      	lsls	r6, r5, #24
 800a7ba:	681b      	ldr	r3, [r3, #0]
 800a7bc:	d501      	bpl.n	800a7c2 <_printf_i+0x1be>
 800a7be:	6019      	str	r1, [r3, #0]
 800a7c0:	e002      	b.n	800a7c8 <_printf_i+0x1c4>
 800a7c2:	0668      	lsls	r0, r5, #25
 800a7c4:	d5fb      	bpl.n	800a7be <_printf_i+0x1ba>
 800a7c6:	8019      	strh	r1, [r3, #0]
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	6123      	str	r3, [r4, #16]
 800a7cc:	4616      	mov	r6, r2
 800a7ce:	e7bc      	b.n	800a74a <_printf_i+0x146>
 800a7d0:	6833      	ldr	r3, [r6, #0]
 800a7d2:	1d1a      	adds	r2, r3, #4
 800a7d4:	6032      	str	r2, [r6, #0]
 800a7d6:	681e      	ldr	r6, [r3, #0]
 800a7d8:	6862      	ldr	r2, [r4, #4]
 800a7da:	2100      	movs	r1, #0
 800a7dc:	4630      	mov	r0, r6
 800a7de:	f7f5 fd27 	bl	8000230 <memchr>
 800a7e2:	b108      	cbz	r0, 800a7e8 <_printf_i+0x1e4>
 800a7e4:	1b80      	subs	r0, r0, r6
 800a7e6:	6060      	str	r0, [r4, #4]
 800a7e8:	6863      	ldr	r3, [r4, #4]
 800a7ea:	6123      	str	r3, [r4, #16]
 800a7ec:	2300      	movs	r3, #0
 800a7ee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a7f2:	e7aa      	b.n	800a74a <_printf_i+0x146>
 800a7f4:	6923      	ldr	r3, [r4, #16]
 800a7f6:	4632      	mov	r2, r6
 800a7f8:	4649      	mov	r1, r9
 800a7fa:	4640      	mov	r0, r8
 800a7fc:	47d0      	blx	sl
 800a7fe:	3001      	adds	r0, #1
 800a800:	d0ad      	beq.n	800a75e <_printf_i+0x15a>
 800a802:	6823      	ldr	r3, [r4, #0]
 800a804:	079b      	lsls	r3, r3, #30
 800a806:	d413      	bmi.n	800a830 <_printf_i+0x22c>
 800a808:	68e0      	ldr	r0, [r4, #12]
 800a80a:	9b03      	ldr	r3, [sp, #12]
 800a80c:	4298      	cmp	r0, r3
 800a80e:	bfb8      	it	lt
 800a810:	4618      	movlt	r0, r3
 800a812:	e7a6      	b.n	800a762 <_printf_i+0x15e>
 800a814:	2301      	movs	r3, #1
 800a816:	4632      	mov	r2, r6
 800a818:	4649      	mov	r1, r9
 800a81a:	4640      	mov	r0, r8
 800a81c:	47d0      	blx	sl
 800a81e:	3001      	adds	r0, #1
 800a820:	d09d      	beq.n	800a75e <_printf_i+0x15a>
 800a822:	3501      	adds	r5, #1
 800a824:	68e3      	ldr	r3, [r4, #12]
 800a826:	9903      	ldr	r1, [sp, #12]
 800a828:	1a5b      	subs	r3, r3, r1
 800a82a:	42ab      	cmp	r3, r5
 800a82c:	dcf2      	bgt.n	800a814 <_printf_i+0x210>
 800a82e:	e7eb      	b.n	800a808 <_printf_i+0x204>
 800a830:	2500      	movs	r5, #0
 800a832:	f104 0619 	add.w	r6, r4, #25
 800a836:	e7f5      	b.n	800a824 <_printf_i+0x220>
 800a838:	0800b105 	.word	0x0800b105
 800a83c:	0800b116 	.word	0x0800b116

0800a840 <__sflush_r>:
 800a840:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a848:	0716      	lsls	r6, r2, #28
 800a84a:	4605      	mov	r5, r0
 800a84c:	460c      	mov	r4, r1
 800a84e:	d454      	bmi.n	800a8fa <__sflush_r+0xba>
 800a850:	684b      	ldr	r3, [r1, #4]
 800a852:	2b00      	cmp	r3, #0
 800a854:	dc02      	bgt.n	800a85c <__sflush_r+0x1c>
 800a856:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a858:	2b00      	cmp	r3, #0
 800a85a:	dd48      	ble.n	800a8ee <__sflush_r+0xae>
 800a85c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a85e:	2e00      	cmp	r6, #0
 800a860:	d045      	beq.n	800a8ee <__sflush_r+0xae>
 800a862:	2300      	movs	r3, #0
 800a864:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a868:	682f      	ldr	r7, [r5, #0]
 800a86a:	6a21      	ldr	r1, [r4, #32]
 800a86c:	602b      	str	r3, [r5, #0]
 800a86e:	d030      	beq.n	800a8d2 <__sflush_r+0x92>
 800a870:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a872:	89a3      	ldrh	r3, [r4, #12]
 800a874:	0759      	lsls	r1, r3, #29
 800a876:	d505      	bpl.n	800a884 <__sflush_r+0x44>
 800a878:	6863      	ldr	r3, [r4, #4]
 800a87a:	1ad2      	subs	r2, r2, r3
 800a87c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a87e:	b10b      	cbz	r3, 800a884 <__sflush_r+0x44>
 800a880:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a882:	1ad2      	subs	r2, r2, r3
 800a884:	2300      	movs	r3, #0
 800a886:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a888:	6a21      	ldr	r1, [r4, #32]
 800a88a:	4628      	mov	r0, r5
 800a88c:	47b0      	blx	r6
 800a88e:	1c43      	adds	r3, r0, #1
 800a890:	89a3      	ldrh	r3, [r4, #12]
 800a892:	d106      	bne.n	800a8a2 <__sflush_r+0x62>
 800a894:	6829      	ldr	r1, [r5, #0]
 800a896:	291d      	cmp	r1, #29
 800a898:	d82b      	bhi.n	800a8f2 <__sflush_r+0xb2>
 800a89a:	4a2a      	ldr	r2, [pc, #168]	@ (800a944 <__sflush_r+0x104>)
 800a89c:	40ca      	lsrs	r2, r1
 800a89e:	07d6      	lsls	r6, r2, #31
 800a8a0:	d527      	bpl.n	800a8f2 <__sflush_r+0xb2>
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	6062      	str	r2, [r4, #4]
 800a8a6:	04d9      	lsls	r1, r3, #19
 800a8a8:	6922      	ldr	r2, [r4, #16]
 800a8aa:	6022      	str	r2, [r4, #0]
 800a8ac:	d504      	bpl.n	800a8b8 <__sflush_r+0x78>
 800a8ae:	1c42      	adds	r2, r0, #1
 800a8b0:	d101      	bne.n	800a8b6 <__sflush_r+0x76>
 800a8b2:	682b      	ldr	r3, [r5, #0]
 800a8b4:	b903      	cbnz	r3, 800a8b8 <__sflush_r+0x78>
 800a8b6:	6560      	str	r0, [r4, #84]	@ 0x54
 800a8b8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a8ba:	602f      	str	r7, [r5, #0]
 800a8bc:	b1b9      	cbz	r1, 800a8ee <__sflush_r+0xae>
 800a8be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a8c2:	4299      	cmp	r1, r3
 800a8c4:	d002      	beq.n	800a8cc <__sflush_r+0x8c>
 800a8c6:	4628      	mov	r0, r5
 800a8c8:	f000 fa6c 	bl	800ada4 <_free_r>
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	6363      	str	r3, [r4, #52]	@ 0x34
 800a8d0:	e00d      	b.n	800a8ee <__sflush_r+0xae>
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	4628      	mov	r0, r5
 800a8d6:	47b0      	blx	r6
 800a8d8:	4602      	mov	r2, r0
 800a8da:	1c50      	adds	r0, r2, #1
 800a8dc:	d1c9      	bne.n	800a872 <__sflush_r+0x32>
 800a8de:	682b      	ldr	r3, [r5, #0]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d0c6      	beq.n	800a872 <__sflush_r+0x32>
 800a8e4:	2b1d      	cmp	r3, #29
 800a8e6:	d001      	beq.n	800a8ec <__sflush_r+0xac>
 800a8e8:	2b16      	cmp	r3, #22
 800a8ea:	d11e      	bne.n	800a92a <__sflush_r+0xea>
 800a8ec:	602f      	str	r7, [r5, #0]
 800a8ee:	2000      	movs	r0, #0
 800a8f0:	e022      	b.n	800a938 <__sflush_r+0xf8>
 800a8f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8f6:	b21b      	sxth	r3, r3
 800a8f8:	e01b      	b.n	800a932 <__sflush_r+0xf2>
 800a8fa:	690f      	ldr	r7, [r1, #16]
 800a8fc:	2f00      	cmp	r7, #0
 800a8fe:	d0f6      	beq.n	800a8ee <__sflush_r+0xae>
 800a900:	0793      	lsls	r3, r2, #30
 800a902:	680e      	ldr	r6, [r1, #0]
 800a904:	bf08      	it	eq
 800a906:	694b      	ldreq	r3, [r1, #20]
 800a908:	600f      	str	r7, [r1, #0]
 800a90a:	bf18      	it	ne
 800a90c:	2300      	movne	r3, #0
 800a90e:	eba6 0807 	sub.w	r8, r6, r7
 800a912:	608b      	str	r3, [r1, #8]
 800a914:	f1b8 0f00 	cmp.w	r8, #0
 800a918:	dde9      	ble.n	800a8ee <__sflush_r+0xae>
 800a91a:	6a21      	ldr	r1, [r4, #32]
 800a91c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a91e:	4643      	mov	r3, r8
 800a920:	463a      	mov	r2, r7
 800a922:	4628      	mov	r0, r5
 800a924:	47b0      	blx	r6
 800a926:	2800      	cmp	r0, #0
 800a928:	dc08      	bgt.n	800a93c <__sflush_r+0xfc>
 800a92a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a92e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a932:	81a3      	strh	r3, [r4, #12]
 800a934:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a93c:	4407      	add	r7, r0
 800a93e:	eba8 0800 	sub.w	r8, r8, r0
 800a942:	e7e7      	b.n	800a914 <__sflush_r+0xd4>
 800a944:	20400001 	.word	0x20400001

0800a948 <_fflush_r>:
 800a948:	b538      	push	{r3, r4, r5, lr}
 800a94a:	690b      	ldr	r3, [r1, #16]
 800a94c:	4605      	mov	r5, r0
 800a94e:	460c      	mov	r4, r1
 800a950:	b913      	cbnz	r3, 800a958 <_fflush_r+0x10>
 800a952:	2500      	movs	r5, #0
 800a954:	4628      	mov	r0, r5
 800a956:	bd38      	pop	{r3, r4, r5, pc}
 800a958:	b118      	cbz	r0, 800a962 <_fflush_r+0x1a>
 800a95a:	6a03      	ldr	r3, [r0, #32]
 800a95c:	b90b      	cbnz	r3, 800a962 <_fflush_r+0x1a>
 800a95e:	f7ff f9eb 	bl	8009d38 <__sinit>
 800a962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d0f3      	beq.n	800a952 <_fflush_r+0xa>
 800a96a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a96c:	07d0      	lsls	r0, r2, #31
 800a96e:	d404      	bmi.n	800a97a <_fflush_r+0x32>
 800a970:	0599      	lsls	r1, r3, #22
 800a972:	d402      	bmi.n	800a97a <_fflush_r+0x32>
 800a974:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a976:	f7ff fa8c 	bl	8009e92 <__retarget_lock_acquire_recursive>
 800a97a:	4628      	mov	r0, r5
 800a97c:	4621      	mov	r1, r4
 800a97e:	f7ff ff5f 	bl	800a840 <__sflush_r>
 800a982:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a984:	07da      	lsls	r2, r3, #31
 800a986:	4605      	mov	r5, r0
 800a988:	d4e4      	bmi.n	800a954 <_fflush_r+0xc>
 800a98a:	89a3      	ldrh	r3, [r4, #12]
 800a98c:	059b      	lsls	r3, r3, #22
 800a98e:	d4e1      	bmi.n	800a954 <_fflush_r+0xc>
 800a990:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a992:	f7ff fa7f 	bl	8009e94 <__retarget_lock_release_recursive>
 800a996:	e7dd      	b.n	800a954 <_fflush_r+0xc>

0800a998 <__malloc_lock>:
 800a998:	4801      	ldr	r0, [pc, #4]	@ (800a9a0 <__malloc_lock+0x8>)
 800a99a:	f7ff ba7a 	b.w	8009e92 <__retarget_lock_acquire_recursive>
 800a99e:	bf00      	nop
 800a9a0:	20000e74 	.word	0x20000e74

0800a9a4 <__malloc_unlock>:
 800a9a4:	4801      	ldr	r0, [pc, #4]	@ (800a9ac <__malloc_unlock+0x8>)
 800a9a6:	f7ff ba75 	b.w	8009e94 <__retarget_lock_release_recursive>
 800a9aa:	bf00      	nop
 800a9ac:	20000e74 	.word	0x20000e74

0800a9b0 <__sread>:
 800a9b0:	b510      	push	{r4, lr}
 800a9b2:	460c      	mov	r4, r1
 800a9b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b8:	f000 f99e 	bl	800acf8 <_read_r>
 800a9bc:	2800      	cmp	r0, #0
 800a9be:	bfab      	itete	ge
 800a9c0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a9c2:	89a3      	ldrhlt	r3, [r4, #12]
 800a9c4:	181b      	addge	r3, r3, r0
 800a9c6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a9ca:	bfac      	ite	ge
 800a9cc:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a9ce:	81a3      	strhlt	r3, [r4, #12]
 800a9d0:	bd10      	pop	{r4, pc}

0800a9d2 <__swrite>:
 800a9d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9d6:	461f      	mov	r7, r3
 800a9d8:	898b      	ldrh	r3, [r1, #12]
 800a9da:	05db      	lsls	r3, r3, #23
 800a9dc:	4605      	mov	r5, r0
 800a9de:	460c      	mov	r4, r1
 800a9e0:	4616      	mov	r6, r2
 800a9e2:	d505      	bpl.n	800a9f0 <__swrite+0x1e>
 800a9e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9e8:	2302      	movs	r3, #2
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	f000 f972 	bl	800acd4 <_lseek_r>
 800a9f0:	89a3      	ldrh	r3, [r4, #12]
 800a9f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9f6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a9fa:	81a3      	strh	r3, [r4, #12]
 800a9fc:	4632      	mov	r2, r6
 800a9fe:	463b      	mov	r3, r7
 800aa00:	4628      	mov	r0, r5
 800aa02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa06:	f000 b999 	b.w	800ad3c <_write_r>

0800aa0a <__sseek>:
 800aa0a:	b510      	push	{r4, lr}
 800aa0c:	460c      	mov	r4, r1
 800aa0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa12:	f000 f95f 	bl	800acd4 <_lseek_r>
 800aa16:	1c43      	adds	r3, r0, #1
 800aa18:	89a3      	ldrh	r3, [r4, #12]
 800aa1a:	bf15      	itete	ne
 800aa1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800aa1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800aa22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800aa26:	81a3      	strheq	r3, [r4, #12]
 800aa28:	bf18      	it	ne
 800aa2a:	81a3      	strhne	r3, [r4, #12]
 800aa2c:	bd10      	pop	{r4, pc}

0800aa2e <__sclose>:
 800aa2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa32:	f000 b995 	b.w	800ad60 <_close_r>

0800aa36 <_realloc_r>:
 800aa36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa3a:	4607      	mov	r7, r0
 800aa3c:	4614      	mov	r4, r2
 800aa3e:	460d      	mov	r5, r1
 800aa40:	b921      	cbnz	r1, 800aa4c <_realloc_r+0x16>
 800aa42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800aa46:	4611      	mov	r1, r2
 800aa48:	f7ff bcee 	b.w	800a428 <_malloc_r>
 800aa4c:	b92a      	cbnz	r2, 800aa5a <_realloc_r+0x24>
 800aa4e:	f000 f9a9 	bl	800ada4 <_free_r>
 800aa52:	4625      	mov	r5, r4
 800aa54:	4628      	mov	r0, r5
 800aa56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa5a:	f000 f9ed 	bl	800ae38 <_malloc_usable_size_r>
 800aa5e:	4284      	cmp	r4, r0
 800aa60:	4606      	mov	r6, r0
 800aa62:	d802      	bhi.n	800aa6a <_realloc_r+0x34>
 800aa64:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aa68:	d8f4      	bhi.n	800aa54 <_realloc_r+0x1e>
 800aa6a:	4621      	mov	r1, r4
 800aa6c:	4638      	mov	r0, r7
 800aa6e:	f7ff fcdb 	bl	800a428 <_malloc_r>
 800aa72:	4680      	mov	r8, r0
 800aa74:	b908      	cbnz	r0, 800aa7a <_realloc_r+0x44>
 800aa76:	4645      	mov	r5, r8
 800aa78:	e7ec      	b.n	800aa54 <_realloc_r+0x1e>
 800aa7a:	42b4      	cmp	r4, r6
 800aa7c:	4622      	mov	r2, r4
 800aa7e:	4629      	mov	r1, r5
 800aa80:	bf28      	it	cs
 800aa82:	4632      	movcs	r2, r6
 800aa84:	f7ff fa07 	bl	8009e96 <memcpy>
 800aa88:	4629      	mov	r1, r5
 800aa8a:	4638      	mov	r0, r7
 800aa8c:	f000 f98a 	bl	800ada4 <_free_r>
 800aa90:	e7f1      	b.n	800aa76 <_realloc_r+0x40>

0800aa92 <__swbuf_r>:
 800aa92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa94:	460e      	mov	r6, r1
 800aa96:	4614      	mov	r4, r2
 800aa98:	4605      	mov	r5, r0
 800aa9a:	b118      	cbz	r0, 800aaa4 <__swbuf_r+0x12>
 800aa9c:	6a03      	ldr	r3, [r0, #32]
 800aa9e:	b90b      	cbnz	r3, 800aaa4 <__swbuf_r+0x12>
 800aaa0:	f7ff f94a 	bl	8009d38 <__sinit>
 800aaa4:	69a3      	ldr	r3, [r4, #24]
 800aaa6:	60a3      	str	r3, [r4, #8]
 800aaa8:	89a3      	ldrh	r3, [r4, #12]
 800aaaa:	071a      	lsls	r2, r3, #28
 800aaac:	d501      	bpl.n	800aab2 <__swbuf_r+0x20>
 800aaae:	6923      	ldr	r3, [r4, #16]
 800aab0:	b943      	cbnz	r3, 800aac4 <__swbuf_r+0x32>
 800aab2:	4621      	mov	r1, r4
 800aab4:	4628      	mov	r0, r5
 800aab6:	f000 f82b 	bl	800ab10 <__swsetup_r>
 800aaba:	b118      	cbz	r0, 800aac4 <__swbuf_r+0x32>
 800aabc:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800aac0:	4638      	mov	r0, r7
 800aac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aac4:	6823      	ldr	r3, [r4, #0]
 800aac6:	6922      	ldr	r2, [r4, #16]
 800aac8:	1a98      	subs	r0, r3, r2
 800aaca:	6963      	ldr	r3, [r4, #20]
 800aacc:	b2f6      	uxtb	r6, r6
 800aace:	4283      	cmp	r3, r0
 800aad0:	4637      	mov	r7, r6
 800aad2:	dc05      	bgt.n	800aae0 <__swbuf_r+0x4e>
 800aad4:	4621      	mov	r1, r4
 800aad6:	4628      	mov	r0, r5
 800aad8:	f7ff ff36 	bl	800a948 <_fflush_r>
 800aadc:	2800      	cmp	r0, #0
 800aade:	d1ed      	bne.n	800aabc <__swbuf_r+0x2a>
 800aae0:	68a3      	ldr	r3, [r4, #8]
 800aae2:	3b01      	subs	r3, #1
 800aae4:	60a3      	str	r3, [r4, #8]
 800aae6:	6823      	ldr	r3, [r4, #0]
 800aae8:	1c5a      	adds	r2, r3, #1
 800aaea:	6022      	str	r2, [r4, #0]
 800aaec:	701e      	strb	r6, [r3, #0]
 800aaee:	6962      	ldr	r2, [r4, #20]
 800aaf0:	1c43      	adds	r3, r0, #1
 800aaf2:	429a      	cmp	r2, r3
 800aaf4:	d004      	beq.n	800ab00 <__swbuf_r+0x6e>
 800aaf6:	89a3      	ldrh	r3, [r4, #12]
 800aaf8:	07db      	lsls	r3, r3, #31
 800aafa:	d5e1      	bpl.n	800aac0 <__swbuf_r+0x2e>
 800aafc:	2e0a      	cmp	r6, #10
 800aafe:	d1df      	bne.n	800aac0 <__swbuf_r+0x2e>
 800ab00:	4621      	mov	r1, r4
 800ab02:	4628      	mov	r0, r5
 800ab04:	f7ff ff20 	bl	800a948 <_fflush_r>
 800ab08:	2800      	cmp	r0, #0
 800ab0a:	d0d9      	beq.n	800aac0 <__swbuf_r+0x2e>
 800ab0c:	e7d6      	b.n	800aabc <__swbuf_r+0x2a>
	...

0800ab10 <__swsetup_r>:
 800ab10:	b538      	push	{r3, r4, r5, lr}
 800ab12:	4b29      	ldr	r3, [pc, #164]	@ (800abb8 <__swsetup_r+0xa8>)
 800ab14:	4605      	mov	r5, r0
 800ab16:	6818      	ldr	r0, [r3, #0]
 800ab18:	460c      	mov	r4, r1
 800ab1a:	b118      	cbz	r0, 800ab24 <__swsetup_r+0x14>
 800ab1c:	6a03      	ldr	r3, [r0, #32]
 800ab1e:	b90b      	cbnz	r3, 800ab24 <__swsetup_r+0x14>
 800ab20:	f7ff f90a 	bl	8009d38 <__sinit>
 800ab24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab28:	0719      	lsls	r1, r3, #28
 800ab2a:	d422      	bmi.n	800ab72 <__swsetup_r+0x62>
 800ab2c:	06da      	lsls	r2, r3, #27
 800ab2e:	d407      	bmi.n	800ab40 <__swsetup_r+0x30>
 800ab30:	2209      	movs	r2, #9
 800ab32:	602a      	str	r2, [r5, #0]
 800ab34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab38:	81a3      	strh	r3, [r4, #12]
 800ab3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ab3e:	e033      	b.n	800aba8 <__swsetup_r+0x98>
 800ab40:	0758      	lsls	r0, r3, #29
 800ab42:	d512      	bpl.n	800ab6a <__swsetup_r+0x5a>
 800ab44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab46:	b141      	cbz	r1, 800ab5a <__swsetup_r+0x4a>
 800ab48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab4c:	4299      	cmp	r1, r3
 800ab4e:	d002      	beq.n	800ab56 <__swsetup_r+0x46>
 800ab50:	4628      	mov	r0, r5
 800ab52:	f000 f927 	bl	800ada4 <_free_r>
 800ab56:	2300      	movs	r3, #0
 800ab58:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab5a:	89a3      	ldrh	r3, [r4, #12]
 800ab5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ab60:	81a3      	strh	r3, [r4, #12]
 800ab62:	2300      	movs	r3, #0
 800ab64:	6063      	str	r3, [r4, #4]
 800ab66:	6923      	ldr	r3, [r4, #16]
 800ab68:	6023      	str	r3, [r4, #0]
 800ab6a:	89a3      	ldrh	r3, [r4, #12]
 800ab6c:	f043 0308 	orr.w	r3, r3, #8
 800ab70:	81a3      	strh	r3, [r4, #12]
 800ab72:	6923      	ldr	r3, [r4, #16]
 800ab74:	b94b      	cbnz	r3, 800ab8a <__swsetup_r+0x7a>
 800ab76:	89a3      	ldrh	r3, [r4, #12]
 800ab78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ab7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ab80:	d003      	beq.n	800ab8a <__swsetup_r+0x7a>
 800ab82:	4621      	mov	r1, r4
 800ab84:	4628      	mov	r0, r5
 800ab86:	f000 f83f 	bl	800ac08 <__smakebuf_r>
 800ab8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab8e:	f013 0201 	ands.w	r2, r3, #1
 800ab92:	d00a      	beq.n	800abaa <__swsetup_r+0x9a>
 800ab94:	2200      	movs	r2, #0
 800ab96:	60a2      	str	r2, [r4, #8]
 800ab98:	6962      	ldr	r2, [r4, #20]
 800ab9a:	4252      	negs	r2, r2
 800ab9c:	61a2      	str	r2, [r4, #24]
 800ab9e:	6922      	ldr	r2, [r4, #16]
 800aba0:	b942      	cbnz	r2, 800abb4 <__swsetup_r+0xa4>
 800aba2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aba6:	d1c5      	bne.n	800ab34 <__swsetup_r+0x24>
 800aba8:	bd38      	pop	{r3, r4, r5, pc}
 800abaa:	0799      	lsls	r1, r3, #30
 800abac:	bf58      	it	pl
 800abae:	6962      	ldrpl	r2, [r4, #20]
 800abb0:	60a2      	str	r2, [r4, #8]
 800abb2:	e7f4      	b.n	800ab9e <__swsetup_r+0x8e>
 800abb4:	2000      	movs	r0, #0
 800abb6:	e7f7      	b.n	800aba8 <__swsetup_r+0x98>
 800abb8:	2000004c 	.word	0x2000004c

0800abbc <__swhatbuf_r>:
 800abbc:	b570      	push	{r4, r5, r6, lr}
 800abbe:	460c      	mov	r4, r1
 800abc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800abc4:	2900      	cmp	r1, #0
 800abc6:	b096      	sub	sp, #88	@ 0x58
 800abc8:	4615      	mov	r5, r2
 800abca:	461e      	mov	r6, r3
 800abcc:	da0d      	bge.n	800abea <__swhatbuf_r+0x2e>
 800abce:	89a3      	ldrh	r3, [r4, #12]
 800abd0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800abd4:	f04f 0100 	mov.w	r1, #0
 800abd8:	bf14      	ite	ne
 800abda:	2340      	movne	r3, #64	@ 0x40
 800abdc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800abe0:	2000      	movs	r0, #0
 800abe2:	6031      	str	r1, [r6, #0]
 800abe4:	602b      	str	r3, [r5, #0]
 800abe6:	b016      	add	sp, #88	@ 0x58
 800abe8:	bd70      	pop	{r4, r5, r6, pc}
 800abea:	466a      	mov	r2, sp
 800abec:	f000 f8c8 	bl	800ad80 <_fstat_r>
 800abf0:	2800      	cmp	r0, #0
 800abf2:	dbec      	blt.n	800abce <__swhatbuf_r+0x12>
 800abf4:	9901      	ldr	r1, [sp, #4]
 800abf6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800abfa:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800abfe:	4259      	negs	r1, r3
 800ac00:	4159      	adcs	r1, r3
 800ac02:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ac06:	e7eb      	b.n	800abe0 <__swhatbuf_r+0x24>

0800ac08 <__smakebuf_r>:
 800ac08:	898b      	ldrh	r3, [r1, #12]
 800ac0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac0c:	079d      	lsls	r5, r3, #30
 800ac0e:	4606      	mov	r6, r0
 800ac10:	460c      	mov	r4, r1
 800ac12:	d507      	bpl.n	800ac24 <__smakebuf_r+0x1c>
 800ac14:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ac18:	6023      	str	r3, [r4, #0]
 800ac1a:	6123      	str	r3, [r4, #16]
 800ac1c:	2301      	movs	r3, #1
 800ac1e:	6163      	str	r3, [r4, #20]
 800ac20:	b003      	add	sp, #12
 800ac22:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ac24:	ab01      	add	r3, sp, #4
 800ac26:	466a      	mov	r2, sp
 800ac28:	f7ff ffc8 	bl	800abbc <__swhatbuf_r>
 800ac2c:	9f00      	ldr	r7, [sp, #0]
 800ac2e:	4605      	mov	r5, r0
 800ac30:	4639      	mov	r1, r7
 800ac32:	4630      	mov	r0, r6
 800ac34:	f7ff fbf8 	bl	800a428 <_malloc_r>
 800ac38:	b948      	cbnz	r0, 800ac4e <__smakebuf_r+0x46>
 800ac3a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac3e:	059a      	lsls	r2, r3, #22
 800ac40:	d4ee      	bmi.n	800ac20 <__smakebuf_r+0x18>
 800ac42:	f023 0303 	bic.w	r3, r3, #3
 800ac46:	f043 0302 	orr.w	r3, r3, #2
 800ac4a:	81a3      	strh	r3, [r4, #12]
 800ac4c:	e7e2      	b.n	800ac14 <__smakebuf_r+0xc>
 800ac4e:	89a3      	ldrh	r3, [r4, #12]
 800ac50:	6020      	str	r0, [r4, #0]
 800ac52:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac56:	81a3      	strh	r3, [r4, #12]
 800ac58:	9b01      	ldr	r3, [sp, #4]
 800ac5a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ac5e:	b15b      	cbz	r3, 800ac78 <__smakebuf_r+0x70>
 800ac60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ac64:	4630      	mov	r0, r6
 800ac66:	f000 f825 	bl	800acb4 <_isatty_r>
 800ac6a:	b128      	cbz	r0, 800ac78 <__smakebuf_r+0x70>
 800ac6c:	89a3      	ldrh	r3, [r4, #12]
 800ac6e:	f023 0303 	bic.w	r3, r3, #3
 800ac72:	f043 0301 	orr.w	r3, r3, #1
 800ac76:	81a3      	strh	r3, [r4, #12]
 800ac78:	89a3      	ldrh	r3, [r4, #12]
 800ac7a:	431d      	orrs	r5, r3
 800ac7c:	81a5      	strh	r5, [r4, #12]
 800ac7e:	e7cf      	b.n	800ac20 <__smakebuf_r+0x18>

0800ac80 <memmove>:
 800ac80:	4288      	cmp	r0, r1
 800ac82:	b510      	push	{r4, lr}
 800ac84:	eb01 0402 	add.w	r4, r1, r2
 800ac88:	d902      	bls.n	800ac90 <memmove+0x10>
 800ac8a:	4284      	cmp	r4, r0
 800ac8c:	4623      	mov	r3, r4
 800ac8e:	d807      	bhi.n	800aca0 <memmove+0x20>
 800ac90:	1e43      	subs	r3, r0, #1
 800ac92:	42a1      	cmp	r1, r4
 800ac94:	d008      	beq.n	800aca8 <memmove+0x28>
 800ac96:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac9e:	e7f8      	b.n	800ac92 <memmove+0x12>
 800aca0:	4402      	add	r2, r0
 800aca2:	4601      	mov	r1, r0
 800aca4:	428a      	cmp	r2, r1
 800aca6:	d100      	bne.n	800acaa <memmove+0x2a>
 800aca8:	bd10      	pop	{r4, pc}
 800acaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800acae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800acb2:	e7f7      	b.n	800aca4 <memmove+0x24>

0800acb4 <_isatty_r>:
 800acb4:	b538      	push	{r3, r4, r5, lr}
 800acb6:	4d06      	ldr	r5, [pc, #24]	@ (800acd0 <_isatty_r+0x1c>)
 800acb8:	2300      	movs	r3, #0
 800acba:	4604      	mov	r4, r0
 800acbc:	4608      	mov	r0, r1
 800acbe:	602b      	str	r3, [r5, #0]
 800acc0:	f7f7 f843 	bl	8001d4a <_isatty>
 800acc4:	1c43      	adds	r3, r0, #1
 800acc6:	d102      	bne.n	800acce <_isatty_r+0x1a>
 800acc8:	682b      	ldr	r3, [r5, #0]
 800acca:	b103      	cbz	r3, 800acce <_isatty_r+0x1a>
 800accc:	6023      	str	r3, [r4, #0]
 800acce:	bd38      	pop	{r3, r4, r5, pc}
 800acd0:	20000e80 	.word	0x20000e80

0800acd4 <_lseek_r>:
 800acd4:	b538      	push	{r3, r4, r5, lr}
 800acd6:	4d07      	ldr	r5, [pc, #28]	@ (800acf4 <_lseek_r+0x20>)
 800acd8:	4604      	mov	r4, r0
 800acda:	4608      	mov	r0, r1
 800acdc:	4611      	mov	r1, r2
 800acde:	2200      	movs	r2, #0
 800ace0:	602a      	str	r2, [r5, #0]
 800ace2:	461a      	mov	r2, r3
 800ace4:	f7f7 f83c 	bl	8001d60 <_lseek>
 800ace8:	1c43      	adds	r3, r0, #1
 800acea:	d102      	bne.n	800acf2 <_lseek_r+0x1e>
 800acec:	682b      	ldr	r3, [r5, #0]
 800acee:	b103      	cbz	r3, 800acf2 <_lseek_r+0x1e>
 800acf0:	6023      	str	r3, [r4, #0]
 800acf2:	bd38      	pop	{r3, r4, r5, pc}
 800acf4:	20000e80 	.word	0x20000e80

0800acf8 <_read_r>:
 800acf8:	b538      	push	{r3, r4, r5, lr}
 800acfa:	4d07      	ldr	r5, [pc, #28]	@ (800ad18 <_read_r+0x20>)
 800acfc:	4604      	mov	r4, r0
 800acfe:	4608      	mov	r0, r1
 800ad00:	4611      	mov	r1, r2
 800ad02:	2200      	movs	r2, #0
 800ad04:	602a      	str	r2, [r5, #0]
 800ad06:	461a      	mov	r2, r3
 800ad08:	f7f6 ffca 	bl	8001ca0 <_read>
 800ad0c:	1c43      	adds	r3, r0, #1
 800ad0e:	d102      	bne.n	800ad16 <_read_r+0x1e>
 800ad10:	682b      	ldr	r3, [r5, #0]
 800ad12:	b103      	cbz	r3, 800ad16 <_read_r+0x1e>
 800ad14:	6023      	str	r3, [r4, #0]
 800ad16:	bd38      	pop	{r3, r4, r5, pc}
 800ad18:	20000e80 	.word	0x20000e80

0800ad1c <_sbrk_r>:
 800ad1c:	b538      	push	{r3, r4, r5, lr}
 800ad1e:	4d06      	ldr	r5, [pc, #24]	@ (800ad38 <_sbrk_r+0x1c>)
 800ad20:	2300      	movs	r3, #0
 800ad22:	4604      	mov	r4, r0
 800ad24:	4608      	mov	r0, r1
 800ad26:	602b      	str	r3, [r5, #0]
 800ad28:	f7f7 f828 	bl	8001d7c <_sbrk>
 800ad2c:	1c43      	adds	r3, r0, #1
 800ad2e:	d102      	bne.n	800ad36 <_sbrk_r+0x1a>
 800ad30:	682b      	ldr	r3, [r5, #0]
 800ad32:	b103      	cbz	r3, 800ad36 <_sbrk_r+0x1a>
 800ad34:	6023      	str	r3, [r4, #0]
 800ad36:	bd38      	pop	{r3, r4, r5, pc}
 800ad38:	20000e80 	.word	0x20000e80

0800ad3c <_write_r>:
 800ad3c:	b538      	push	{r3, r4, r5, lr}
 800ad3e:	4d07      	ldr	r5, [pc, #28]	@ (800ad5c <_write_r+0x20>)
 800ad40:	4604      	mov	r4, r0
 800ad42:	4608      	mov	r0, r1
 800ad44:	4611      	mov	r1, r2
 800ad46:	2200      	movs	r2, #0
 800ad48:	602a      	str	r2, [r5, #0]
 800ad4a:	461a      	mov	r2, r3
 800ad4c:	f7f6 ffc5 	bl	8001cda <_write>
 800ad50:	1c43      	adds	r3, r0, #1
 800ad52:	d102      	bne.n	800ad5a <_write_r+0x1e>
 800ad54:	682b      	ldr	r3, [r5, #0]
 800ad56:	b103      	cbz	r3, 800ad5a <_write_r+0x1e>
 800ad58:	6023      	str	r3, [r4, #0]
 800ad5a:	bd38      	pop	{r3, r4, r5, pc}
 800ad5c:	20000e80 	.word	0x20000e80

0800ad60 <_close_r>:
 800ad60:	b538      	push	{r3, r4, r5, lr}
 800ad62:	4d06      	ldr	r5, [pc, #24]	@ (800ad7c <_close_r+0x1c>)
 800ad64:	2300      	movs	r3, #0
 800ad66:	4604      	mov	r4, r0
 800ad68:	4608      	mov	r0, r1
 800ad6a:	602b      	str	r3, [r5, #0]
 800ad6c:	f7f6 ffd1 	bl	8001d12 <_close>
 800ad70:	1c43      	adds	r3, r0, #1
 800ad72:	d102      	bne.n	800ad7a <_close_r+0x1a>
 800ad74:	682b      	ldr	r3, [r5, #0]
 800ad76:	b103      	cbz	r3, 800ad7a <_close_r+0x1a>
 800ad78:	6023      	str	r3, [r4, #0]
 800ad7a:	bd38      	pop	{r3, r4, r5, pc}
 800ad7c:	20000e80 	.word	0x20000e80

0800ad80 <_fstat_r>:
 800ad80:	b538      	push	{r3, r4, r5, lr}
 800ad82:	4d07      	ldr	r5, [pc, #28]	@ (800ada0 <_fstat_r+0x20>)
 800ad84:	2300      	movs	r3, #0
 800ad86:	4604      	mov	r4, r0
 800ad88:	4608      	mov	r0, r1
 800ad8a:	4611      	mov	r1, r2
 800ad8c:	602b      	str	r3, [r5, #0]
 800ad8e:	f7f6 ffcc 	bl	8001d2a <_fstat>
 800ad92:	1c43      	adds	r3, r0, #1
 800ad94:	d102      	bne.n	800ad9c <_fstat_r+0x1c>
 800ad96:	682b      	ldr	r3, [r5, #0]
 800ad98:	b103      	cbz	r3, 800ad9c <_fstat_r+0x1c>
 800ad9a:	6023      	str	r3, [r4, #0]
 800ad9c:	bd38      	pop	{r3, r4, r5, pc}
 800ad9e:	bf00      	nop
 800ada0:	20000e80 	.word	0x20000e80

0800ada4 <_free_r>:
 800ada4:	b538      	push	{r3, r4, r5, lr}
 800ada6:	4605      	mov	r5, r0
 800ada8:	2900      	cmp	r1, #0
 800adaa:	d041      	beq.n	800ae30 <_free_r+0x8c>
 800adac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adb0:	1f0c      	subs	r4, r1, #4
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	bfb8      	it	lt
 800adb6:	18e4      	addlt	r4, r4, r3
 800adb8:	f7ff fdee 	bl	800a998 <__malloc_lock>
 800adbc:	4a1d      	ldr	r2, [pc, #116]	@ (800ae34 <_free_r+0x90>)
 800adbe:	6813      	ldr	r3, [r2, #0]
 800adc0:	b933      	cbnz	r3, 800add0 <_free_r+0x2c>
 800adc2:	6063      	str	r3, [r4, #4]
 800adc4:	6014      	str	r4, [r2, #0]
 800adc6:	4628      	mov	r0, r5
 800adc8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800adcc:	f7ff bdea 	b.w	800a9a4 <__malloc_unlock>
 800add0:	42a3      	cmp	r3, r4
 800add2:	d908      	bls.n	800ade6 <_free_r+0x42>
 800add4:	6820      	ldr	r0, [r4, #0]
 800add6:	1821      	adds	r1, r4, r0
 800add8:	428b      	cmp	r3, r1
 800adda:	bf01      	itttt	eq
 800addc:	6819      	ldreq	r1, [r3, #0]
 800adde:	685b      	ldreq	r3, [r3, #4]
 800ade0:	1809      	addeq	r1, r1, r0
 800ade2:	6021      	streq	r1, [r4, #0]
 800ade4:	e7ed      	b.n	800adc2 <_free_r+0x1e>
 800ade6:	461a      	mov	r2, r3
 800ade8:	685b      	ldr	r3, [r3, #4]
 800adea:	b10b      	cbz	r3, 800adf0 <_free_r+0x4c>
 800adec:	42a3      	cmp	r3, r4
 800adee:	d9fa      	bls.n	800ade6 <_free_r+0x42>
 800adf0:	6811      	ldr	r1, [r2, #0]
 800adf2:	1850      	adds	r0, r2, r1
 800adf4:	42a0      	cmp	r0, r4
 800adf6:	d10b      	bne.n	800ae10 <_free_r+0x6c>
 800adf8:	6820      	ldr	r0, [r4, #0]
 800adfa:	4401      	add	r1, r0
 800adfc:	1850      	adds	r0, r2, r1
 800adfe:	4283      	cmp	r3, r0
 800ae00:	6011      	str	r1, [r2, #0]
 800ae02:	d1e0      	bne.n	800adc6 <_free_r+0x22>
 800ae04:	6818      	ldr	r0, [r3, #0]
 800ae06:	685b      	ldr	r3, [r3, #4]
 800ae08:	6053      	str	r3, [r2, #4]
 800ae0a:	4408      	add	r0, r1
 800ae0c:	6010      	str	r0, [r2, #0]
 800ae0e:	e7da      	b.n	800adc6 <_free_r+0x22>
 800ae10:	d902      	bls.n	800ae18 <_free_r+0x74>
 800ae12:	230c      	movs	r3, #12
 800ae14:	602b      	str	r3, [r5, #0]
 800ae16:	e7d6      	b.n	800adc6 <_free_r+0x22>
 800ae18:	6820      	ldr	r0, [r4, #0]
 800ae1a:	1821      	adds	r1, r4, r0
 800ae1c:	428b      	cmp	r3, r1
 800ae1e:	bf04      	itt	eq
 800ae20:	6819      	ldreq	r1, [r3, #0]
 800ae22:	685b      	ldreq	r3, [r3, #4]
 800ae24:	6063      	str	r3, [r4, #4]
 800ae26:	bf04      	itt	eq
 800ae28:	1809      	addeq	r1, r1, r0
 800ae2a:	6021      	streq	r1, [r4, #0]
 800ae2c:	6054      	str	r4, [r2, #4]
 800ae2e:	e7ca      	b.n	800adc6 <_free_r+0x22>
 800ae30:	bd38      	pop	{r3, r4, r5, pc}
 800ae32:	bf00      	nop
 800ae34:	20000e7c 	.word	0x20000e7c

0800ae38 <_malloc_usable_size_r>:
 800ae38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ae3c:	1f18      	subs	r0, r3, #4
 800ae3e:	2b00      	cmp	r3, #0
 800ae40:	bfbc      	itt	lt
 800ae42:	580b      	ldrlt	r3, [r1, r0]
 800ae44:	18c0      	addlt	r0, r0, r3
 800ae46:	4770      	bx	lr

0800ae48 <_init>:
 800ae48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae4a:	bf00      	nop
 800ae4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae4e:	bc08      	pop	{r3}
 800ae50:	469e      	mov	lr, r3
 800ae52:	4770      	bx	lr

0800ae54 <_fini>:
 800ae54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae56:	bf00      	nop
 800ae58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae5a:	bc08      	pop	{r3}
 800ae5c:	469e      	mov	lr, r3
 800ae5e:	4770      	bx	lr
