// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s (
        ap_ready,
        layer13_out_0_val,
        layer13_out_5_val,
        layer13_out_9_val,
        layer13_out_11_val,
        layer13_out_12_val,
        layer13_out_14_val,
        layer13_out_15_val,
        layer13_out_16_val,
        layer13_out_19_val,
        layer13_out_27_val,
        layer13_out_28_val,
        layer13_out_31_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_rst
);


output   ap_ready;
input  [10:0] layer13_out_0_val;
input  [10:0] layer13_out_5_val;
input  [10:0] layer13_out_9_val;
input  [10:0] layer13_out_11_val;
input  [10:0] layer13_out_12_val;
input  [10:0] layer13_out_14_val;
input  [10:0] layer13_out_15_val;
input  [10:0] layer13_out_16_val;
input  [10:0] layer13_out_19_val;
input  [10:0] layer13_out_27_val;
input  [10:0] layer13_out_28_val;
input  [10:0] layer13_out_31_val;
output  [8:0] ap_return_0;
output  [8:0] ap_return_1;
output  [8:0] ap_return_2;
output  [8:0] ap_return_3;
output  [8:0] ap_return_4;
output  [8:0] ap_return_5;
output  [8:0] ap_return_6;
output  [8:0] ap_return_7;
output  [8:0] ap_return_8;
output  [8:0] ap_return_9;
output  [8:0] ap_return_10;
output  [8:0] ap_return_11;
input   ap_rst;

wire   [0:0] icmp_ln45_fu_112_p2;
wire   [8:0] trunc_ln46_fu_118_p1;
wire   [0:0] icmp_ln45_41_fu_130_p2;
wire   [8:0] trunc_ln46_41_fu_136_p1;
wire   [0:0] icmp_ln45_42_fu_148_p2;
wire   [8:0] trunc_ln46_42_fu_154_p1;
wire   [0:0] icmp_ln45_43_fu_166_p2;
wire   [8:0] trunc_ln46_43_fu_172_p1;
wire   [0:0] icmp_ln45_44_fu_184_p2;
wire   [8:0] trunc_ln46_44_fu_190_p1;
wire   [0:0] icmp_ln45_45_fu_202_p2;
wire   [8:0] trunc_ln46_45_fu_208_p1;
wire   [0:0] icmp_ln45_46_fu_220_p2;
wire   [8:0] trunc_ln46_46_fu_226_p1;
wire   [0:0] icmp_ln45_47_fu_238_p2;
wire   [8:0] trunc_ln46_47_fu_244_p1;
wire   [0:0] icmp_ln45_48_fu_256_p2;
wire   [8:0] trunc_ln46_48_fu_262_p1;
wire   [0:0] icmp_ln45_49_fu_274_p2;
wire   [8:0] trunc_ln46_49_fu_280_p1;
wire   [0:0] icmp_ln45_50_fu_292_p2;
wire   [8:0] trunc_ln46_50_fu_298_p1;
wire   [0:0] icmp_ln45_51_fu_310_p2;
wire   [8:0] trunc_ln46_51_fu_316_p1;
wire   [8:0] select_ln45_fu_122_p3;
wire   [8:0] select_ln45_41_fu_140_p3;
wire   [8:0] select_ln45_42_fu_158_p3;
wire   [8:0] select_ln45_43_fu_176_p3;
wire   [8:0] select_ln45_44_fu_194_p3;
wire   [8:0] select_ln45_45_fu_212_p3;
wire   [8:0] select_ln45_46_fu_230_p3;
wire   [8:0] select_ln45_47_fu_248_p3;
wire   [8:0] select_ln45_48_fu_266_p3;
wire   [8:0] select_ln45_49_fu_284_p3;
wire   [8:0] select_ln45_50_fu_302_p3;
wire   [8:0] select_ln45_51_fu_320_p3;

assign ap_ready = 1'b1;

assign select_ln45_41_fu_140_p3 = ((icmp_ln45_41_fu_130_p2[0:0] == 1'b1) ? trunc_ln46_41_fu_136_p1 : 9'd0);

assign select_ln45_42_fu_158_p3 = ((icmp_ln45_42_fu_148_p2[0:0] == 1'b1) ? trunc_ln46_42_fu_154_p1 : 9'd0);

assign select_ln45_43_fu_176_p3 = ((icmp_ln45_43_fu_166_p2[0:0] == 1'b1) ? trunc_ln46_43_fu_172_p1 : 9'd0);

assign select_ln45_44_fu_194_p3 = ((icmp_ln45_44_fu_184_p2[0:0] == 1'b1) ? trunc_ln46_44_fu_190_p1 : 9'd0);

assign select_ln45_45_fu_212_p3 = ((icmp_ln45_45_fu_202_p2[0:0] == 1'b1) ? trunc_ln46_45_fu_208_p1 : 9'd0);

assign select_ln45_46_fu_230_p3 = ((icmp_ln45_46_fu_220_p2[0:0] == 1'b1) ? trunc_ln46_46_fu_226_p1 : 9'd0);

assign select_ln45_47_fu_248_p3 = ((icmp_ln45_47_fu_238_p2[0:0] == 1'b1) ? trunc_ln46_47_fu_244_p1 : 9'd0);

assign select_ln45_48_fu_266_p3 = ((icmp_ln45_48_fu_256_p2[0:0] == 1'b1) ? trunc_ln46_48_fu_262_p1 : 9'd0);

assign select_ln45_49_fu_284_p3 = ((icmp_ln45_49_fu_274_p2[0:0] == 1'b1) ? trunc_ln46_49_fu_280_p1 : 9'd0);

assign select_ln45_50_fu_302_p3 = ((icmp_ln45_50_fu_292_p2[0:0] == 1'b1) ? trunc_ln46_50_fu_298_p1 : 9'd0);

assign select_ln45_51_fu_320_p3 = ((icmp_ln45_51_fu_310_p2[0:0] == 1'b1) ? trunc_ln46_51_fu_316_p1 : 9'd0);

assign select_ln45_fu_122_p3 = ((icmp_ln45_fu_112_p2[0:0] == 1'b1) ? trunc_ln46_fu_118_p1 : 9'd0);

assign trunc_ln46_41_fu_136_p1 = layer13_out_5_val[8:0];

assign trunc_ln46_42_fu_154_p1 = layer13_out_9_val[8:0];

assign trunc_ln46_43_fu_172_p1 = layer13_out_11_val[8:0];

assign trunc_ln46_44_fu_190_p1 = layer13_out_12_val[8:0];

assign trunc_ln46_45_fu_208_p1 = layer13_out_14_val[8:0];

assign trunc_ln46_46_fu_226_p1 = layer13_out_15_val[8:0];

assign trunc_ln46_47_fu_244_p1 = layer13_out_16_val[8:0];

assign trunc_ln46_48_fu_262_p1 = layer13_out_19_val[8:0];

assign trunc_ln46_49_fu_280_p1 = layer13_out_27_val[8:0];

assign trunc_ln46_50_fu_298_p1 = layer13_out_28_val[8:0];

assign trunc_ln46_51_fu_316_p1 = layer13_out_31_val[8:0];

assign trunc_ln46_fu_118_p1 = layer13_out_0_val[8:0];

assign ap_return_0 = select_ln45_fu_122_p3;

assign ap_return_1 = select_ln45_41_fu_140_p3;

assign ap_return_10 = select_ln45_50_fu_302_p3;

assign ap_return_11 = select_ln45_51_fu_320_p3;

assign ap_return_2 = select_ln45_42_fu_158_p3;

assign ap_return_3 = select_ln45_43_fu_176_p3;

assign ap_return_4 = select_ln45_44_fu_194_p3;

assign ap_return_5 = select_ln45_45_fu_212_p3;

assign ap_return_6 = select_ln45_46_fu_230_p3;

assign ap_return_7 = select_ln45_47_fu_248_p3;

assign ap_return_8 = select_ln45_48_fu_266_p3;

assign ap_return_9 = select_ln45_49_fu_284_p3;

assign icmp_ln45_41_fu_130_p2 = (($signed(layer13_out_5_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_42_fu_148_p2 = (($signed(layer13_out_9_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_43_fu_166_p2 = (($signed(layer13_out_11_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_44_fu_184_p2 = (($signed(layer13_out_12_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_45_fu_202_p2 = (($signed(layer13_out_14_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_46_fu_220_p2 = (($signed(layer13_out_15_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_47_fu_238_p2 = (($signed(layer13_out_16_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_48_fu_256_p2 = (($signed(layer13_out_19_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_49_fu_274_p2 = (($signed(layer13_out_27_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_50_fu_292_p2 = (($signed(layer13_out_28_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_51_fu_310_p2 = (($signed(layer13_out_31_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_112_p2 = (($signed(layer13_out_0_val) > $signed(11'd0)) ? 1'b1 : 1'b0);

endmodule //myproject_relu_ap_fixed_11_9_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config16_s
