{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1548093767052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1548093767068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 21 21:02:46 2019 " "Processing started: Mon Jan 21 21:02:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1548093767068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093767068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simulat -c simulat " "Command: quartus_map --read_settings_files=on --write_settings_files=off simulat -c simulat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093767068 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1548093768423 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1548093768423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1548093789315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789315 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clk_gen " "Elaborating entity \"clk_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1548093789380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "check clk_gen.v(15) " "Verilog HDL or VHDL warning at clk_gen.v(15): object \"check\" assigned a value but never read" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1548093789382 "|clk_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fin clk_gen.v(23) " "Verilog HDL Always Construct warning at clk_gen.v(23): inferring latch(es) for variable \"fin\", which holds its previous value in one or more paths through the always construct" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1548093789384 "|clk_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal clk_gen.v(23) " "Verilog HDL Always Construct warning at clk_gen.v(23): inferring latch(es) for variable \"signal\", which holds its previous value in one or more paths through the always construct" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1548093789385 "|clk_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n clk_gen.v(23) " "Verilog HDL Always Construct warning at clk_gen.v(23): inferring latch(es) for variable \"n\", which holds its previous value in one or more paths through the always construct" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1548093789385 "|clk_gen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "m clk_gen.v(23) " "Verilog HDL Always Construct warning at clk_gen.v(23): inferring latch(es) for variable \"m\", which holds its previous value in one or more paths through the always construct" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1548093789385 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[0\] clk_gen.v(26) " "Inferred latch for \"m\[0\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789389 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[1\] clk_gen.v(26) " "Inferred latch for \"m\[1\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789390 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[2\] clk_gen.v(26) " "Inferred latch for \"m\[2\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789390 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[3\] clk_gen.v(26) " "Inferred latch for \"m\[3\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789390 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[4\] clk_gen.v(26) " "Inferred latch for \"m\[4\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789390 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[5\] clk_gen.v(26) " "Inferred latch for \"m\[5\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789390 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[6\] clk_gen.v(26) " "Inferred latch for \"m\[6\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789391 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[7\] clk_gen.v(26) " "Inferred latch for \"m\[7\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789391 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[8\] clk_gen.v(26) " "Inferred latch for \"m\[8\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789391 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[9\] clk_gen.v(26) " "Inferred latch for \"m\[9\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789391 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[10\] clk_gen.v(26) " "Inferred latch for \"m\[10\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789392 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[11\] clk_gen.v(26) " "Inferred latch for \"m\[11\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789392 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[12\] clk_gen.v(26) " "Inferred latch for \"m\[12\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789392 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[13\] clk_gen.v(26) " "Inferred latch for \"m\[13\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789392 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[14\] clk_gen.v(26) " "Inferred latch for \"m\[14\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789392 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[15\] clk_gen.v(26) " "Inferred latch for \"m\[15\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789392 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[16\] clk_gen.v(26) " "Inferred latch for \"m\[16\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789393 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[17\] clk_gen.v(26) " "Inferred latch for \"m\[17\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789393 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[18\] clk_gen.v(26) " "Inferred latch for \"m\[18\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789393 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[19\] clk_gen.v(26) " "Inferred latch for \"m\[19\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789393 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[20\] clk_gen.v(26) " "Inferred latch for \"m\[20\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789394 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[21\] clk_gen.v(26) " "Inferred latch for \"m\[21\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789395 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[22\] clk_gen.v(26) " "Inferred latch for \"m\[22\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789395 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[23\] clk_gen.v(26) " "Inferred latch for \"m\[23\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789395 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[24\] clk_gen.v(26) " "Inferred latch for \"m\[24\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789395 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[25\] clk_gen.v(26) " "Inferred latch for \"m\[25\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789395 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[26\] clk_gen.v(26) " "Inferred latch for \"m\[26\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789395 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[27\] clk_gen.v(26) " "Inferred latch for \"m\[27\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789396 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[28\] clk_gen.v(26) " "Inferred latch for \"m\[28\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789396 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[29\] clk_gen.v(26) " "Inferred latch for \"m\[29\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789396 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[30\] clk_gen.v(26) " "Inferred latch for \"m\[30\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789396 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m\[31\] clk_gen.v(26) " "Inferred latch for \"m\[31\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789396 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[0\] clk_gen.v(26) " "Inferred latch for \"n\[0\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789396 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[1\] clk_gen.v(26) " "Inferred latch for \"n\[1\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789397 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[2\] clk_gen.v(26) " "Inferred latch for \"n\[2\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789397 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[3\] clk_gen.v(26) " "Inferred latch for \"n\[3\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789397 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[4\] clk_gen.v(26) " "Inferred latch for \"n\[4\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789397 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[5\] clk_gen.v(26) " "Inferred latch for \"n\[5\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789397 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[6\] clk_gen.v(26) " "Inferred latch for \"n\[6\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789398 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[7\] clk_gen.v(26) " "Inferred latch for \"n\[7\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789398 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[8\] clk_gen.v(26) " "Inferred latch for \"n\[8\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789398 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[9\] clk_gen.v(26) " "Inferred latch for \"n\[9\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789398 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[10\] clk_gen.v(26) " "Inferred latch for \"n\[10\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789398 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[11\] clk_gen.v(26) " "Inferred latch for \"n\[11\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789398 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[12\] clk_gen.v(26) " "Inferred latch for \"n\[12\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789399 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[13\] clk_gen.v(26) " "Inferred latch for \"n\[13\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789399 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[14\] clk_gen.v(26) " "Inferred latch for \"n\[14\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789399 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[15\] clk_gen.v(26) " "Inferred latch for \"n\[15\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789399 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[16\] clk_gen.v(26) " "Inferred latch for \"n\[16\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789399 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[17\] clk_gen.v(26) " "Inferred latch for \"n\[17\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789400 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[18\] clk_gen.v(26) " "Inferred latch for \"n\[18\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789400 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[19\] clk_gen.v(26) " "Inferred latch for \"n\[19\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789400 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[20\] clk_gen.v(26) " "Inferred latch for \"n\[20\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789400 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[21\] clk_gen.v(26) " "Inferred latch for \"n\[21\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789400 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[22\] clk_gen.v(26) " "Inferred latch for \"n\[22\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789400 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[23\] clk_gen.v(26) " "Inferred latch for \"n\[23\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789401 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[24\] clk_gen.v(26) " "Inferred latch for \"n\[24\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789401 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[25\] clk_gen.v(26) " "Inferred latch for \"n\[25\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789401 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[26\] clk_gen.v(26) " "Inferred latch for \"n\[26\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789401 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[27\] clk_gen.v(26) " "Inferred latch for \"n\[27\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789401 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[28\] clk_gen.v(26) " "Inferred latch for \"n\[28\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789401 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[29\] clk_gen.v(26) " "Inferred latch for \"n\[29\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789402 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[30\] clk_gen.v(26) " "Inferred latch for \"n\[30\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789402 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n\[31\] clk_gen.v(26) " "Inferred latch for \"n\[31\]\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789402 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal clk_gen.v(26) " "Inferred latch for \"signal\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789402 "|clk_gen"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fin clk_gen.v(26) " "Inferred latch for \"fin\" at clk_gen.v(26)" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093789402 "|clk_gen"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "signal " "Latch signal has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790413 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[0\] " "Latch n\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790413 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[1\] " "Latch n\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790413 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[2\] " "Latch n\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790413 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790413 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[3\] " "Latch n\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790414 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[4\] " "Latch n\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790414 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[5\] " "Latch n\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790414 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[6\] " "Latch n\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790414 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[7\] " "Latch n\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790414 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790414 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[8\] " "Latch n\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790415 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[9\] " "Latch n\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790415 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[10\] " "Latch n\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790415 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[11\] " "Latch n\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790415 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[12\] " "Latch n\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790415 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[13\] " "Latch n\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790415 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[14\] " "Latch n\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790416 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[15\] " "Latch n\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790416 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[16\] " "Latch n\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790416 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[17\] " "Latch n\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790416 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[18\] " "Latch n\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790416 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790416 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[19\] " "Latch n\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790417 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[20\] " "Latch n\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790417 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[21\] " "Latch n\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790417 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[22\] " "Latch n\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790417 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[23\] " "Latch n\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790417 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[24\] " "Latch n\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790417 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790417 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[25\] " "Latch n\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790418 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[26\] " "Latch n\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790418 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[27\] " "Latch n\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790418 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[28\] " "Latch n\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790418 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[29\] " "Latch n\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790418 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[30\] " "Latch n\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790418 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790418 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n\[31\] " "Latch n\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA fin " "Ports D and ENA on the latch are fed by the same signal fin" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1548093790419 ""}  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1548093790419 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1548093790712 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1548093791463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1548093791463 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "clk_gen.v" "" { Text "D:/GitHub/3d_printer/hps+fpga_marlin/quartus/simulat/clk_gen.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1548093791541 "|clk_gen|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1548093791541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1548093791546 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1548093791546 ""} { "Info" "ICUT_CUT_TM_LCELLS" "244 " "Implemented 244 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1548093791546 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1548093791546 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1548093791581 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 21 21:03:11 2019 " "Processing ended: Mon Jan 21 21:03:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1548093791581 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1548093791581 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1548093791581 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1548093791581 ""}
