EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# +3V3
#
DEF +3V3 #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 50 H I C CNN
F1 "+3V3" 0 140 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
ALIAS +3.3V
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X +3V3 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# 1BitSquared
#
DEF 1BitSquared LOGO 0 40 Y Y 1 F N
F0 "LOGO" 200 25 60 V I C CNN
F1 "1BitSquared" 0 -175 40 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -25 25 -125 125 0 1 0 N
P 3 0 1 0  -125 25  -100 0  0 0 N
P 3 0 1 0  -100 -100  -75 -125  125 -125 N
P 4 0 1 0  -25 125  0 100  0 0  -25 25 N
P 4 0 1 0  100 100  125 75  125 -125  100 -100 N
P 7 0 1 0  25 100  100 100  100 -100  -100 -100  -100 -25  25 -25  25 100 N
ENDDRAW
ENDDEF
#
# CONN_01X01
#
DEF CONN_01X01 P 0 40 Y N 1 F N
F0 "P" 0 100 50 H V C CNN
F1 "CONN_01X01" 100 0 50 V V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Pin_Header_Straight_1X01
 Pin_Header_Angled_1X01
 Socket_Strip_Straight_1X01
 Socket_Strip_Angled_1X01
$ENDFPLIST
DRAW
S -50 5 10 -5 0 1 0 N
S -50 50 50 -50 0 1 0 N
X P1 1 -200 0 150 R 50 50 1 1 P
ENDDRAW
ENDDEF
#
# GND
#
DEF GND #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GND" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0  0 0  0 -50  50 -50  0 -100  -50 -50  0 -50 N
X GND 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# JTAG-10
#
DEF JTAG-10 X 0 40 Y Y 1 F N
F0 "X" 0 300 60 H V C CNN
F1 "JTAG-10" 0 -300 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -300 250 300 -250 0 1 0 N
X VCC 1 -400 200 100 R 50 50 1 1 W
X TMS 2 400 200 100 L 50 50 1 1 O
X GND 3 -400 100 100 R 50 50 1 1 W
X TCK 4 400 100 100 L 50 50 1 1 O
X GND 5 -400 0 100 R 50 50 1 1 W
X TDO 6 400 0 100 L 50 50 1 1 I
X KEY 7 -400 -100 100 R 50 50 1 1 P
X TDI 8 400 -100 100 L 50 50 1 1 O
X GND 9 -400 -200 100 R 50 50 1 1 W
X tRST 10 400 -200 100 L 50 50 1 1 O
ENDDRAW
ENDDEF
#
# Jumper
#
DEF Jumper J 0 40 Y Y 1 F N
F0 "J" 100 -100 60 H V C CNN
F1 "Jumper" 0 150 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -50 30 -10 -30 0 1 0 N
S 10 30 50 -30 0 1 0 N
X ~ 1 -100 0 50 R 50 50 1 1 P
X ~ 2 100 0 50 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# PWR_FLAG
#
DEF PWR_FLAG #FLG 0 0 N N 1 F P
F0 "#FLG" 0 95 50 H I C CNN
F1 "PWR_FLAG" 0 180 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
X pwr 1 0 0 0 U 50 50 0 0 w
P 6 0 1 0  0 0  0 50  -75 100  0 150  75 100  0 50 N
ENDDRAW
ENDDEF
#
# STM32F415RGTx
#
DEF STM32F415RGTx U 0 50 Y Y 1 F N
F0 "U" 0 100 50 H V C CNN
F1 "STM32F415RGTx" 0 -100 50 H V C CNN
F2 "LQFP64" 0 -200 50 H V C CIN
F3 "" 0 0 50 H V C CNN
DRAW
S -5200 2300 5200 -2300 1 1 10 N
X VBAT 1 5500 -1400 300 L 50 50 1 1 W
X PC13-ANTI_TAMP/RTC_AF1 2 -5500 -800 300 R 50 50 1 1 B
X PC14-OSC32_IN/RCC_OSC32_IN 3 -5500 -900 300 R 50 50 1 1 B
X PC15-OSC32_OUT/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/RCC_OSC32_OUT 4 -5500 -1000 300 R 50 50 1 1 B
X PH0-OSC_IN/RCC_OSC_IN 5 -5500 -1200 300 R 50 50 1 1 B
X PH1-OSC_OUT/RCC_OSC_OUT 6 -5500 -1300 300 R 50 50 1 1 B
X NRST 7 5500 -1300 300 L 50 50 1 1 I
X PC0/ADC1_IN10/ADC2_IN10/ADC3_IN10/USB_OTG_HS_ULPI_STP 8 -5500 500 300 R 50 50 1 1 B
X PC1/ADC1_IN11/ADC2_IN11/ADC3_IN11 9 -5500 400 300 R 50 50 1 1 B
X PC2/ADC1_IN12/ADC2_IN12/ADC3_IN12/I2S2_ext_SD/SPI2_MISO/USB_OTG_HS_ULPI_DIR 10 -5500 300 300 R 50 50 1 1 B
X PA4/ADC1_IN4/ADC2_IN4/DAC_OUT1/I2S3_WS/SPI1_NSS/SPI3_NSS/USART2_CK/USB_OTG_HS_SOF 20 -5500 1800 300 R 50 50 1 1 B
X PB11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/I2C2_SDA/TIM2_CH4/USART3_RX/USB_OTG_HS_ULPI_D4 30 5500 1100 300 L 50 50 1 1 B
X PC9/DAC_EXTI9/I2C3_SDA/I2S_CKIN/RCC_MCO_2/SDIO_D1/TIM3_CH4/TIM8_CH4 40 -5500 -400 300 R 50 50 1 1 B
X PA15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2S3_WS/SPI1_NSS/SPI3_NSS/SYS_JTDI/TIM2_CH1/TIM2_ETR 50 -5500 700 300 R 50 50 1 1 B
X BOOT0 60 5500 -1200 300 L 50 50 1 1 I
X PC3/ADC1_IN13/ADC2_IN13/ADC3_IN13/I2S2_SD/SPI2_MOSI/USB_OTG_HS_ULPI_NXT 11 -5500 200 300 R 50 50 1 1 B
X PA5/ADC1_IN5/ADC2_IN5/DAC_OUT2/SPI1_SCK/TIM2_CH1/TIM2_ETR/TIM8_CH1N/USB_OTG_HS_ULPI_CK 21 -5500 1700 300 R 50 50 1 1 B
X VCAP_1 31 5500 -1500 300 L 50 50 1 1 W
X PA8/I2C3_SCL/RCC_MCO_1/TIM1_CH1/USART1_CK/USB_OTG_FS_SOF 41 -5500 1400 300 R 50 50 1 1 B
X PC10/I2S3_CK/SDIO_D2/SPI3_SCK/UART4_TX/USART3_TX 51 -5500 -500 300 R 50 50 1 1 B
X PB8/CAN1_RX/I2C1_SCL/SDIO_D4/TIM10_CH1/TIM4_CH3 61 5500 1400 300 L 50 50 1 1 B
X VSSA 12 5500 -2000 300 L 50 50 1 1 W
X PA6/ADC1_IN6/ADC2_IN6/SPI1_MISO/TIM13_CH1/TIM1_BKIN/TIM3_CH1/TIM8_BKIN 22 -5500 1600 300 R 50 50 1 1 B
X VDD 32 -5500 -1900 300 R 50 50 1 1 W
X PA9/DAC_EXTI9/I2C3_SMBA/TIM1_CH2/USART1_TX/USB_OTG_FS_VBUS 42 -5500 1300 300 R 50 50 1 1 B
X PC11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/I2S3_ext_SD/SDIO_D3/SPI3_MISO/UART4_RX/USART3_RX 52 -5500 -600 300 R 50 50 1 1 B
X PB9/CAN1_TX/DAC_EXTI9/I2C1_SDA/I2S2_WS/SDIO_D5/SPI2_NSS/TIM11_CH1/TIM4_CH4 62 5500 1300 300 L 50 50 1 1 B
X VDDA 13 -5500 -2200 300 R 50 50 1 1 W
X PA7/ADC1_IN7/ADC2_IN7/SPI1_MOSI/TIM14_CH1/TIM1_CH1N/TIM3_CH2/TIM8_CH1N 23 -5500 1500 300 R 50 50 1 1 B
X PB12/CAN2_RX/I2C2_SMBA/I2S2_WS/SPI2_NSS/TIM1_BKIN/USART3_CK/USB_OTG_HS_ID/USB_OTG_HS_ULPI_D5 33 5500 1000 300 L 50 50 1 1 B
X PA10/TIM1_CH3/USART1_RX/USB_OTG_FS_ID 43 -5500 1200 300 R 50 50 1 1 B
X PC12/I2S3_SD/SDIO_CK/SPI3_MOSI/UART5_TX/USART3_CK 53 -5500 -700 300 R 50 50 1 1 B
X VSS 63 5500 -1900 300 L 50 50 1 1 W
X PA0-WKUP/ADC1_IN0/ADC2_IN0/ADC3_IN0/SYS_WKUP/TIM2_CH1/TIM2_ETR/TIM5_CH1/TIM8_ETR/UART4_TX/USART2_CTS 14 -5500 2200 300 R 50 50 1 1 B
X PC4/ADC1_IN14/ADC2_IN14 24 -5500 100 300 R 50 50 1 1 B
X PB13/CAN2_TX/I2S2_CK/SPI2_SCK/TIM1_CH1N/USART3_CTS/USB_OTG_HS_ULPI_D6/USB_OTG_HS_VBUS 34 5500 900 300 L 50 50 1 1 B
X PA11/ADC1_EXTI11/ADC2_EXTI11/ADC3_EXTI11/CAN1_RX/TIM1_CH4/USART1_CTS/USB_OTG_FS_DM 44 -5500 1100 300 R 50 50 1 1 B
X PD2/SDIO_CMD/TIM3_ETR/UART5_RX 54 5500 500 300 L 50 50 1 1 B
X VDD 64 -5500 -2100 300 R 50 50 1 1 W
X PA1/ADC1_IN1/ADC2_IN1/ADC3_IN1/TIM2_CH2/TIM5_CH2/UART4_RX/USART2_RTS 15 -5500 2100 300 R 50 50 1 1 B
X PC5/ADC1_IN15/ADC2_IN15 25 -5500 0 300 R 50 50 1 1 B
X PB14/I2S2_ext_SD/SPI2_MISO/TIM12_CH1/TIM1_CH2N/TIM8_CH2N/USART3_RTS/USB_OTG_HS_DM 35 5500 800 300 L 50 50 1 1 B
X PA12/CAN1_TX/TIM1_ETR/USART1_RTS/USB_OTG_FS_DP 45 -5500 1000 300 R 50 50 1 1 B
X PB3/I2S3_CK/SPI1_SCK/SPI3_SCK/SYS_JTDO-SWO/TIM2_CH2 55 5500 1900 300 L 50 50 1 1 B
X PA2/ADC1_IN2/ADC2_IN2/ADC3_IN2/TIM2_CH3/TIM5_CH3/TIM9_CH1/USART2_TX 16 -5500 2000 300 R 50 50 1 1 B
X PB0/ADC1_IN8/ADC2_IN8/TIM1_CH2N/TIM3_CH3/TIM8_CH2N/USB_OTG_HS_ULPI_D1 26 5500 2200 300 L 50 50 1 1 B
X PB15/ADC1_EXTI15/ADC2_EXTI15/ADC3_EXTI15/I2S2_SD/RTC_REFIN/SPI2_MOSI/TIM12_CH2/TIM1_CH3N/TIM8_CH3N/USB_OTG_HS_DP 36 5500 700 300 L 50 50 1 1 B
X PA13/SYS_JTMS-SWDIO 46 -5500 900 300 R 50 50 1 1 B
X PB4/I2S3_ext_SD/SPI1_MISO/SPI3_MISO/SYS_JTRST/TIM3_CH1 56 5500 1800 300 L 50 50 1 1 B
X PA3/ADC1_IN3/ADC2_IN3/ADC3_IN3/TIM2_CH4/TIM5_CH4/TIM9_CH2/USART2_RX/USB_OTG_HS_ULPI_D0 17 -5500 1900 300 R 50 50 1 1 B
X PB1/ADC1_IN9/ADC2_IN9/TIM1_CH3N/TIM3_CH4/TIM8_CH3N/USB_OTG_HS_ULPI_D2 27 5500 2100 300 L 50 50 1 1 B
X PC6/I2S2_MCK/SDIO_D6/TIM3_CH1/TIM8_CH1/USART6_TX 37 -5500 -100 300 R 50 50 1 1 B
X VCAP_2 47 5500 -1600 300 L 50 50 1 1 W
X PB5/CAN2_RX/I2C1_SMBA/I2S3_SD/SPI1_MOSI/SPI3_MOSI/TIM3_CH2/USB_OTG_HS_ULPI_D7 57 5500 1700 300 L 50 50 1 1 B
X VSS 18 5500 -1800 300 L 50 50 1 1 W
X PB2 28 5500 2000 300 L 50 50 1 1 B
X PC7/I2S3_MCK/SDIO_D7/TIM3_CH2/TIM8_CH2/USART6_RX 38 -5500 -200 300 R 50 50 1 1 B
X VDD 48 -5500 -2000 300 R 50 50 1 1 W
X PB6/CAN2_TX/I2C1_SCL/TIM4_CH1/USART1_TX 58 5500 1600 300 L 50 50 1 1 B
X VDD 19 -5500 -1800 300 R 50 50 1 1 W
X PB10/I2C2_SCL/I2S2_CK/SPI2_SCK/TIM2_CH3/USART3_TX/USB_OTG_HS_ULPI_D3 29 5500 1200 300 L 50 50 1 1 B
X PC8/SDIO_D0/TIM3_CH3/TIM8_CH3/USART6_CK 39 -5500 -300 300 R 50 50 1 1 B
X PA14/SYS_JTCK-SWCLK 49 -5500 800 300 R 50 50 1 1 B
X PB7/I2C1_SDA/TIM4_CH2/USART1_RX 59 5500 1500 300 L 50 50 1 1 B
ENDDRAW
ENDDEF
#
# TACT_G
#
DEF TACT_G SW 0 40 N N 1 F N
F0 "SW" 150 -75 60 H V L CNN
F1 "TACT_G" 150 75 60 H V L CNN
F2 "" 0 -25 60 H V C CNN
F3 "" 0 -25 60 H V C CNN
DRAW
C 0 0 150 0 1 10 N
P 2 0 1 10  -75 200  75 200 N
P 2 0 1 10  -50 -75  50 -75 N
P 2 0 1 10  -35 -55  35 -55 N
P 2 0 1 10  -20 -35  20 -35 N
P 2 0 1 10  0 -100  0 -75 N
P 2 0 1 10  0 25  0 50 N
P 2 0 1 10  0 75  0 125 N
P 2 0 1 10  0 150  0 200 N
P 2 0 1 10  100 0  75 0 N
P 3 0 1 10  -100 0  -75 0  75 50 N
X ~ 1 -200 0 100 R 50 50 1 1 P
X ~ 2 200 0 100 L 50 50 1 1 P
X case GND 0 -200 100 U 50 50 1 1 P
ENDDRAW
ENDDEF
#
# pkl_C
#
DEF pkl_C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "pkl_C" 25 -100 50 H V L CNN
F2 "" 38 -150 30 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20  -80 -30  80 -30 N
P 2 0 1 20  -80 30  80 30 N
X ~ 1 0 100 60 D 40 40 1 1 P
X ~ 2 0 -100 60 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# pkl_C_Small
#
DEF pkl_C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "pkl_C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 13  -60 -20  60 -20 N
P 2 0 1 12  -60 20  60 20 N
X ~ 1 0 100 75 D 40 40 1 1 P
X ~ 2 0 -100 80 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# pkl_Diode_Small
#
DEF pkl_Diode_Small D 0 10 N N 1 F N
F0 "D" -50 100 50 H V L CNN
F1 "pkl_Diode_Small" -150 -80 50 H V L CNN
F2 "" 0 0 60 V V C CNN
F3 "" 0 0 60 V V C CNN
$FPLIST
 CP*
 SM*
$ENDFPLIST
DRAW
P 2 0 1 0  30 -40  30 40 N
P 4 0 1 0  -30 -40  30 0  -30 40  -30 -40 F
X A A -100 0 70 R 40 40 1 1 P
X C C 100 0 70 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# pkl_L_Small
#
DEF pkl_L_Small L 0 0 N N 1 F N
F0 "L" 60 50 50 H V L CNN
F1 "pkl_L_Small" 60 -50 50 H V L CNN
F2 "" 0 0 60 V V C CNN
F3 "" 0 0 60 V V C CNN
$FPLIST
 L?
 L_????_*
 L_????
 SMD*_l
 Inductor*
$ENDFPLIST
DRAW
A 0 -60 20 -899 899 0 1 0 N 0 -80 0 -40
A 0 -20 20 -899 899 0 1 0 N 0 -40 0 0
A 0 20 20 -899 899 0 1 0 N 0 0 0 40
A 0 60 20 -899 899 0 1 0 N 0 40 0 80
X 1 1 0 -100 20 U 30 30 1 1 I
X 2 2 0 100 20 D 30 30 1 1 I
ENDDRAW
ENDDEF
#
# pkl_Led_Small
#
DEF pkl_Led_Small D 0 10 N N 1 F N
F0 "D" -50 100 50 H V L CNN
F1 "pkl_Led_Small" -150 -80 50 H V L CNN
F2 "" 0 0 60 V V C CNN
F3 "" 0 0 60 V V C CNN
$FPLIST
 CP*
 SM*
$ENDFPLIST
DRAW
P 2 0 1 0  30 -40  30 40 N
P 4 0 1 0  -30 -40  30 0  -30 40  -30 -40 F
P 5 0 1 0  -20 50  0 70  -10 70  0 70  0 60 N
P 5 0 1 0  0 30  20 50  10 50  20 50  20 40 N
X A A -100 0 70 R 40 40 1 1 P
X C C 100 0 70 L 40 40 1 1 P
ENDDRAW
ENDDEF
#
# pkl_R_Small
#
DEF pkl_R_Small R 0 10 N N 1 F N
F0 "R" 30 20 50 H V L CNN
F1 "pkl_R_Small" 30 -40 50 H V L CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
$FPLIST
 Resistor_*
 R_*
$ENDFPLIST
DRAW
S -30 70 30 -70 0 1 8 N
X ~ 1 0 100 30 D 40 40 1 1 P
X ~ 2 0 -100 30 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# pkl_USB_OTG
#
DEF pkl_USB_OTG P 0 40 Y Y 1 F N
F0 "P" 325 -125 50 H V C CNN
F1 "pkl_USB_OTG" 0 200 50 H V C CNN
F2 "" -50 -100 60 V V C CNN
F3 "" -50 -100 60 V V C CNN
$FPLIST
 USB*
$ENDFPLIST
DRAW
S -250 -150 250 150 0 1 0 N
S -205 -150 -195 -120 0 1 0 N
S -105 -150 -95 -120 0 1 0 N
S -5 -150 5 -120 0 1 0 N
S 95 -150 105 -120 0 1 0 N
S 195 -150 205 -120 0 1 0 N
X VCC 1 -200 -300 150 U 50 50 1 1 w
X D- 2 -100 -300 150 U 50 50 1 1 P
X D+ 3 0 -300 150 U 50 50 1 1 P
X ID 4 100 -300 150 U 50 50 1 1 W
X GND 5 200 -300 150 U 50 50 1 1 W
X shield GND 400 100 150 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# pkl_VREG_5PIN_FIXED
#
DEF pkl_VREG_5PIN_FIXED U 0 40 Y Y 1 F N
F0 "U" -150 -200 60 H V C CNN
F1 "pkl_VREG_5PIN_FIXED" 0 200 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
S -200 150 200 -150 0 1 0 N
X IN 1 -300 100 100 R 50 50 1 1 W
X GND 2 300 -100 100 L 50 50 1 1 W
X EN 3 -300 -100 100 R 50 50 1 1 I
X BYP 4 -300 0 100 R 50 50 1 1 w
X OUT 5 300 100 100 L 50 50 1 1 w
ENDDRAW
ENDDEF
#
# pkl_XTAL_XGXG
#
DEF pkl_XTAL_XGXG X 0 40 Y N 1 F N
F0 "X" 100 100 50 H V C CNN
F1 "pkl_XTAL_XGXG" 50 -100 50 H V L CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -45 -70  45 -70 N
P 2 0 1 16  -45 50  -45 -50 N
P 2 0 1 0  -45 70  45 70 N
P 2 0 1 16  45 50  45 -50 N
P 5 0 1 12  -20 40  20 40  20 -40  -20 -40  -20 40 N
X 1 1 -100 0 55 R 25 20 1 1 P
X 2 2 100 0 55 L 25 20 1 1 P
X case GND 0 -100 30 U 10 20 1 1 P
X case GND 0 100 30 D 10 20 1 1 P
ENDDRAW
ENDDEF
#
# pkl_XTAL_XX
#
DEF pkl_XTAL_XX X 0 40 Y N 1 F N
F0 "X" 100 100 50 H V C CNN
F1 "pkl_XTAL_XX" 50 -100 50 H V L CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 16  -45 50  -45 -50 N
P 2 0 1 16  45 50  45 -50 N
P 5 0 1 12  -20 40  20 40  20 -40  -20 -40  -20 40 N
X 1 1 -100 0 55 R 25 20 1 1 P
X 2 2 100 0 55 L 25 20 1 1 P
ENDDRAW
ENDDEF
#
#End Library
