<?xml version='1.0' encoding='us-ascii'?>
<qsys_generation_info>
<qsys_file path="E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28.qsys" />
<gen_dir path="E:/program/FPGA/AD9250_test/ip_core/fifo_56_28/fifo_56_28/" />
<user_regen_policy value="Never Regenerate Existing IP" />
<actual_regen_policy value="Never Regenerate Existing IP" />
<gen_action value="IP Generation Skipped" />
<gen_status value="IP Generation Succeeded" />
</qsys_generation_info>