INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/BCDtoFND_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDtoFND_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/Clock_Divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Clock_Divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/Comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/CounterFND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterFND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/DecoderFNDDigit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecoderFNDDigit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/DigitDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DigitDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/Mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/Mux_8x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux_8x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/TimeClockCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TimeClockCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/TriBuff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TriBuff
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/top_TimeClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_TimeClock
INFO: [VRFC 10-2458] undeclared symbol w_digitPosition, assumed default net type wire [D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/top_TimeClock.v:37]
WARNING: [VRFC 10-2938] 'w_digitPosition' is already implicitly declared on line 37 [D:/portfolio/TimeClock/TimeClock.srcs/sources_1/imports/new/top_TimeClock.v:40]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.srcs/sim_1/imports/new/tb_timeClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_timeClock
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/portfolio/TimeClock/TimeClock.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
