

================================================================
== Vitis HLS Report for 'hls_object_green_classification'
================================================================
* Date:           Wed Nov 12 16:31:53 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_Detect_ver3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.585 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- PASS_1            |        ?|           ?|          ?|          -|          -|      76800|        no|
        | + VITIS_LOOP_24_1  |        ?|           ?|          3|          -|          -|          ?|        no|
        | + VITIS_LOOP_26_2  |        ?|           ?|          3|          -|          -|          ?|        no|
        | + VITIS_LOOP_24_1  |        ?|           ?|          3|          -|          -|          ?|        no|
        | + VITIS_LOOP_26_2  |        ?|           ?|          3|          -|          -|          ?|        no|
        |- PASS1_5_Outer     |    82586|       82586|        347|          -|          -|        238|        no|
        |- PASS2             |        ?|           ?|          ?|          -|          -|  0 ~ 65535|        no|
        | + VITIS_LOOP_24_1  |        ?|           ?|          3|          -|          -|          ?|        no|
        | + VITIS_LOOP_26_2  |        ?|           ?|          3|          -|          -|          ?|        no|
        |- PASS_3_5_2_out    |        3|  4295491564|  3 ~ 65546|          -|          -|  1 ~ 65534|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 95
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 62 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 40 
39 --> 60 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 60 
45 --> 46 
46 --> 47 60 
47 --> 50 48 
48 --> 49 
49 --> 50 
50 --> 48 53 51 
51 --> 52 
52 --> 53 
53 --> 51 54 
54 --> 57 55 
55 --> 56 
56 --> 57 
57 --> 55 60 58 
58 --> 59 
59 --> 60 
60 --> 58 61 
61 --> 3 
62 --> 63 75 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 62 
75 --> 76 83 
76 --> 82 77 
77 --> 78 
78 --> 79 
79 --> 77 82 80 
80 --> 81 
81 --> 82 
82 --> 80 75 
83 --> 84 86 
84 --> 85 
85 --> 86 
86 --> 87 91 
87 --> 88 90 
88 --> 89 
89 --> 90 
90 --> 86 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 96 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 97 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%row = alloca i32 1"   --->   Operation 98 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_0_0175994 = alloca i32 1"   --->   Operation 99 'alloca' 'p_0_0_0175994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_0_0_01759_196 = alloca i32 1"   --->   Operation 100 'alloca' 'p_0_0_01759_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_0_0_01759_298 = alloca i32 1"   --->   Operation 101 'alloca' 'p_0_0_01759_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%lbl = alloca i32 1"   --->   Operation 102 'alloca' 'lbl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%top_2 = alloca i32 1"   --->   Operation 103 'alloca' 'top_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%middle_2 = alloca i32 1"   --->   Operation 104 'alloca' 'middle_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%gray_pix_1 = alloca i32 1"   --->   Operation 105 'alloca' 'gray_pix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%count_loc = alloca i64 1"   --->   Operation 106 'alloca' 'count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_InitLoop, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %center_is_green"   --->   Operation 107 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln129 = store i16 1, i16 %lbl" [obj_detect.cpp:129]   --->   Operation 108 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 109 [1/1] (1.58ns)   --->   "%store_ln129 = store i32 0, i32 %row" [obj_detect.cpp:129]   --->   Operation 109 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 110 [1/1] (1.58ns)   --->   "%store_ln129 = store i32 0, i32 %col" [obj_detect.cpp:129]   --->   Operation 110 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 111 [1/1] (1.58ns)   --->   "%store_ln129 = store i17 0, i17 %i_2" [obj_detect.cpp:129]   --->   Operation 111 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%spectopmodule_ln59 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_18" [obj_detect.cpp:59]   --->   Operation 112 'spectopmodule' 'spectopmodule_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln59 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0" [obj_detect.cpp:59]   --->   Operation 113 'specinterface' 'specinterface_ln59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty_11, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %in_stream_V_data_V"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_keep_V"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %in_stream_V_strb_V"   --->   Operation 117 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_user_V"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_last_V"   --->   Operation 119 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_id_V"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %in_stream_V_dest_V"   --->   Operation 121 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_11, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 122 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %out_stream_V_data_V"   --->   Operation 123 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_keep_V"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %out_stream_V_strb_V"   --->   Operation 125 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_user_V"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_last_V"   --->   Operation 127 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_id_V"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %out_stream_V_dest_V"   --->   Operation 129 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_14, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 130 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_x, void @empty_16, i32 0, i32 0, void @empty_13, i32 1, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_x, i64 666, i64 207, i64 1"   --->   Operation 132 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obj_x"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_17, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %obj_y, void @empty_16, i32 0, i32 0, void @empty_13, i32 1, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %obj_y, i64 666, i64 207, i64 1"   --->   Operation 136 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %obj_y"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 138 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %obj_is_green, void @empty_16, i32 0, i32 0, void @empty_13, i32 1, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %obj_is_green, i64 666, i64 207, i64 1"   --->   Operation 140 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %obj_is_green"   --->   Operation 141 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %object_count"   --->   Operation 142 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %object_count, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_3, void @empty_10, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 143 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %object_count, void @empty_9, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%specmemcore_ln79 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgR, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:79]   --->   Operation 145 'specmemcore' 'specmemcore_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%specmemcore_ln80 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgG, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:80]   --->   Operation 146 'specmemcore' 'specmemcore_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%specmemcore_ln81 = specmemcore void @_ssdm_op_SpecMemCore, i8 %imgB, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:81]   --->   Operation 147 'specmemcore' 'specmemcore_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:85]   --->   Operation 148 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:85]   --->   Operation 149 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:85]   --->   Operation 150 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:85]   --->   Operation 151 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:85]   --->   Operation 152 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:85]   --->   Operation 153 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:85]   --->   Operation 154 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:85]   --->   Operation 155 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:85]   --->   Operation 156 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%specmemcore_ln89 = specmemcore void @_ssdm_op_SpecMemCore, i16 %label_map, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:89]   --->   Operation 157 'specmemcore' 'specmemcore_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%specmemcore_ln93 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:93]   --->   Operation 158 'specmemcore' 'specmemcore_ln93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%specmemcore_ln102 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:102]   --->   Operation 159 'specmemcore' 'specmemcore_ln102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%specmemcore_ln103 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:103]   --->   Operation 160 'specmemcore' 'specmemcore_ln103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%specmemcore_ln104 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:104]   --->   Operation 161 'specmemcore' 'specmemcore_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%specmemcore_ln105 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:105]   --->   Operation 162 'specmemcore' 'specmemcore_ln105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%specmemcore_ln106 = specmemcore void @_ssdm_op_SpecMemCore, i1 %center_is_green, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:106]   --->   Operation 163 'specmemcore' 'specmemcore_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln109 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, void @empty_7" [obj_detect.cpp:109]   --->   Operation 164 'specaxissidechannel' 'specaxissidechannel_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln109 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V, void @empty" [obj_detect.cpp:109]   --->   Operation 165 'specaxissidechannel' 'specaxissidechannel_ln109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_InitLoop, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %center_is_green"   --->   Operation 166 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc211" [obj_detect.cpp:129]   --->   Operation 167 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%i = load i17 %i_2" [obj_detect.cpp:129]   --->   Operation 168 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%row_2 = load i32 %row" [obj_detect.cpp:150]   --->   Operation 169 'load' 'row_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%top_2_load = load i8 %top_2" [obj_detect.cpp:162]   --->   Operation 170 'load' 'top_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%middle_2_load = load i8 %middle_2"   --->   Operation 171 'load' 'middle_2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%gray_pix_1_load = load i8 %gray_pix_1" [obj_detect.cpp:162]   --->   Operation 172 'load' 'gray_pix_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i32 %row_2" [obj_detect.cpp:129]   --->   Operation 173 'trunc' 'trunc_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln129_1 = trunc i32 %row_2" [obj_detect.cpp:129]   --->   Operation 174 'trunc' 'trunc_ln129_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (2.10ns)   --->   "%icmp_ln129 = icmp_eq  i17 %i, i17 76800" [obj_detect.cpp:129]   --->   Operation 175 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (2.10ns)   --->   "%i_8 = add i17 %i, i17 1" [obj_detect.cpp:129]   --->   Operation 176 'add' 'i_8' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %for.inc211.split_ifconv, void %Pass1_5_inner0.preheader" [obj_detect.cpp:129]   --->   Operation 177 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%col_load_1 = load i32 %col" [obj_detect.cpp:137]   --->   Operation 178 'load' 'col_load_1' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln129_3 = trunc i32 %col_load_1" [obj_detect.cpp:129]   --->   Operation 179 'trunc' 'trunc_ln129_3' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %trunc_ln129_1, i8 0" [obj_detect.cpp:139]   --->   Operation 180 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i11.i6, i11 %trunc_ln129, i6 0" [obj_detect.cpp:139]   --->   Operation 181 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (2.10ns)   --->   "%add_ln139 = add i17 %tmp_s, i17 %tmp_31" [obj_detect.cpp:139]   --->   Operation 182 'add' 'add_ln139' <Predicate = (!icmp_ln129)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node xor_ln137)   --->   "%tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row_2, i32 31" [obj_detect.cpp:137]   --->   Operation 183 'bitselect' 'tmp_36' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node xor_ln137)   --->   "%select_ln137_2 = select i1 %tmp_36, i32 4294967295, i32 0" [obj_detect.cpp:137]   --->   Operation 184 'select' 'select_ln137_2' <Predicate = (!icmp_ln129)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln137 = xor i32 %row_2, i32 %select_ln137_2" [obj_detect.cpp:137]   --->   Operation 185 'xor' 'xor_ln137' <Predicate = (!icmp_ln129)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [36/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 186 'urem' 'urem_ln137' <Predicate = (!icmp_ln129)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %col_load_1, i32 31" [obj_detect.cpp:137]   --->   Operation 187 'bitselect' 'tmp_37' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node xor_ln137_1)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %col_load_1, i32 31" [obj_detect.cpp:137]   --->   Operation 188 'bitselect' 'tmp_38' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln137_1)   --->   "%select_ln137_3 = select i1 %tmp_38, i32 4294967295, i32 0" [obj_detect.cpp:137]   --->   Operation 189 'select' 'select_ln137_3' <Predicate = (!icmp_ln129)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln137_1 = xor i32 %col_load_1, i32 %select_ln137_3" [obj_detect.cpp:137]   --->   Operation 190 'xor' 'xor_ln137_1' <Predicate = (!icmp_ln129)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [36/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 191 'urem' 'urem_ln137_1' <Predicate = (!icmp_ln129)> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 192 'alloca' 'y' <Predicate = (icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.58ns)   --->   "%store_ln186 = store i8 1, i8 %y" [obj_detect.cpp:186]   --->   Operation 193 'store' 'store_ln186' <Predicate = (icmp_ln129)> <Delay = 1.58>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln186 = br void %Pass1_5_inner0" [obj_detect.cpp:186]   --->   Operation 194 'br' 'br_ln186' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.33>
ST_4 : Operation 195 [35/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 195 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [35/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 196 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.33>
ST_5 : Operation 197 [34/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 197 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [34/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 198 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.33>
ST_6 : Operation 199 [33/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 199 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 200 [33/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 200 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.33>
ST_7 : Operation 201 [32/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 201 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 202 [32/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 202 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.33>
ST_8 : Operation 203 [31/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 203 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [31/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 204 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.33>
ST_9 : Operation 205 [30/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 205 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [30/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 206 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.33>
ST_10 : Operation 207 [29/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 207 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [29/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 208 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.33>
ST_11 : Operation 209 [28/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 209 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 210 [28/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 210 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 211 [27/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 211 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 212 [27/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 212 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.33>
ST_13 : Operation 213 [26/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 213 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [26/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 214 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.33>
ST_14 : Operation 215 [25/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 215 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 216 [25/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 216 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.33>
ST_15 : Operation 217 [24/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 217 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 218 [24/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 218 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.33>
ST_16 : Operation 219 [23/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 219 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 220 [23/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 220 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.33>
ST_17 : Operation 221 [22/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 221 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 222 [22/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 222 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.33>
ST_18 : Operation 223 [21/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 223 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [21/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 224 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.33>
ST_19 : Operation 225 [20/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 225 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [20/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 226 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.33>
ST_20 : Operation 227 [19/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 227 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 228 [19/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 228 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.33>
ST_21 : Operation 229 [18/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 229 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 230 [18/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 230 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.33>
ST_22 : Operation 231 [17/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 231 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 232 [17/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 232 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.33>
ST_23 : Operation 233 [16/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 233 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 234 [16/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 234 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.33>
ST_24 : Operation 235 [15/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 235 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 236 [15/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 236 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.33>
ST_25 : Operation 237 [14/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 237 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [14/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 238 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.33>
ST_26 : Operation 239 [13/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 239 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 240 [13/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 240 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.33>
ST_27 : Operation 241 [12/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 241 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 242 [12/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 242 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.33>
ST_28 : Operation 243 [11/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 243 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 244 [11/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 244 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.33>
ST_29 : Operation 245 [10/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 245 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 246 [10/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 246 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.33>
ST_30 : Operation 247 [1/1] (0.00ns)   --->   "%empty = read i34 @_ssdm_op_Read.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %in_stream_V_data_V, i3 %in_stream_V_keep_V, i3 %in_stream_V_strb_V, i1 %in_stream_V_user_V, i1 %in_stream_V_last_V, i1 %in_stream_V_id_V, i1 %in_stream_V_dest_V" [obj_detect.cpp:132]   --->   Operation 247 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_30 : Operation 248 [1/1] (0.00ns)   --->   "%in_pix_data_V = extractvalue i34 %empty" [obj_detect.cpp:132]   --->   Operation 248 'extractvalue' 'in_pix_data_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 249 [1/1] (0.00ns)   --->   "%R = trunc i24 %in_pix_data_V" [obj_detect.cpp:133]   --->   Operation 249 'trunc' 'R' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 250 [1/1] (0.00ns)   --->   "%G = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 8, i32 15" [obj_detect.cpp:134]   --->   Operation 250 'partselect' 'G' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 251 [1/1] (0.00ns)   --->   "%B = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %in_pix_data_V, i32 16, i32 23" [obj_detect.cpp:135]   --->   Operation 251 'partselect' 'B' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 252 [9/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 252 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 253 [9/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 253 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i8 %G" [obj_detect.cpp:141]   --->   Operation 254 'zext' 'zext_ln141_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 255 [3/3] (1.05ns) (grouped into DSP with root node add_ln141)   --->   "%mul_ln141 = mul i14 %zext_ln141_2, i14 59" [obj_detect.cpp:141]   --->   Operation 255 'mul' 'mul_ln141' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 4.33>
ST_31 : Operation 256 [8/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 256 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 257 [8/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 257 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 258 [2/3] (1.05ns) (grouped into DSP with root node add_ln141)   --->   "%mul_ln141 = mul i14 %zext_ln141_2, i14 59" [obj_detect.cpp:141]   --->   Operation 258 'mul' 'mul_ln141' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln141_5 = zext i8 %B" [obj_detect.cpp:141]   --->   Operation 259 'zext' 'zext_ln141_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 260 [3/3] (1.05ns) (grouped into DSP with root node add_ln141_1)   --->   "%mul_ln141_1 = mul i12 %zext_ln141_5, i12 11" [obj_detect.cpp:141]   --->   Operation 260 'mul' 'mul_ln141_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 5.36>
ST_32 : Operation 261 [7/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 261 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 262 [1/1] (2.10ns)   --->   "%add_ln139_1 = add i17 %add_ln139, i17 %trunc_ln129_3" [obj_detect.cpp:139]   --->   Operation 262 'add' 'add_ln139_1' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i17 %add_ln139_1" [obj_detect.cpp:139]   --->   Operation 263 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 264 [1/1] (0.00ns)   --->   "%imgB_addr = getelementptr i8 %imgB, i64 0, i64 %zext_ln139" [obj_detect.cpp:139]   --->   Operation 264 'getelementptr' 'imgB_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 265 [1/1] (0.00ns)   --->   "%imgG_addr = getelementptr i8 %imgG, i64 0, i64 %zext_ln139" [obj_detect.cpp:138]   --->   Operation 265 'getelementptr' 'imgG_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 266 [1/1] (0.00ns)   --->   "%imgR_addr = getelementptr i8 %imgR, i64 0, i64 %zext_ln139" [obj_detect.cpp:137]   --->   Operation 266 'getelementptr' 'imgR_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 267 [1/1] (0.00ns)   --->   "%label_map_addr = getelementptr i16 %label_map, i64 0, i64 %zext_ln139" [obj_detect.cpp:178]   --->   Operation 267 'getelementptr' 'label_map_addr' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 268 [7/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 268 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 269 [1/1] (3.25ns)   --->   "%store_ln137 = store i8 %R, i17 %imgR_addr" [obj_detect.cpp:137]   --->   Operation 269 'store' 'store_ln137' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_32 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln138 = store i8 %G, i17 %imgG_addr" [obj_detect.cpp:138]   --->   Operation 270 'store' 'store_ln138' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_32 : Operation 271 [1/1] (3.25ns)   --->   "%store_ln139 = store i8 %B, i17 %imgB_addr" [obj_detect.cpp:139]   --->   Operation 271 'store' 'store_ln139' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_32 : Operation 272 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %R, i5 0" [obj_detect.cpp:141]   --->   Operation 272 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i13 %shl_ln" [obj_detect.cpp:141]   --->   Operation 273 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 274 [1/1] (0.00ns)   --->   "%shl_ln141_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %R, i1 0" [obj_detect.cpp:141]   --->   Operation 274 'bitconcatenate' 'shl_ln141_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i9 %shl_ln141_1" [obj_detect.cpp:141]   --->   Operation 275 'zext' 'zext_ln141_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 276 [1/1] (1.67ns)   --->   "%sub_ln141 = sub i14 %zext_ln141, i14 %zext_ln141_1" [obj_detect.cpp:141]   --->   Operation 276 'sub' 'sub_ln141' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 277 [1/3] (0.00ns) (grouped into DSP with root node add_ln141)   --->   "%mul_ln141 = mul i14 %zext_ln141_2, i14 59" [obj_detect.cpp:141]   --->   Operation 277 'mul' 'mul_ln141' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln141 = sext i14 %sub_ln141" [obj_detect.cpp:141]   --->   Operation 278 'sext' 'sext_ln141' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln141_4 = zext i40 %sext_ln141" [obj_detect.cpp:141]   --->   Operation 279 'zext' 'zext_ln141_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 280 [1/1] (0.00ns) (grouped into DSP with root node add_ln141)   --->   "%zext_ln141_3 = zext i14 %mul_ln141" [obj_detect.cpp:141]   --->   Operation 280 'zext' 'zext_ln141_3' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 281 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln141 = add i41 %zext_ln141_3, i41 %zext_ln141_4" [obj_detect.cpp:141]   --->   Operation 281 'add' 'add_ln141' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 282 [2/3] (1.05ns) (grouped into DSP with root node add_ln141_1)   --->   "%mul_ln141_1 = mul i12 %zext_ln141_5, i12 11" [obj_detect.cpp:141]   --->   Operation 282 'mul' 'mul_ln141_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 33 <SV = 32> <Delay = 6.91>
ST_33 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i32 %row_2" [obj_detect.cpp:137]   --->   Operation 283 'zext' 'zext_ln137' <Predicate = true> <Delay = 0.00>
ST_33 : [1/1] (1.58ns)   --->   Input mux for Operation 284 '%mul_ln137 = mul i65 %zext_ln137, i65 5726623062'
ST_33 : Operation 284 [2/2] (5.32ns)   --->   "%mul_ln137 = mul i65 %zext_ln137, i65 5726623062" [obj_detect.cpp:137]   --->   Operation 284 'mul' 'mul_ln137' <Predicate = true> <Delay = 5.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 285 [6/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 285 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 286 [6/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 286 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 287 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln141 = add i41 %zext_ln141_3, i41 %zext_ln141_4" [obj_detect.cpp:141]   --->   Operation 287 'add' 'add_ln141' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 288 [1/3] (0.00ns) (grouped into DSP with root node add_ln141_1)   --->   "%mul_ln141_1 = mul i12 %zext_ln141_5, i12 11" [obj_detect.cpp:141]   --->   Operation 288 'mul' 'mul_ln141_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 289 [1/1] (0.00ns) (grouped into DSP with root node add_ln141_1)   --->   "%zext_ln141_6 = zext i12 %mul_ln141_1" [obj_detect.cpp:141]   --->   Operation 289 'zext' 'zext_ln141_6' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 290 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln141_1 = add i41 %add_ln141, i41 %zext_ln141_6" [obj_detect.cpp:141]   --->   Operation 290 'add' 'add_ln141_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 34 <SV = 33> <Delay = 6.91>
ST_34 : Operation 291 [1/2] (6.91ns)   --->   "%mul_ln137 = mul i65 %zext_ln137, i65 5726623062" [obj_detect.cpp:137]   --->   Operation 291 'mul' 'mul_ln137' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 292 [1/1] (0.00ns)   --->   "%udiv_ln_cast = partselect i14 @_ssdm_op_PartSelect.i14.i65.i32.i32, i65 %mul_ln137, i32 34, i32 47" [obj_detect.cpp:166]   --->   Operation 292 'partselect' 'udiv_ln_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 293 [5/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 293 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 294 [5/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 294 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 295 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln141_1 = add i41 %add_ln141, i41 %zext_ln141_6" [obj_detect.cpp:141]   --->   Operation 295 'add' 'add_ln141_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 35 <SV = 34> <Delay = 7.08>
ST_35 : Operation 296 [3/3] (1.05ns) (grouped into DSP with root node add_ln166)   --->   "%mul_ln166 = mul i14 %udiv_ln_cast, i14 107" [obj_detect.cpp:166]   --->   Operation 296 'mul' 'mul_ln166' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_35 : Operation 297 [4/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 297 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln137_1 = zext i32 %col_load_1" [obj_detect.cpp:137]   --->   Operation 298 'zext' 'zext_ln137_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln137_2 = zext i32 %col_load_1" [obj_detect.cpp:137]   --->   Operation 299 'zext' 'zext_ln137_2' <Predicate = true> <Delay = 0.00>
ST_35 : [1/1] (1.58ns)   --->   Input mux for Operation 300 '%mul_ln137_1 = mul i65 %zext_ln137_2, i65 5726623062'
ST_35 : Operation 300 [2/2] (5.32ns)   --->   "%mul_ln137_1 = mul i65 %zext_ln137_2, i65 5726623062" [obj_detect.cpp:137]   --->   Operation 300 'mul' 'mul_ln137_1' <Predicate = true> <Delay = 5.32> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 301 [4/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 301 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln141_7 = zext i41 %add_ln141_1" [obj_detect.cpp:141]   --->   Operation 302 'zext' 'zext_ln141_7' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 303 [3/3] (7.08ns)   --->   "%mul_ln141_2 = mul i56 %zext_ln141_7, i56 2814749767107" [obj_detect.cpp:141]   --->   Operation 303 'mul' 'mul_ln141_2' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 304 [1/1] (0.00ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2 = getelementptr i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1, i64 0, i64 %zext_ln137_1" [obj_detect.cpp:156]   --->   Operation 304 'getelementptr' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 305 [1/1] (0.00ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3 = getelementptr i8 %hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint, i64 0, i64 %zext_ln137_1" [obj_detect.cpp:156]   --->   Operation 305 'getelementptr' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3' <Predicate = true> <Delay = 0.00>

State 36 <SV = 35> <Delay = 7.08>
ST_36 : Operation 306 [2/3] (1.05ns) (grouped into DSP with root node add_ln166)   --->   "%mul_ln166 = mul i14 %udiv_ln_cast, i14 107" [obj_detect.cpp:166]   --->   Operation 306 'mul' 'mul_ln166' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_36 : Operation 307 [3/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 307 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 308 [1/2] (6.91ns)   --->   "%mul_ln137_1 = mul i65 %zext_ln137_2, i65 5726623062" [obj_detect.cpp:137]   --->   Operation 308 'mul' 'mul_ln137_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 309 [1/1] (0.00ns)   --->   "%udiv_ln137_1_cast = partselect i14 @_ssdm_op_PartSelect.i14.i65.i32.i32, i65 %mul_ln137_1, i32 34, i32 47" [obj_detect.cpp:166]   --->   Operation 309 'partselect' 'udiv_ln137_1_cast' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 310 [3/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 310 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 311 [2/3] (7.08ns)   --->   "%mul_ln141_2 = mul i56 %zext_ln141_7, i56 2814749767107" [obj_detect.cpp:141]   --->   Operation 311 'mul' 'mul_ln141_2' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.08>
ST_37 : Operation 312 [1/3] (0.00ns) (grouped into DSP with root node add_ln166)   --->   "%mul_ln166 = mul i14 %udiv_ln_cast, i14 107" [obj_detect.cpp:166]   --->   Operation 312 'mul' 'mul_ln166' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 313 [2/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 313 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 314 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln166 = add i14 %mul_ln166, i14 %udiv_ln137_1_cast" [obj_detect.cpp:166]   --->   Operation 314 'add' 'add_ln166' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_37 : Operation 315 [2/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 315 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 316 [1/3] (7.08ns)   --->   "%mul_ln141_2 = mul i56 %zext_ln141_7, i56 2814749767107" [obj_detect.cpp:141]   --->   Operation 316 'mul' 'mul_ln141_2' <Predicate = true> <Delay = 7.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 2> <II = 1> <Delay = 7.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 317 [1/1] (0.00ns)   --->   "%gray_pix = partselect i8 @_ssdm_op_PartSelect.i8.i56.i32.i32, i56 %mul_ln141_2, i32 48, i32 55" [obj_detect.cpp:141]   --->   Operation 317 'partselect' 'gray_pix' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 318 [2/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2" [obj_detect.cpp:150]   --->   Operation 318 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_37 : Operation 319 [2/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3" [obj_detect.cpp:150]   --->   Operation 319 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>

State 38 <SV = 37> <Delay = 6.89>
ST_38 : Operation 320 [1/1] (0.00ns)   --->   "%trunc_ln129_2 = trunc i32 %row_2" [obj_detect.cpp:129]   --->   Operation 320 'trunc' 'trunc_ln129_2' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln129_4 = trunc i32 %row_2" [obj_detect.cpp:129]   --->   Operation 321 'trunc' 'trunc_ln129_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 322 [1/1] (0.00ns)   --->   "%specpipeline_ln131 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_13" [obj_detect.cpp:131]   --->   Operation 322 'specpipeline' 'specpipeline_ln131' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 323 [1/1] (0.00ns)   --->   "%speclooptripcount_ln132 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800" [obj_detect.cpp:132]   --->   Operation 323 'speclooptripcount' 'speclooptripcount_ln132' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 324 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [obj_detect.cpp:129]   --->   Operation 324 'specloopname' 'specloopname_ln129' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %row_2, i32 31" [obj_detect.cpp:137]   --->   Operation 325 'bitselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 326 [1/36] (4.33ns)   --->   "%urem_ln137 = urem i32 %xor_ln137, i32 3" [obj_detect.cpp:137]   --->   Operation 326 'urem' 'urem_ln137' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln137 = trunc i2 %urem_ln137" [obj_detect.cpp:137]   --->   Operation 327 'trunc' 'trunc_ln137' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 328 [1/1] (1.56ns)   --->   "%sub_ln137 = sub i2 2, i2 %trunc_ln137" [obj_detect.cpp:137]   --->   Operation 328 'sub' 'sub_ln137' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 329 [1/1] (0.99ns)   --->   "%select_ln137 = select i1 %tmp_35, i2 %sub_ln137, i2 %trunc_ln137" [obj_detect.cpp:137]   --->   Operation 329 'select' 'select_ln137' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 330 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln166 = add i14 %mul_ln166, i14 %udiv_ln137_1_cast" [obj_detect.cpp:166]   --->   Operation 330 'add' 'add_ln166' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_38 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i14 %add_ln166" [obj_detect.cpp:166]   --->   Operation 331 'zext' 'zext_ln166' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 332 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %zext_ln166" [obj_detect.cpp:166]   --->   Operation 332 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 333 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i64 0, i64 %zext_ln166" [obj_detect.cpp:166]   --->   Operation 333 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 334 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i64 0, i64 %zext_ln166" [obj_detect.cpp:166]   --->   Operation 334 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 335 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %zext_ln166" [obj_detect.cpp:166]   --->   Operation 335 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 336 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i64 0, i64 %zext_ln166" [obj_detect.cpp:166]   --->   Operation 336 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 337 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i64 0, i64 %zext_ln166" [obj_detect.cpp:166]   --->   Operation 337 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 338 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %zext_ln166" [obj_detect.cpp:166]   --->   Operation 338 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 339 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i64 0, i64 %zext_ln166" [obj_detect.cpp:166]   --->   Operation 339 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 340 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i64 0, i64 %zext_ln166" [obj_detect.cpp:166]   --->   Operation 340 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 341 [1/36] (4.33ns)   --->   "%urem_ln137_1 = urem i32 %xor_ln137_1, i32 3" [obj_detect.cpp:137]   --->   Operation 341 'urem' 'urem_ln137_1' <Predicate = true> <Delay = 4.33> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 35> <II = 1> <Delay = 4.33> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln137_1 = trunc i2 %urem_ln137_1" [obj_detect.cpp:137]   --->   Operation 342 'trunc' 'trunc_ln137_1' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 343 [1/1] (1.56ns)   --->   "%sub_ln137_1 = sub i2 2, i2 %trunc_ln137_1" [obj_detect.cpp:137]   --->   Operation 343 'sub' 'sub_ln137_1' <Predicate = (tmp_37)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 344 [1/1] (0.99ns)   --->   "%select_ln137_1 = select i1 %tmp_37, i2 %sub_ln137_1, i2 %trunc_ln137_1" [obj_detect.cpp:137]   --->   Operation 344 'select' 'select_ln137_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %row_2, i32 1, i32 31" [obj_detect.cpp:150]   --->   Operation 345 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 346 [1/1] (2.52ns)   --->   "%icmp_ln150 = icmp_sgt  i31 %tmp_39, i31 0" [obj_detect.cpp:150]   --->   Operation 346 'icmp' 'icmp_ln150' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 347 [1/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2" [obj_detect.cpp:150]   --->   Operation 347 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 348 [1/2] (3.25ns)   --->   "%hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5 = load i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3" [obj_detect.cpp:150]   --->   Operation 348 'load' 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 349 [1/1] (1.58ns)   --->   "%top = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5, i1 %trunc_ln129_4" [obj_detect.cpp:150]   --->   Operation 349 'mux' 'top' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 350 [1/1] (1.24ns)   --->   "%top_3 = select i1 %icmp_ln150, i8 %top, i8 0" [obj_detect.cpp:150]   --->   Operation 350 'select' 'top_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 351 [1/1] (2.55ns)   --->   "%icmp_ln151 = icmp_sgt  i32 %row_2, i32 0" [obj_detect.cpp:151]   --->   Operation 351 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 352 [1/1] (1.58ns)   --->   "%middle = mux i8 @_ssdm_op_Mux.ap_auto.2i8.i1, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_5, i8 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_4, i1 %trunc_ln129_4" [obj_detect.cpp:151]   --->   Operation 352 'mux' 'middle' <Predicate = true> <Delay = 1.58> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 353 [1/1] (1.24ns)   --->   "%middle_3 = select i1 %icmp_ln151, i8 %middle, i8 0" [obj_detect.cpp:151]   --->   Operation 353 'select' 'middle_3' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %trunc_ln129_4, void %arrayidx23919.case.0, void %arrayidx23919.case.1" [obj_detect.cpp:156]   --->   Operation 354 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 355 [1/1] (3.25ns)   --->   "%store_ln156 = store i8 %gray_pix, i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_2" [obj_detect.cpp:156]   --->   Operation 355 'store' 'store_ln156' <Predicate = (!trunc_ln129_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx23919.exit" [obj_detect.cpp:156]   --->   Operation 356 'br' 'br_ln156' <Predicate = (!trunc_ln129_4)> <Delay = 0.00>
ST_38 : Operation 357 [1/1] (3.25ns)   --->   "%store_ln156 = store i8 %gray_pix, i9 %hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_3" [obj_detect.cpp:156]   --->   Operation 357 'store' 'store_ln156' <Predicate = (trunc_ln129_4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 320> <RAM>
ST_38 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx23919.exit" [obj_detect.cpp:156]   --->   Operation 358 'br' 'br_ln156' <Predicate = (trunc_ln129_4)> <Delay = 0.00>
ST_38 : Operation 359 [1/1] (0.00ns)   --->   "%col_load = load i32 %col" [obj_detect.cpp:160]   --->   Operation 359 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %col_load, i32 1, i32 31" [obj_detect.cpp:160]   --->   Operation 360 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 361 [1/1] (2.52ns)   --->   "%icmp_ln160 = icmp_sgt  i31 %tmp_46, i31 0" [obj_detect.cpp:160]   --->   Operation 361 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 362 [1/1] (0.97ns)   --->   "%and_ln160 = and i1 %icmp_ln150, i1 %icmp_ln160" [obj_detect.cpp:160]   --->   Operation 362 'and' 'and_ln160' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 363 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %and_ln160, void %if.end287, void %if.then" [obj_detect.cpp:160]   --->   Operation 363 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 364 [1/1] (0.00ns)   --->   "%p_0_0_01759_196_load = load i8 %p_0_0_01759_196" [obj_detect.cpp:161]   --->   Operation 364 'load' 'p_0_0_01759_196_load' <Predicate = (and_ln160)> <Delay = 0.00>
ST_38 : Operation 365 [1/1] (0.00ns)   --->   "%p_0_0_01759_298_load = load i8 %p_0_0_01759_298" [obj_detect.cpp:161]   --->   Operation 365 'load' 'p_0_0_01759_298_load' <Predicate = (and_ln160)> <Delay = 0.00>
ST_38 : Operation 366 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_0_0_01759_196_load, i1 0" [obj_detect.cpp:161]   --->   Operation 366 'bitconcatenate' 'shl_ln1' <Predicate = (and_ln160)> <Delay = 0.00>
ST_38 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln161_2 = zext i9 %shl_ln1" [obj_detect.cpp:161]   --->   Operation 367 'zext' 'zext_ln161_2' <Predicate = (and_ln160)> <Delay = 0.00>
ST_38 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln161_4 = zext i8 %p_0_0_01759_298_load" [obj_detect.cpp:161]   --->   Operation 368 'zext' 'zext_ln161_4' <Predicate = (and_ln160)> <Delay = 0.00>
ST_38 : Operation 369 [1/1] (1.82ns)   --->   "%add_ln161 = add i10 %zext_ln161_2, i10 %zext_ln161_4" [obj_detect.cpp:161]   --->   Operation 369 'add' 'add_ln161' <Predicate = (and_ln160)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 370 [1/1] (0.00ns)   --->   "%shl_ln162_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %gray_pix_1_load, i1 0" [obj_detect.cpp:162]   --->   Operation 370 'bitconcatenate' 'shl_ln162_1' <Predicate = (and_ln160)> <Delay = 0.00>
ST_38 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln162_2 = zext i9 %shl_ln162_1" [obj_detect.cpp:162]   --->   Operation 371 'zext' 'zext_ln162_2' <Predicate = (and_ln160)> <Delay = 0.00>
ST_38 : Operation 372 [1/1] (1.82ns)   --->   "%add_ln162 = add i10 %zext_ln162_2, i10 %zext_ln161_4" [obj_detect.cpp:162]   --->   Operation 372 'add' 'add_ln162' <Predicate = (and_ln160)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 373 [1/1] (1.86ns)   --->   "%switch_ln166 = switch i2 %select_ln137, void %arrayidx29120136.case.2, i2 0, void %arrayidx29120136.case.0, i2 1, void %arrayidx29120136.case.1" [obj_detect.cpp:166]   --->   Operation 373 'switch' 'switch_ln166' <Predicate = true> <Delay = 1.86>
ST_39 : Operation 374 [1/1] (1.86ns)   --->   "%switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2131, i2 0, void %arrayidx29120136.case.0129, i2 1, void %arrayidx29120136.case.1130" [obj_detect.cpp:166]   --->   Operation 374 'switch' 'switch_ln166' <Predicate = (select_ln137 == 1)> <Delay = 1.86>
ST_39 : Operation 375 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175" [obj_detect.cpp:166]   --->   Operation 375 'store' 'store_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit128" [obj_detect.cpp:166]   --->   Operation 376 'br' 'br_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 == 1)> <Delay = 0.00>
ST_39 : Operation 377 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174" [obj_detect.cpp:166]   --->   Operation 377 'store' 'store_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit128" [obj_detect.cpp:166]   --->   Operation 378 'br' 'br_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 == 0)> <Delay = 0.00>
ST_39 : Operation 379 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176" [obj_detect.cpp:166]   --->   Operation 379 'store' 'store_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit128" [obj_detect.cpp:166]   --->   Operation 380 'br' 'br_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 0.00>
ST_39 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit" [obj_detect.cpp:166]   --->   Operation 381 'br' 'br_ln166' <Predicate = (select_ln137 == 1)> <Delay = 0.00>
ST_39 : Operation 382 [1/1] (1.86ns)   --->   "%switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2126, i2 0, void %arrayidx29120136.case.0124, i2 1, void %arrayidx29120136.case.1125" [obj_detect.cpp:166]   --->   Operation 382 'switch' 'switch_ln166' <Predicate = (select_ln137 == 0)> <Delay = 1.86>
ST_39 : Operation 383 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172" [obj_detect.cpp:166]   --->   Operation 383 'store' 'store_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit123" [obj_detect.cpp:166]   --->   Operation 384 'br' 'br_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 == 1)> <Delay = 0.00>
ST_39 : Operation 385 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171" [obj_detect.cpp:166]   --->   Operation 385 'store' 'store_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit123" [obj_detect.cpp:166]   --->   Operation 386 'br' 'br_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 == 0)> <Delay = 0.00>
ST_39 : Operation 387 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173" [obj_detect.cpp:166]   --->   Operation 387 'store' 'store_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit123" [obj_detect.cpp:166]   --->   Operation 388 'br' 'br_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 0.00>
ST_39 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit" [obj_detect.cpp:166]   --->   Operation 389 'br' 'br_ln166' <Predicate = (select_ln137 == 0)> <Delay = 0.00>
ST_39 : Operation 390 [1/1] (1.86ns)   --->   "%switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2136, i2 0, void %arrayidx29120136.case.0134, i2 1, void %arrayidx29120136.case.1135" [obj_detect.cpp:166]   --->   Operation 390 'switch' 'switch_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1)> <Delay = 1.86>
ST_39 : Operation 391 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178" [obj_detect.cpp:166]   --->   Operation 391 'store' 'store_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit133" [obj_detect.cpp:166]   --->   Operation 392 'br' 'br_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 == 1)> <Delay = 0.00>
ST_39 : Operation 393 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177" [obj_detect.cpp:166]   --->   Operation 393 'store' 'store_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit133" [obj_detect.cpp:166]   --->   Operation 394 'br' 'br_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 == 0)> <Delay = 0.00>
ST_39 : Operation 395 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 0, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179" [obj_detect.cpp:166]   --->   Operation 395 'store' 'store_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_39 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit133" [obj_detect.cpp:166]   --->   Operation 396 'br' 'br_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 0.00>
ST_39 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit" [obj_detect.cpp:166]   --->   Operation 397 'br' 'br_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1)> <Delay = 0.00>
ST_39 : Operation 398 [1/1] (1.58ns)   --->   "%br_ln170 = br void %if.end328" [obj_detect.cpp:170]   --->   Operation 398 'br' 'br_ln170' <Predicate = true> <Delay = 1.58>

State 40 <SV = 38> <Delay = 6.72>
ST_40 : Operation 399 [1/1] (0.00ns)   --->   "%p_0_0_0175994_load = load i8 %p_0_0_0175994" [obj_detect.cpp:161]   --->   Operation 399 'load' 'p_0_0_0175994_load' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i8 %p_0_0_0175994_load" [obj_detect.cpp:161]   --->   Operation 400 'zext' 'zext_ln161' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 401 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i8 %top_3" [obj_detect.cpp:161]   --->   Operation 401 'zext' 'zext_ln161_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 402 [1/1] (1.91ns)   --->   "%sub_ln161 = sub i9 %zext_ln161_1, i9 %zext_ln161" [obj_detect.cpp:161]   --->   Operation 402 'sub' 'sub_ln161' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 403 [1/1] (0.00ns)   --->   "%sext_ln161 = sext i9 %sub_ln161" [obj_detect.cpp:161]   --->   Operation 403 'sext' 'sext_ln161' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 404 [1/1] (0.00ns)   --->   "%shl_ln161_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %middle_3, i1 0" [obj_detect.cpp:161]   --->   Operation 404 'bitconcatenate' 'shl_ln161_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln161_3 = zext i9 %shl_ln161_1" [obj_detect.cpp:161]   --->   Operation 405 'zext' 'zext_ln161_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln161_5 = zext i8 %gray_pix" [obj_detect.cpp:161]   --->   Operation 406 'zext' 'zext_ln161_5' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 407 [1/1] (0.00ns)   --->   "%zext_ln161_6 = zext i8 %gray_pix" [obj_detect.cpp:161]   --->   Operation 407 'zext' 'zext_ln161_6' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln161_7 = zext i10 %add_ln161" [obj_detect.cpp:161]   --->   Operation 408 'zext' 'zext_ln161_7' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 409 [1/1] (1.73ns)   --->   "%sub_ln161_1 = sub i11 %zext_ln161_5, i11 %zext_ln161_7" [obj_detect.cpp:161]   --->   Operation 409 'sub' 'sub_ln161_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln161_1 = add i11 %zext_ln161_3, i11 %sext_ln161" [obj_detect.cpp:161]   --->   Operation 410 'add' 'add_ln161_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 411 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gx = add i11 %add_ln161_1, i11 %sub_ln161_1" [obj_detect.cpp:161]   --->   Operation 411 'add' 'gx' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 412 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %top_2_load, i1 0" [obj_detect.cpp:162]   --->   Operation 412 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i9 %shl_ln2" [obj_detect.cpp:162]   --->   Operation 413 'zext' 'zext_ln162' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln162_1 = zext i8 %top_3" [obj_detect.cpp:162]   --->   Operation 414 'zext' 'zext_ln162_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln162_3 = zext i10 %add_ln162" [obj_detect.cpp:162]   --->   Operation 415 'zext' 'zext_ln162_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 416 [1/1] (1.73ns)   --->   "%sub_ln162 = sub i11 %zext_ln162_3, i11 %zext_ln162" [obj_detect.cpp:162]   --->   Operation 416 'sub' 'sub_ln162' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 417 [1/1] (1.91ns)   --->   "%sub_ln162_1 = sub i9 %zext_ln161_6, i9 %zext_ln161" [obj_detect.cpp:162]   --->   Operation 417 'sub' 'sub_ln162_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln162 = sext i9 %sub_ln162_1" [obj_detect.cpp:162]   --->   Operation 418 'sext' 'sext_ln162' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln162_1 = add i11 %sext_ln162, i11 %sub_ln162" [obj_detect.cpp:162]   --->   Operation 419 'add' 'add_ln162_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 420 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%gy = sub i11 %add_ln162_1, i11 %zext_ln162_1" [obj_detect.cpp:162]   --->   Operation 420 'sub' 'gy' <Predicate = true> <Delay = 3.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_40 : Operation 421 [1/1] (0.00ns)   --->   "%sext_ln163_1 = sext i11 %gy" [obj_detect.cpp:163]   --->   Operation 421 'sext' 'sext_ln163_1' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 422 [3/3] (1.05ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln163_1 = mul i21 %sext_ln163_1, i21 %sext_ln163_1" [obj_detect.cpp:163]   --->   Operation 422 'mul' 'mul_ln163_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 41 <SV = 39> <Delay = 5.63>
ST_41 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln163 = sext i11 %gx" [obj_detect.cpp:163]   --->   Operation 423 'sext' 'sext_ln163' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 424 [1/1] (5.63ns)   --->   "%mul_ln163 = mul i21 %sext_ln163, i21 %sext_ln163" [obj_detect.cpp:163]   --->   Operation 424 'mul' 'mul_ln163' <Predicate = true> <Delay = 5.63> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 425 [2/3] (1.05ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln163_1 = mul i21 %sext_ln163_1, i21 %sext_ln163_1" [obj_detect.cpp:163]   --->   Operation 425 'mul' 'mul_ln163_1' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 42 <SV = 40> <Delay = 2.10>
ST_42 : Operation 426 [1/3] (0.00ns) (grouped into DSP with root node mag_sq)   --->   "%mul_ln163_1 = mul i21 %sext_ln163_1, i21 %sext_ln163_1" [obj_detect.cpp:163]   --->   Operation 426 'mul' 'mul_ln163_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 427 [2/2] (2.10ns) (root node of the DSP)   --->   "%mag_sq = add i21 %mul_ln163, i21 %mul_ln163_1" [obj_detect.cpp:163]   --->   Operation 427 'add' 'mag_sq' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 41> <Delay = 4.32>
ST_43 : Operation 428 [1/2] (2.10ns) (root node of the DSP)   --->   "%mag_sq = add i21 %mul_ln163, i21 %mul_ln163_1" [obj_detect.cpp:163]   --->   Operation 428 'add' 'mag_sq' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_43 : Operation 429 [1/1] (2.22ns)   --->   "%edge = icmp_ugt  i21 %mag_sq, i21 48400" [obj_detect.cpp:164]   --->   Operation 429 'icmp' 'edge' <Predicate = true> <Delay = 2.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 430 [1/1] (1.86ns)   --->   "%switch_ln166 = switch i2 %select_ln137, void %arrayidx29120136.case.2140, i2 0, void %arrayidx29120136.case.0138, i2 1, void %arrayidx29120136.case.1139" [obj_detect.cpp:166]   --->   Operation 430 'switch' 'switch_ln166' <Predicate = true> <Delay = 1.86>
ST_43 : Operation 431 [1/1] (1.86ns)   --->   "%switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2150, i2 0, void %arrayidx29120136.case.0148, i2 1, void %arrayidx29120136.case.1149" [obj_detect.cpp:166]   --->   Operation 431 'switch' 'switch_ln166' <Predicate = (select_ln137 == 1)> <Delay = 1.86>
ST_43 : Operation 432 [1/1] (1.86ns)   --->   "%switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2145, i2 0, void %arrayidx29120136.case.0143, i2 1, void %arrayidx29120136.case.1144" [obj_detect.cpp:166]   --->   Operation 432 'switch' 'switch_ln166' <Predicate = (select_ln137 == 0)> <Delay = 1.86>
ST_43 : Operation 433 [1/1] (1.86ns)   --->   "%switch_ln166 = switch i2 %select_ln137_1, void %arrayidx29120136.case.2155, i2 0, void %arrayidx29120136.case.0153, i2 1, void %arrayidx29120136.case.1154" [obj_detect.cpp:166]   --->   Operation 433 'switch' 'switch_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1)> <Delay = 1.86>

State 44 <SV = 42> <Delay = 5.84>
ST_44 : Operation 434 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_175" [obj_detect.cpp:166]   --->   Operation 434 'store' 'store_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit147" [obj_detect.cpp:166]   --->   Operation 435 'br' 'br_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 == 1)> <Delay = 0.00>
ST_44 : Operation 436 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_174" [obj_detect.cpp:166]   --->   Operation 436 'store' 'store_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 437 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit147" [obj_detect.cpp:166]   --->   Operation 437 'br' 'br_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 == 0)> <Delay = 0.00>
ST_44 : Operation 438 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_176" [obj_detect.cpp:166]   --->   Operation 438 'store' 'store_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 439 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit147" [obj_detect.cpp:166]   --->   Operation 439 'br' 'br_ln166' <Predicate = (select_ln137 == 1 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 0.00>
ST_44 : Operation 440 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit137" [obj_detect.cpp:166]   --->   Operation 440 'br' 'br_ln166' <Predicate = (select_ln137 == 1)> <Delay = 0.00>
ST_44 : Operation 441 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_172" [obj_detect.cpp:166]   --->   Operation 441 'store' 'store_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 442 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit142" [obj_detect.cpp:166]   --->   Operation 442 'br' 'br_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 == 1)> <Delay = 0.00>
ST_44 : Operation 443 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_171" [obj_detect.cpp:166]   --->   Operation 443 'store' 'store_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 444 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit142" [obj_detect.cpp:166]   --->   Operation 444 'br' 'br_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 == 0)> <Delay = 0.00>
ST_44 : Operation 445 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_173" [obj_detect.cpp:166]   --->   Operation 445 'store' 'store_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 446 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit142" [obj_detect.cpp:166]   --->   Operation 446 'br' 'br_ln166' <Predicate = (select_ln137 == 0 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 0.00>
ST_44 : Operation 447 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit137" [obj_detect.cpp:166]   --->   Operation 447 'br' 'br_ln166' <Predicate = (select_ln137 == 0)> <Delay = 0.00>
ST_44 : Operation 448 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_178" [obj_detect.cpp:166]   --->   Operation 448 'store' 'store_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 == 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 449 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit152" [obj_detect.cpp:166]   --->   Operation 449 'br' 'br_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 == 1)> <Delay = 0.00>
ST_44 : Operation 450 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_177" [obj_detect.cpp:166]   --->   Operation 450 'store' 'store_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 == 0)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 451 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit152" [obj_detect.cpp:166]   --->   Operation 451 'br' 'br_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 == 0)> <Delay = 0.00>
ST_44 : Operation 452 [1/1] (3.25ns)   --->   "%store_ln166 = store i1 %edge, i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_179" [obj_detect.cpp:166]   --->   Operation 452 'store' 'store_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_44 : Operation 453 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit152" [obj_detect.cpp:166]   --->   Operation 453 'br' 'br_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1 & select_ln137_1 != 0 & select_ln137_1 != 1)> <Delay = 0.00>
ST_44 : Operation 454 [1/1] (0.00ns)   --->   "%br_ln166 = br void %arrayidx29120136.exit137" [obj_detect.cpp:166]   --->   Operation 454 'br' 'br_ln166' <Predicate = (select_ln137 != 0 & select_ln137 != 1)> <Delay = 0.00>
ST_44 : Operation 455 [1/1] (1.58ns)   --->   "%br_ln170 = br i1 %edge, void %if.end328, void %cond.end311_ifconv" [obj_detect.cpp:170]   --->   Operation 455 'br' 'br_ln170' <Predicate = true> <Delay = 1.58>
ST_44 : Operation 456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln171 = add i17 %trunc_ln129_3, i17 131071" [obj_detect.cpp:171]   --->   Operation 456 'add' 'add_ln171' <Predicate = (edge)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 457 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln171_1 = add i17 %add_ln139, i17 %add_ln171" [obj_detect.cpp:171]   --->   Operation 457 'add' 'add_ln171_1' <Predicate = (edge)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 458 [1/1] (1.91ns)   --->   "%add_ln172 = add i8 %trunc_ln129_2, i8 255" [obj_detect.cpp:172]   --->   Operation 458 'add' 'add_ln172' <Predicate = (edge)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 459 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln172, i8 0" [obj_detect.cpp:172]   --->   Operation 459 'bitconcatenate' 'tmp_32' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i16 %tmp_32" [obj_detect.cpp:172]   --->   Operation 460 'zext' 'zext_ln172' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %add_ln172, i6 0" [obj_detect.cpp:172]   --->   Operation 461 'bitconcatenate' 'tmp_33' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i14 %tmp_33" [obj_detect.cpp:172]   --->   Operation 462 'zext' 'zext_ln172_1' <Predicate = (edge)> <Delay = 0.00>
ST_44 : Operation 463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln172_1 = add i17 %zext_ln172, i17 %zext_ln172_1" [obj_detect.cpp:172]   --->   Operation 463 'add' 'add_ln172_1' <Predicate = (edge)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_44 : Operation 464 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln172_2 = add i17 %add_ln172_1, i17 %trunc_ln129_3" [obj_detect.cpp:172]   --->   Operation 464 'add' 'add_ln172_2' <Predicate = (edge)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 45 <SV = 43> <Delay = 3.25>
ST_45 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln171 = zext i17 %add_ln171_1" [obj_detect.cpp:171]   --->   Operation 465 'zext' 'zext_ln171' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 466 [1/1] (0.00ns)   --->   "%label_map_addr_1 = getelementptr i16 %label_map, i64 0, i64 %zext_ln171" [obj_detect.cpp:171]   --->   Operation 466 'getelementptr' 'label_map_addr_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 467 [2/2] (3.25ns)   --->   "%left = load i17 %label_map_addr_1" [obj_detect.cpp:171]   --->   Operation 467 'load' 'left' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_45 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln172_2 = zext i17 %add_ln172_2" [obj_detect.cpp:172]   --->   Operation 468 'zext' 'zext_ln172_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 469 [1/1] (0.00ns)   --->   "%label_map_addr_2 = getelementptr i16 %label_map, i64 0, i64 %zext_ln172_2" [obj_detect.cpp:172]   --->   Operation 469 'getelementptr' 'label_map_addr_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 470 [2/2] (3.25ns)   --->   "%up = load i17 %label_map_addr_2" [obj_detect.cpp:172]   --->   Operation 470 'load' 'up' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>

State 46 <SV = 44> <Delay = 6.50>
ST_46 : Operation 471 [1/1] (0.00ns)   --->   "%lbl_load_6 = load i16 %lbl" [obj_detect.cpp:175]   --->   Operation 471 'load' 'lbl_load_6' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 472 [1/2] (3.25ns)   --->   "%left = load i17 %label_map_addr_1" [obj_detect.cpp:171]   --->   Operation 472 'load' 'left' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_46 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln171 = trunc i16 %left" [obj_detect.cpp:171]   --->   Operation 473 'trunc' 'trunc_ln171' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 474 [1/2] (3.25ns)   --->   "%up = load i17 %label_map_addr_2" [obj_detect.cpp:172]   --->   Operation 474 'load' 'up' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_46 : Operation 475 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i16 %up" [obj_detect.cpp:172]   --->   Operation 475 'trunc' 'trunc_ln172' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 476 [1/1] (2.07ns)   --->   "%icmp_ln173 = icmp_ne  i16 %left, i16 0" [obj_detect.cpp:173]   --->   Operation 476 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 477 [1/1] (2.07ns)   --->   "%icmp_ln176 = icmp_ne  i16 %up, i16 0" [obj_detect.cpp:176]   --->   Operation 477 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 478 [1/1] (2.07ns)   --->   "%next_label_1 = add i16 %lbl_load_6, i16 1" [obj_detect.cpp:175]   --->   Operation 478 'add' 'next_label_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node next_label_2)   --->   "%next_label = select i1 %icmp_ln176, i16 %lbl_load_6, i16 %next_label_1" [obj_detect.cpp:174]   --->   Operation 479 'select' 'next_label' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node lbl_3)   --->   "%lbl_1 = select i1 %icmp_ln176, i16 %up, i16 %lbl_load_6" [obj_detect.cpp:174]   --->   Operation 480 'select' 'lbl_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 481 [1/1] (0.80ns) (out node of the LUT)   --->   "%next_label_2 = select i1 %icmp_ln173, i16 %lbl_load_6, i16 %next_label" [obj_detect.cpp:173]   --->   Operation 481 'select' 'next_label_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 482 [1/1] (0.80ns) (out node of the LUT)   --->   "%lbl_3 = select i1 %icmp_ln173, i16 %left, i16 %lbl_1" [obj_detect.cpp:173]   --->   Operation 482 'select' 'lbl_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 483 [1/1] (2.07ns)   --->   "%icmp_ln176_1 = icmp_ne  i16 %left, i16 %up" [obj_detect.cpp:176]   --->   Operation 483 'icmp' 'icmp_ln176_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node and_ln176_1)   --->   "%and_ln176 = and i1 %icmp_ln176, i1 %icmp_ln176_1" [obj_detect.cpp:176]   --->   Operation 484 'and' 'and_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 485 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln176_1 = and i1 %and_ln176, i1 %icmp_ln173" [obj_detect.cpp:176]   --->   Operation 485 'and' 'and_ln176_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 486 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %and_ln176_1, void %if.end327, void %if.then325" [obj_detect.cpp:176]   --->   Operation 486 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i16 %left" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 487 'zext' 'zext_ln24_2' <Predicate = (and_ln176_1)> <Delay = 0.00>
ST_46 : Operation 488 [1/1] (0.00ns)   --->   "%parent_addr_6 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_2" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 488 'getelementptr' 'parent_addr_6' <Predicate = (and_ln176_1)> <Delay = 0.00>
ST_46 : Operation 489 [2/2] (3.25ns)   --->   "%parent_load_6 = load i9 %parent_addr_6" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 489 'load' 'parent_load_6' <Predicate = (and_ln176_1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 47 <SV = 45> <Delay = 6.91>
ST_47 : Operation 490 [1/2] (3.25ns)   --->   "%parent_load_6 = load i9 %parent_addr_6" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 490 'load' 'parent_load_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_47 : Operation 491 [1/1] (2.07ns)   --->   "%icmp_ln24_1 = icmp_eq  i16 %parent_load_6, i16 %left" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 491 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 492 [1/1] (1.58ns)   --->   "%br_ln24 = br i1 %icmp_ln24_1, void %while.body.i.i.preheader, void %while.end.i.i" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 492 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>
ST_47 : Operation 493 [1/1] (1.58ns)   --->   "%br_ln24 = br void %while.body.i.i" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 493 'br' 'br_ln24' <Predicate = (!icmp_ln24_1)> <Delay = 1.58>

State 48 <SV = 46> <Delay = 3.25>
ST_48 : Operation 494 [1/1] (0.00ns)   --->   "%ra_1 = phi i9 %trunc_ln53, void %while.body.i.i, i9 %trunc_ln171, void %while.body.i.i.preheader" [obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 494 'phi' 'ra_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i9 %ra_1" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 495 'zext' 'zext_ln24_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 496 [1/1] (0.00ns)   --->   "%parent_addr_7 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_3" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 496 'getelementptr' 'parent_addr_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 497 [2/2] (3.25ns)   --->   "%ra = load i9 %parent_addr_7" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 497 'load' 'ra' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 49 <SV = 47> <Delay = 6.50>
ST_49 : Operation 498 [1/2] (3.25ns)   --->   "%ra = load i9 %parent_addr_7" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 498 'load' 'ra' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_49 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i16 %ra" [obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 499 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln24_4 = zext i16 %ra" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 500 'zext' 'zext_ln24_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 501 [1/1] (0.00ns)   --->   "%parent_addr_8 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_4" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 501 'getelementptr' 'parent_addr_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 502 [2/2] (3.25ns)   --->   "%parent_load_8 = load i9 %parent_addr_8" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 502 'load' 'parent_load_8' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 50 <SV = 48> <Delay = 5.33>
ST_50 : Operation 503 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 503 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_50 : Operation 504 [1/2] (3.25ns)   --->   "%parent_load_8 = load i9 %parent_addr_8" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 504 'load' 'parent_load_8' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_50 : Operation 505 [1/1] (2.07ns)   --->   "%icmp_ln24_2 = icmp_eq  i16 %parent_load_8, i16 %ra" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 505 'icmp' 'icmp_ln24_2' <Predicate = (!icmp_ln24_1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24_2, void %while.body.i.i, void %while.end.i.i.loopexit" [obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 506 'br' 'br_ln24' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_50 : Operation 507 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end.i.i"   --->   Operation 507 'br' 'br_ln0' <Predicate = (!icmp_ln24_1 & icmp_ln24_2)> <Delay = 1.58>
ST_50 : Operation 508 [1/1] (0.00ns)   --->   "%ra_i_0_lcssa = phi i16 %left, void %if.then325, i16 %ra, void %while.end.i.i.loopexit"   --->   Operation 508 'phi' 'ra_i_0_lcssa' <Predicate = (icmp_ln24_2) | (icmp_ln24_1)> <Delay = 0.00>
ST_50 : Operation 509 [1/1] (2.07ns)   --->   "%icmp_ln26_2 = icmp_eq  i16 %parent_load_6, i16 %ra_i_0_lcssa" [obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 509 'icmp' 'icmp_ln26_2' <Predicate = (icmp_ln24_2) | (icmp_ln24_1)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 510 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_2, void %while.body8.i.i.preheader, void %_ZL7uf_findP7ap_uintILi16EES0_.exit.i" [obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 510 'br' 'br_ln26' <Predicate = (icmp_ln24_2) | (icmp_ln24_1)> <Delay = 0.00>
ST_50 : Operation 511 [1/1] (1.58ns)   --->   "%br_ln26 = br void %while.body8.i.i" [obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 511 'br' 'br_ln26' <Predicate = (icmp_ln24_2 & !icmp_ln26_2) | (icmp_ln24_1 & !icmp_ln26_2)> <Delay = 1.58>

State 51 <SV = 49> <Delay = 3.25>
ST_51 : Operation 512 [1/1] (0.00ns)   --->   "%cur_4 = phi i9 %trunc_ln28_1, void %while.body8.i.i, i9 %trunc_ln171, void %while.body8.i.i.preheader" [obj_detect.cpp:28->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 512 'phi' 'cur_4' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln27_1 = zext i9 %cur_4" [obj_detect.cpp:27->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 513 'zext' 'zext_ln27_1' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 514 [1/1] (0.00ns)   --->   "%parent_addr_9 = getelementptr i16 %parent, i64 0, i64 %zext_ln27_1" [obj_detect.cpp:27->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 514 'getelementptr' 'parent_addr_9' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 515 [2/2] (3.25ns)   --->   "%cur_10 = load i9 %parent_addr_9" [obj_detect.cpp:29->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 515 'load' 'cur_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_51 : Operation 516 [1/1] (3.25ns)   --->   "%store_ln28 = store i16 %ra_i_0_lcssa, i9 %parent_addr_9" [obj_detect.cpp:28->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 516 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 52 <SV = 50> <Delay = 6.50>
ST_52 : Operation 517 [1/2] (3.25ns)   --->   "%cur_10 = load i9 %parent_addr_9" [obj_detect.cpp:29->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 517 'load' 'cur_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_52 : Operation 518 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i16 %cur_10" [obj_detect.cpp:28->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 518 'trunc' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i16 %cur_10" [obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 519 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 520 [1/1] (0.00ns)   --->   "%parent_addr_10 = getelementptr i16 %parent, i64 0, i64 %zext_ln26_1" [obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 520 'getelementptr' 'parent_addr_10' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 521 [2/2] (3.25ns)   --->   "%parent_load_10 = load i9 %parent_addr_10" [obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 521 'load' 'parent_load_10' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 53 <SV = 51> <Delay = 5.33>
ST_53 : Operation 522 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 522 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln26_2)> <Delay = 0.00>
ST_53 : Operation 523 [1/2] (3.25ns)   --->   "%parent_load_10 = load i9 %parent_addr_10" [obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 523 'load' 'parent_load_10' <Predicate = (!icmp_ln26_2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_53 : Operation 524 [1/1] (2.07ns)   --->   "%icmp_ln26_3 = icmp_eq  i16 %parent_load_10, i16 %ra_i_0_lcssa" [obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 524 'icmp' 'icmp_ln26_3' <Predicate = (!icmp_ln26_2)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_3, void %while.body8.i.i, void %_ZL7uf_findP7ap_uintILi16EES0_.exit.i.loopexit" [obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176]   --->   Operation 525 'br' 'br_ln26' <Predicate = (!icmp_ln26_2)> <Delay = 0.00>
ST_53 : Operation 526 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL7uf_findP7ap_uintILi16EES0_.exit.i"   --->   Operation 526 'br' 'br_ln0' <Predicate = (!icmp_ln26_2 & icmp_ln26_3)> <Delay = 0.00>
ST_53 : Operation 527 [1/1] (0.00ns)   --->   "%zext_ln24_5 = zext i16 %up" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 527 'zext' 'zext_ln24_5' <Predicate = (icmp_ln26_3) | (icmp_ln26_2)> <Delay = 0.00>
ST_53 : Operation 528 [1/1] (0.00ns)   --->   "%parent_addr_11 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_5" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 528 'getelementptr' 'parent_addr_11' <Predicate = (icmp_ln26_3) | (icmp_ln26_2)> <Delay = 0.00>
ST_53 : Operation 529 [2/2] (3.25ns)   --->   "%parent_load_11 = load i9 %parent_addr_11" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 529 'load' 'parent_load_11' <Predicate = (icmp_ln26_3) | (icmp_ln26_2)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 54 <SV = 52> <Delay = 6.91>
ST_54 : Operation 530 [1/2] (3.25ns)   --->   "%parent_load_11 = load i9 %parent_addr_11" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 530 'load' 'parent_load_11' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_54 : Operation 531 [1/1] (2.07ns)   --->   "%icmp_ln24_3 = icmp_eq  i16 %parent_load_11, i16 %up" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 531 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 532 [1/1] (1.58ns)   --->   "%br_ln24 = br i1 %icmp_ln24_3, void %while.body.i16.i.preheader, void %while.end.i17.i" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 532 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>
ST_54 : Operation 533 [1/1] (1.58ns)   --->   "%br_ln24 = br void %while.body.i16.i" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 533 'br' 'br_ln24' <Predicate = (!icmp_ln24_3)> <Delay = 1.58>

State 55 <SV = 53> <Delay = 3.25>
ST_55 : Operation 534 [1/1] (0.00ns)   --->   "%rb_1 = phi i9 %trunc_ln54, void %while.body.i16.i, i9 %trunc_ln172, void %while.body.i16.i.preheader" [obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 534 'phi' 'rb_1' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln24_6 = zext i9 %rb_1" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 535 'zext' 'zext_ln24_6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 536 [1/1] (0.00ns)   --->   "%parent_addr_12 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_6" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 536 'getelementptr' 'parent_addr_12' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 537 [2/2] (3.25ns)   --->   "%rb = load i9 %parent_addr_12" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 537 'load' 'rb' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 56 <SV = 54> <Delay = 6.50>
ST_56 : Operation 538 [1/2] (3.25ns)   --->   "%rb = load i9 %parent_addr_12" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 538 'load' 'rb' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_56 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i16 %rb" [obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 539 'trunc' 'trunc_ln54' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln24_7 = zext i16 %rb" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 540 'zext' 'zext_ln24_7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 541 [1/1] (0.00ns)   --->   "%parent_addr_13 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_7" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 541 'getelementptr' 'parent_addr_13' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 542 [2/2] (3.25ns)   --->   "%parent_load_13 = load i9 %parent_addr_13" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 542 'load' 'parent_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 57 <SV = 55> <Delay = 5.33>
ST_57 : Operation 543 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 543 'specloopname' 'specloopname_ln24' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_57 : Operation 544 [1/2] (3.25ns)   --->   "%parent_load_13 = load i9 %parent_addr_13" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 544 'load' 'parent_load_13' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_57 : Operation 545 [1/1] (2.07ns)   --->   "%icmp_ln24_4 = icmp_eq  i16 %parent_load_13, i16 %rb" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 545 'icmp' 'icmp_ln24_4' <Predicate = (!icmp_ln24_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 546 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24_4, void %while.body.i16.i, void %while.end.i17.i.loopexit" [obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 546 'br' 'br_ln24' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_57 : Operation 547 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.end.i17.i"   --->   Operation 547 'br' 'br_ln0' <Predicate = (!icmp_ln24_3 & icmp_ln24_4)> <Delay = 1.58>
ST_57 : Operation 548 [1/1] (0.00ns)   --->   "%rb_i_0_lcssa = phi i16 %up, void %_ZL7uf_findP7ap_uintILi16EES0_.exit.i, i16 %rb, void %while.end.i17.i.loopexit"   --->   Operation 548 'phi' 'rb_i_0_lcssa' <Predicate = (icmp_ln24_4) | (icmp_ln24_3)> <Delay = 0.00>
ST_57 : Operation 549 [1/1] (2.07ns)   --->   "%icmp_ln26_4 = icmp_eq  i16 %parent_load_11, i16 %rb_i_0_lcssa" [obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 549 'icmp' 'icmp_ln26_4' <Predicate = (icmp_ln24_4) | (icmp_ln24_3)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 550 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_4, void %while.body8.i31.i.preheader, void %_ZL7uf_findP7ap_uintILi16EES0_.exit32.i" [obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 550 'br' 'br_ln26' <Predicate = (icmp_ln24_4) | (icmp_ln24_3)> <Delay = 0.00>
ST_57 : Operation 551 [1/1] (1.58ns)   --->   "%br_ln26 = br void %while.body8.i31.i" [obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 551 'br' 'br_ln26' <Predicate = (icmp_ln24_4 & !icmp_ln26_4) | (icmp_ln24_3 & !icmp_ln26_4)> <Delay = 1.58>

State 58 <SV = 56> <Delay = 3.25>
ST_58 : Operation 552 [1/1] (0.00ns)   --->   "%cur_7 = phi i9 %trunc_ln28_2, void %while.body8.i31.i, i9 %trunc_ln172, void %while.body8.i31.i.preheader" [obj_detect.cpp:28->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 552 'phi' 'cur_7' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln27_2 = zext i9 %cur_7" [obj_detect.cpp:27->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 553 'zext' 'zext_ln27_2' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 554 [1/1] (0.00ns)   --->   "%parent_addr_14 = getelementptr i16 %parent, i64 0, i64 %zext_ln27_2" [obj_detect.cpp:27->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 554 'getelementptr' 'parent_addr_14' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 555 [2/2] (3.25ns)   --->   "%cur_12 = load i9 %parent_addr_14" [obj_detect.cpp:29->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 555 'load' 'cur_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_58 : Operation 556 [1/1] (3.25ns)   --->   "%store_ln28 = store i16 %rb_i_0_lcssa, i9 %parent_addr_14" [obj_detect.cpp:28->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 556 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 59 <SV = 57> <Delay = 6.50>
ST_59 : Operation 557 [1/2] (3.25ns)   --->   "%cur_12 = load i9 %parent_addr_14" [obj_detect.cpp:29->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 557 'load' 'cur_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_59 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i16 %cur_12" [obj_detect.cpp:28->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 558 'trunc' 'trunc_ln28_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i16 %cur_12" [obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 559 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 560 [1/1] (0.00ns)   --->   "%parent_addr_15 = getelementptr i16 %parent, i64 0, i64 %zext_ln26_2" [obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 560 'getelementptr' 'parent_addr_15' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 561 [2/2] (3.25ns)   --->   "%parent_load_15 = load i9 %parent_addr_15" [obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 561 'load' 'parent_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 60 <SV = 58> <Delay = 8.58>
ST_60 : Operation 562 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 562 'specloopname' 'specloopname_ln26' <Predicate = (and_ln160 & edge & and_ln176_1 & !icmp_ln26_4)> <Delay = 0.00>
ST_60 : Operation 563 [1/2] (3.25ns)   --->   "%parent_load_15 = load i9 %parent_addr_15" [obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 563 'load' 'parent_load_15' <Predicate = (and_ln160 & edge & and_ln176_1 & !icmp_ln26_4)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_60 : Operation 564 [1/1] (2.07ns)   --->   "%icmp_ln26_5 = icmp_eq  i16 %parent_load_15, i16 %rb_i_0_lcssa" [obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 564 'icmp' 'icmp_ln26_5' <Predicate = (and_ln160 & edge & and_ln176_1 & !icmp_ln26_4)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 565 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_5, void %while.body8.i31.i, void %_ZL7uf_findP7ap_uintILi16EES0_.exit32.i.loopexit" [obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176]   --->   Operation 565 'br' 'br_ln26' <Predicate = (and_ln160 & edge & and_ln176_1 & !icmp_ln26_4)> <Delay = 0.00>
ST_60 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL7uf_findP7ap_uintILi16EES0_.exit32.i"   --->   Operation 566 'br' 'br_ln0' <Predicate = (and_ln160 & edge & and_ln176_1 & !icmp_ln26_4 & icmp_ln26_5)> <Delay = 0.00>
ST_60 : Operation 567 [1/1] (2.07ns)   --->   "%icmp_ln55 = icmp_eq  i16 %ra_i_0_lcssa, i16 %rb_i_0_lcssa" [obj_detect.cpp:55->obj_detect.cpp:176]   --->   Operation 567 'icmp' 'icmp_ln55' <Predicate = (and_ln160 & edge & and_ln176_1 & icmp_ln26_5) | (and_ln160 & edge & and_ln176_1 & icmp_ln26_4)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %if.then.i, void %_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit" [obj_detect.cpp:55->obj_detect.cpp:176]   --->   Operation 568 'br' 'br_ln55' <Predicate = (and_ln160 & edge & and_ln176_1 & icmp_ln26_5) | (and_ln160 & edge & and_ln176_1 & icmp_ln26_4)> <Delay = 0.00>
ST_60 : Operation 569 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i16 %rb_i_0_lcssa" [obj_detect.cpp:55->obj_detect.cpp:176]   --->   Operation 569 'zext' 'zext_ln55' <Predicate = (and_ln160 & edge & and_ln176_1 & icmp_ln26_5 & !icmp_ln55) | (and_ln160 & edge & and_ln176_1 & icmp_ln26_4 & !icmp_ln55)> <Delay = 0.00>
ST_60 : Operation 570 [1/1] (0.00ns)   --->   "%parent_addr_16 = getelementptr i16 %parent, i64 0, i64 %zext_ln55" [obj_detect.cpp:55->obj_detect.cpp:176]   --->   Operation 570 'getelementptr' 'parent_addr_16' <Predicate = (and_ln160 & edge & and_ln176_1 & icmp_ln26_5 & !icmp_ln55) | (and_ln160 & edge & and_ln176_1 & icmp_ln26_4 & !icmp_ln55)> <Delay = 0.00>
ST_60 : Operation 571 [1/1] (3.25ns)   --->   "%store_ln55 = store i16 %ra_i_0_lcssa, i9 %parent_addr_16" [obj_detect.cpp:55->obj_detect.cpp:176]   --->   Operation 571 'store' 'store_ln55' <Predicate = (and_ln160 & edge & and_ln176_1 & icmp_ln26_5 & !icmp_ln55) | (and_ln160 & edge & and_ln176_1 & icmp_ln26_4 & !icmp_ln55)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_60 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln55 = br void %_ZL8uf_unionP7ap_uintILi16EES0_S0_.exit" [obj_detect.cpp:55->obj_detect.cpp:176]   --->   Operation 572 'br' 'br_ln55' <Predicate = (and_ln160 & edge & and_ln176_1 & icmp_ln26_5 & !icmp_ln55) | (and_ln160 & edge & and_ln176_1 & icmp_ln26_4 & !icmp_ln55)> <Delay = 0.00>
ST_60 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln176 = br void %if.end327" [obj_detect.cpp:176]   --->   Operation 573 'br' 'br_ln176' <Predicate = (and_ln160 & edge & and_ln176_1 & icmp_ln26_5) | (and_ln160 & edge & and_ln176_1 & icmp_ln26_4)> <Delay = 0.00>
ST_60 : Operation 574 [1/1] (1.58ns)   --->   "%store_ln177 = store i16 %next_label_2, i16 %lbl" [obj_detect.cpp:177]   --->   Operation 574 'store' 'store_ln177' <Predicate = (and_ln160 & edge & icmp_ln26_5) | (and_ln160 & edge & icmp_ln26_4) | (and_ln160 & edge & !and_ln176_1)> <Delay = 1.58>
ST_60 : Operation 575 [1/1] (1.58ns)   --->   "%br_ln177 = br void %if.end328" [obj_detect.cpp:177]   --->   Operation 575 'br' 'br_ln177' <Predicate = (and_ln160 & edge & icmp_ln26_5) | (and_ln160 & edge & icmp_ln26_4) | (and_ln160 & edge & !and_ln176_1)> <Delay = 1.58>
ST_60 : Operation 576 [1/1] (0.00ns)   --->   "%col_load_2 = load i32 %col" [obj_detect.cpp:180]   --->   Operation 576 'load' 'col_load_2' <Predicate = (icmp_ln26_5) | (icmp_ln26_4) | (!and_ln176_1) | (!edge) | (!and_ln160)> <Delay = 0.00>
ST_60 : Operation 577 [1/1] (2.55ns)   --->   "%col_1 = add i32 %col_load_2, i32 1" [obj_detect.cpp:180]   --->   Operation 577 'add' 'col_1' <Predicate = (icmp_ln26_5) | (icmp_ln26_4) | (!and_ln176_1) | (!edge) | (!and_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 578 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %gray_pix, i8 %gray_pix_1" [obj_detect.cpp:129]   --->   Operation 578 'store' 'store_ln129' <Predicate = (icmp_ln26_5) | (icmp_ln26_4) | (!and_ln176_1) | (!edge) | (!and_ln160)> <Delay = 0.00>
ST_60 : Operation 579 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %middle_3, i8 %middle_2" [obj_detect.cpp:129]   --->   Operation 579 'store' 'store_ln129' <Predicate = (icmp_ln26_5) | (icmp_ln26_4) | (!and_ln176_1) | (!edge) | (!and_ln160)> <Delay = 0.00>
ST_60 : Operation 580 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %top_3, i8 %top_2" [obj_detect.cpp:129]   --->   Operation 580 'store' 'store_ln129' <Predicate = (icmp_ln26_5) | (icmp_ln26_4) | (!and_ln176_1) | (!edge) | (!and_ln160)> <Delay = 0.00>
ST_60 : Operation 581 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %gray_pix_1_load, i8 %p_0_0_01759_298" [obj_detect.cpp:129]   --->   Operation 581 'store' 'store_ln129' <Predicate = (icmp_ln26_5) | (icmp_ln26_4) | (!and_ln176_1) | (!edge) | (!and_ln160)> <Delay = 0.00>
ST_60 : Operation 582 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %middle_2_load, i8 %p_0_0_01759_196" [obj_detect.cpp:129]   --->   Operation 582 'store' 'store_ln129' <Predicate = (icmp_ln26_5) | (icmp_ln26_4) | (!and_ln176_1) | (!edge) | (!and_ln160)> <Delay = 0.00>
ST_60 : Operation 583 [1/1] (0.00ns)   --->   "%store_ln129 = store i8 %top_2_load, i8 %p_0_0_0175994" [obj_detect.cpp:129]   --->   Operation 583 'store' 'store_ln129' <Predicate = (icmp_ln26_5) | (icmp_ln26_4) | (!and_ln176_1) | (!edge) | (!and_ln160)> <Delay = 0.00>
ST_60 : Operation 584 [1/1] (1.58ns)   --->   "%store_ln129 = store i17 %i_8, i17 %i_2" [obj_detect.cpp:129]   --->   Operation 584 'store' 'store_ln129' <Predicate = (icmp_ln26_5) | (icmp_ln26_4) | (!and_ln176_1) | (!edge) | (!and_ln160)> <Delay = 1.58>

State 61 <SV = 59> <Delay = 4.83>
ST_61 : Operation 585 [1/1] (0.00ns)   --->   "%lbl_2 = phi i16 %lbl_3, void %if.end327, i16 0, void %arrayidx29120136.exit, i16 0, void %arrayidx29120136.exit137"   --->   Operation 585 'phi' 'lbl_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 586 [1/1] (3.25ns)   --->   "%store_ln178 = store i16 %lbl_2, i17 %label_map_addr" [obj_detect.cpp:178]   --->   Operation 586 'store' 'store_ln178' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_61 : Operation 587 [1/1] (2.55ns)   --->   "%icmp_ln181 = icmp_eq  i32 %col_1, i32 320" [obj_detect.cpp:181]   --->   Operation 587 'icmp' 'icmp_ln181' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 588 [1/1] (2.55ns)   --->   "%add_ln181 = add i32 %row_2, i32 1" [obj_detect.cpp:181]   --->   Operation 588 'add' 'add_ln181' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 589 [1/1] (0.69ns)   --->   "%col_2 = select i1 %icmp_ln181, i32 0, i32 %col_1" [obj_detect.cpp:181]   --->   Operation 589 'select' 'col_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 590 [1/1] (0.69ns)   --->   "%row_3 = select i1 %icmp_ln181, i32 %add_ln181, i32 %row_2" [obj_detect.cpp:181]   --->   Operation 590 'select' 'row_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_61 : Operation 591 [1/1] (1.58ns)   --->   "%store_ln129 = store i32 %row_3, i32 %row" [obj_detect.cpp:129]   --->   Operation 591 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_61 : Operation 592 [1/1] (1.58ns)   --->   "%store_ln129 = store i32 %col_2, i32 %col" [obj_detect.cpp:129]   --->   Operation 592 'store' 'store_ln129' <Predicate = true> <Delay = 1.58>
ST_61 : Operation 593 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.inc211" [obj_detect.cpp:129]   --->   Operation 593 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 62 <SV = 3> <Delay = 3.50>
ST_62 : Operation 594 [1/1] (0.00ns)   --->   "%y_3 = load i8 %y"   --->   Operation 594 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 595 [1/1] (1.91ns)   --->   "%icmp_ln186 = icmp_eq  i8 %y_3, i8 239" [obj_detect.cpp:186]   --->   Operation 595 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln186 = br i1 %icmp_ln186, void %Pass1_5_inner0.split, void %PASS2" [obj_detect.cpp:186]   --->   Operation 596 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 597 [12/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 597 'urem' 'urem_ln186' <Predicate = (!icmp_ln186)> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 598 [1/1] (0.00ns)   --->   "%cur = alloca i32 1"   --->   Operation 598 'alloca' 'cur' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_62 : Operation 599 [1/1] (0.00ns)   --->   "%lbl_load = load i16 %lbl" [obj_detect.cpp:202]   --->   Operation 599 'load' 'lbl_load' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_62 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %lbl_load, i32 1, i32 15" [obj_detect.cpp:202]   --->   Operation 600 'partselect' 'tmp_40' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_62 : Operation 601 [1/1] (1.94ns)   --->   "%icmp_ln202 = icmp_eq  i15 %tmp_40, i15 0" [obj_detect.cpp:202]   --->   Operation 601 'icmp' 'icmp_ln202' <Predicate = (icmp_ln186)> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 602 [1/1] (1.58ns)   --->   "%store_ln202 = store i16 1, i16 %cur" [obj_detect.cpp:202]   --->   Operation 602 'store' 'store_ln202' <Predicate = (icmp_ln186)> <Delay = 1.58>
ST_62 : Operation 603 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body387" [obj_detect.cpp:202]   --->   Operation 603 'br' 'br_ln202' <Predicate = (icmp_ln186)> <Delay = 0.00>

State 63 <SV = 4> <Delay = 3.41>
ST_63 : Operation 604 [11/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 604 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 5> <Delay = 3.41>
ST_64 : Operation 605 [10/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 605 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 6> <Delay = 3.41>
ST_65 : Operation 606 [9/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 606 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 7> <Delay = 3.41>
ST_66 : Operation 607 [8/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 607 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 8> <Delay = 3.41>
ST_67 : Operation 608 [7/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 608 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 9> <Delay = 3.41>
ST_68 : Operation 609 [6/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 609 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 10> <Delay = 4.52>
ST_69 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i8 %y_3" [obj_detect.cpp:186]   --->   Operation 610 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 611 [1/1] (4.52ns)   --->   "%mul_ln186 = mul i17 %zext_ln186, i17 342" [obj_detect.cpp:186]   --->   Operation 611 'mul' 'mul_ln186' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 612 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul_ln186, i32 10, i32 16" [obj_detect.cpp:186]   --->   Operation 612 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 613 [5/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 613 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 11> <Delay = 4.17>
ST_70 : Operation 614 [1/1] (0.00ns)   --->   "%udiv_ln1_cast = zext i7 %tmp_41" [obj_detect.cpp:186]   --->   Operation 614 'zext' 'udiv_ln1_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 615 [1/1] (4.17ns)   --->   "%empty_48 = mul i14 %udiv_ln1_cast, i14 107" [obj_detect.cpp:186]   --->   Operation 615 'mul' 'empty_48' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 616 [4/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 616 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 12> <Delay = 6.43>
ST_71 : Operation 617 [1/1] (0.00ns)   --->   "%p_cast62 = zext i14 %empty_48" [obj_detect.cpp:186]   --->   Operation 617 'zext' 'p_cast62' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 618 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i64 0, i64 %p_cast62" [obj_detect.cpp:186]   --->   Operation 618 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 619 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i64 0, i64 %p_cast62" [obj_detect.cpp:186]   --->   Operation 619 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 620 [1/1] (0.00ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182 = getelementptr i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i64 0, i64 %p_cast62" [obj_detect.cpp:186]   --->   Operation 620 'getelementptr' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 621 [3/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 621 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 622 [1/1] (1.91ns)   --->   "%empty_49 = add i8 %y_3, i8 255"   --->   Operation 622 'add' 'empty_49' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 623 [1/1] (0.00ns)   --->   "%p_cast60 = zext i8 %empty_49"   --->   Operation 623 'zext' 'p_cast60' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 624 [1/1] (4.52ns)   --->   "%mul21 = mul i17 %p_cast60, i17 342"   --->   Operation 624 'mul' 'mul21' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 625 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul21, i32 10, i32 16"   --->   Operation 625 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 626 [1/1] (1.91ns)   --->   "%indvars_iv_next129 = add i8 %y_3, i8 1"   --->   Operation 626 'add' 'indvars_iv_next129' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 627 [1/1] (0.00ns)   --->   "%indvars_iv_next129_cast = zext i8 %indvars_iv_next129"   --->   Operation 627 'zext' 'indvars_iv_next129_cast' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 628 [1/1] (4.52ns)   --->   "%mul19 = mul i17 %indvars_iv_next129_cast, i17 342"   --->   Operation 628 'mul' 'mul19' <Predicate = true> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i7 @_ssdm_op_PartSelect.i7.i17.i32.i32, i17 %mul19, i32 10, i32 16"   --->   Operation 629 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 630 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180" [obj_detect.cpp:186]   --->   Operation 630 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_71 : Operation 631 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181" [obj_detect.cpp:186]   --->   Operation 631 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_71 : Operation 632 [2/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182" [obj_detect.cpp:186]   --->   Operation 632 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_71 : Operation 633 [1/1] (1.58ns)   --->   "%store_ln186 = store i8 %indvars_iv_next129, i8 %y" [obj_detect.cpp:186]   --->   Operation 633 'store' 'store_ln186' <Predicate = true> <Delay = 1.58>

State 72 <SV = 13> <Delay = 4.17>
ST_72 : Operation 634 [2/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 634 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i7 %tmp_42" [obj_detect.cpp:193]   --->   Operation 635 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 636 [1/1] (4.17ns)   --->   "%mul_ln193 = mul i14 %zext_ln193, i14 107" [obj_detect.cpp:193]   --->   Operation 636 'mul' 'mul_ln193' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 637 [1/1] (0.00ns)   --->   "%zext_ln193_13 = zext i7 %tmp_45" [obj_detect.cpp:193]   --->   Operation 637 'zext' 'zext_ln193_13' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 638 [1/1] (4.17ns)   --->   "%mul_ln193_1 = mul i14 %zext_ln193_13, i14 107" [obj_detect.cpp:193]   --->   Operation 638 'mul' 'mul_ln193_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 639 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_180" [obj_detect.cpp:186]   --->   Operation 639 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_72 : Operation 640 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_181" [obj_detect.cpp:186]   --->   Operation 640 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>
ST_72 : Operation 641 [1/2] (3.25ns)   --->   "%p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185 = load i14 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_182" [obj_detect.cpp:186]   --->   Operation 641 'load' 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8560> <RAM>

State 73 <SV = 14> <Delay = 6.97>
ST_73 : Operation 642 [1/12] (3.41ns)   --->   "%urem_ln186 = urem i8 %y_3, i8 3" [obj_detect.cpp:186]   --->   Operation 642 'urem' 'urem_ln186' <Predicate = true> <Delay = 3.41> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 11> <II = 2> <Delay = 3.41> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i2 %urem_ln186" [obj_detect.cpp:186]   --->   Operation 643 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 644 [1/1] (1.70ns)   --->   "%tmp = mux i1 @_ssdm_op_Mux.ap_auto.3i1.i2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_183, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_184, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_185, i2 %trunc_ln186" [obj_detect.cpp:186]   --->   Operation 644 'mux' 'tmp' <Predicate = true> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 645 [2/2] (1.86ns)   --->   "%call_ln186 = call void @hls_object_green_classification_Pipeline_Pass1_5_inner0, i1 %tmp, i14 %mul_ln193, i14 %empty_48, i14 %mul_ln193_1, i2 %trunc_ln186, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm" [obj_detect.cpp:186]   --->   Operation 645 'call' 'call_ln186' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 74 <SV = 15> <Delay = 0.00>
ST_74 : Operation 646 [1/1] (0.00ns)   --->   "%speclooptripcount_ln186 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 238, i64 238, i64 238" [obj_detect.cpp:186]   --->   Operation 646 'speclooptripcount' 'speclooptripcount_ln186' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 647 [1/1] (0.00ns)   --->   "%specloopname_ln186 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [obj_detect.cpp:186]   --->   Operation 647 'specloopname' 'specloopname_ln186' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 648 [1/2] (0.00ns)   --->   "%call_ln186 = call void @hls_object_green_classification_Pipeline_Pass1_5_inner0, i1 %tmp, i14 %mul_ln193, i14 %empty_48, i14 %mul_ln193_1, i2 %trunc_ln186, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm" [obj_detect.cpp:186]   --->   Operation 648 'call' 'call_ln186' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_74 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln186 = br void %Pass1_5_inner0" [obj_detect.cpp:186]   --->   Operation 649 'br' 'br_ln186' <Predicate = true> <Delay = 0.00>

State 75 <SV = 4> <Delay = 3.25>
ST_75 : Operation 650 [1/1] (0.00ns)   --->   "%i_9 = load i16 %cur" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 650 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 651 [1/1] (0.00ns)   --->   "%lbl_load_1 = load i16 %lbl" [obj_detect.cpp:202]   --->   Operation 651 'load' 'lbl_load_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 652 [1/1] (2.07ns)   --->   "%icmp_ln202_1 = icmp_ult  i16 %i_9, i16 %lbl_load_1" [obj_detect.cpp:202]   --->   Operation 652 'icmp' 'icmp_ln202_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 653 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202_1, void %for.body408.preheader, void %for.body387.split" [obj_detect.cpp:202]   --->   Operation 653 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i16 %i_9" [obj_detect.cpp:202]   --->   Operation 654 'zext' 'zext_ln202' <Predicate = (icmp_ln202_1)> <Delay = 0.00>
ST_75 : Operation 655 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln202" [obj_detect.cpp:205]   --->   Operation 655 'getelementptr' 'parent_addr' <Predicate = (icmp_ln202_1)> <Delay = 0.00>
ST_75 : Operation 656 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:205]   --->   Operation 656 'load' 'parent_load' <Predicate = (icmp_ln202_1)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_75 : Operation 657 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner, i16 %label_map, i8 %max_y, i8 %min_y, i9 %max_x, i16 %parent, i9 %min_x"   --->   Operation 657 'call' 'call_ln0' <Predicate = (!icmp_ln202_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 76 <SV = 5> <Delay = 5.33>
ST_76 : Operation 658 [1/1] (0.00ns)   --->   "%specpipeline_ln204 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [obj_detect.cpp:204]   --->   Operation 658 'specpipeline' 'specpipeline_ln204' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 659 [1/1] (0.00ns)   --->   "%speclooptripcount_ln202 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [obj_detect.cpp:202]   --->   Operation 659 'speclooptripcount' 'speclooptripcount_ln202' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 660 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [obj_detect.cpp:202]   --->   Operation 660 'specloopname' 'specloopname_ln202' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 661 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:205]   --->   Operation 661 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_76 : Operation 662 [1/1] (2.07ns)   --->   "%icmp_ln205 = icmp_eq  i16 %i_9, i16 %parent_load" [obj_detect.cpp:205]   --->   Operation 662 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 663 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %icmp_ln205, void %while.body.i.lr.ph, void %for.inc397" [obj_detect.cpp:205]   --->   Operation 663 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i16 %i_9" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 664 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln205)> <Delay = 0.00>
ST_76 : Operation 665 [1/1] (1.58ns)   --->   "%br_ln24 = br void %while.body.i" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 665 'br' 'br_ln24' <Predicate = (!icmp_ln205)> <Delay = 1.58>

State 77 <SV = 6> <Delay = 3.25>
ST_77 : Operation 666 [1/1] (0.00ns)   --->   "%root_1 = phi i9 %trunc_ln24, void %while.body.i.lr.ph, i9 %trunc_ln23, void %while.body.i" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 666 'phi' 'root_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i9 %root_1" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 667 'zext' 'zext_ln24' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 668 [1/1] (0.00ns)   --->   "%parent_addr_1 = getelementptr i16 %parent, i64 0, i64 %zext_ln24" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 668 'getelementptr' 'parent_addr_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 669 [2/2] (3.25ns)   --->   "%root_2 = load i9 %parent_addr_1" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 669 'load' 'root_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 78 <SV = 7> <Delay = 6.50>
ST_78 : Operation 670 [1/2] (3.25ns)   --->   "%root_2 = load i9 %parent_addr_1" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 670 'load' 'root_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_78 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i16 %root_2" [obj_detect.cpp:23->obj_detect.cpp:205]   --->   Operation 671 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 672 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i16 %root_2" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 672 'zext' 'zext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 673 [1/1] (0.00ns)   --->   "%parent_addr_2 = getelementptr i16 %parent, i64 0, i64 %zext_ln24_1" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 673 'getelementptr' 'parent_addr_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 674 [2/2] (3.25ns)   --->   "%parent_load_2 = load i9 %parent_addr_2" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 674 'load' 'parent_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 79 <SV = 8> <Delay = 5.33>
ST_79 : Operation 675 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 675 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 676 [1/2] (3.25ns)   --->   "%parent_load_2 = load i9 %parent_addr_2" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 676 'load' 'parent_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_79 : Operation 677 [1/1] (2.07ns)   --->   "%icmp_ln24 = icmp_eq  i16 %parent_load_2, i16 %root_2" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 677 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 678 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %while.body.i, void %while.end.i" [obj_detect.cpp:24->obj_detect.cpp:205]   --->   Operation 678 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 679 [1/1] (2.07ns)   --->   "%icmp_ln26 = icmp_eq  i16 %parent_load, i16 %root_2" [obj_detect.cpp:26->obj_detect.cpp:205]   --->   Operation 679 'icmp' 'icmp_ln26' <Predicate = (icmp_ln24)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 680 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %while.body8.i.preheader, void %_ZL7uf_findP7ap_uintILi16EES0_.exit" [obj_detect.cpp:26->obj_detect.cpp:205]   --->   Operation 680 'br' 'br_ln26' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_79 : Operation 681 [1/1] (1.58ns)   --->   "%br_ln26 = br void %while.body8.i" [obj_detect.cpp:26->obj_detect.cpp:205]   --->   Operation 681 'br' 'br_ln26' <Predicate = (icmp_ln24 & !icmp_ln26)> <Delay = 1.58>

State 80 <SV = 9> <Delay = 3.25>
ST_80 : Operation 682 [1/1] (0.00ns)   --->   "%cur_1 = phi i9 %trunc_ln28, void %while.body8.i, i9 %trunc_ln24, void %while.body8.i.preheader" [obj_detect.cpp:28->obj_detect.cpp:205]   --->   Operation 682 'phi' 'cur_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i9 %cur_1" [obj_detect.cpp:27->obj_detect.cpp:205]   --->   Operation 683 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 684 [1/1] (0.00ns)   --->   "%parent_addr_4 = getelementptr i16 %parent, i64 0, i64 %zext_ln27" [obj_detect.cpp:27->obj_detect.cpp:205]   --->   Operation 684 'getelementptr' 'parent_addr_4' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 685 [2/2] (3.25ns)   --->   "%cur_6 = load i9 %parent_addr_4" [obj_detect.cpp:29->obj_detect.cpp:205]   --->   Operation 685 'load' 'cur_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_80 : Operation 686 [1/1] (3.25ns)   --->   "%store_ln28 = store i16 %root_2, i9 %parent_addr_4" [obj_detect.cpp:28->obj_detect.cpp:205]   --->   Operation 686 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 81 <SV = 10> <Delay = 6.50>
ST_81 : Operation 687 [1/2] (3.25ns)   --->   "%cur_6 = load i9 %parent_addr_4" [obj_detect.cpp:29->obj_detect.cpp:205]   --->   Operation 687 'load' 'cur_6' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_81 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i16 %cur_6" [obj_detect.cpp:28->obj_detect.cpp:205]   --->   Operation 688 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 689 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i16 %cur_6" [obj_detect.cpp:26->obj_detect.cpp:205]   --->   Operation 689 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 690 [1/1] (0.00ns)   --->   "%parent_addr_5 = getelementptr i16 %parent, i64 0, i64 %zext_ln26" [obj_detect.cpp:26->obj_detect.cpp:205]   --->   Operation 690 'getelementptr' 'parent_addr_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 691 [2/2] (3.25ns)   --->   "%parent_load_4 = load i9 %parent_addr_5" [obj_detect.cpp:26->obj_detect.cpp:205]   --->   Operation 691 'load' 'parent_load_4' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 82 <SV = 11> <Delay = 8.58>
ST_82 : Operation 692 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [obj_detect.cpp:26->obj_detect.cpp:205]   --->   Operation 692 'specloopname' 'specloopname_ln26' <Predicate = (!icmp_ln205 & !icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 693 [1/2] (3.25ns)   --->   "%parent_load_4 = load i9 %parent_addr_5" [obj_detect.cpp:26->obj_detect.cpp:205]   --->   Operation 693 'load' 'parent_load_4' <Predicate = (!icmp_ln205 & !icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_82 : Operation 694 [1/1] (2.07ns)   --->   "%icmp_ln26_1 = icmp_eq  i16 %parent_load_4, i16 %root_2" [obj_detect.cpp:26->obj_detect.cpp:205]   --->   Operation 694 'icmp' 'icmp_ln26_1' <Predicate = (!icmp_ln205 & !icmp_ln26)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 695 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26_1, void %while.body8.i, void %_ZL7uf_findP7ap_uintILi16EES0_.exit.loopexit" [obj_detect.cpp:26->obj_detect.cpp:205]   --->   Operation 695 'br' 'br_ln26' <Predicate = (!icmp_ln205 & !icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 696 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZL7uf_findP7ap_uintILi16EES0_.exit"   --->   Operation 696 'br' 'br_ln0' <Predicate = (!icmp_ln205 & !icmp_ln26 & icmp_ln26_1)> <Delay = 0.00>
ST_82 : Operation 697 [1/1] (3.25ns)   --->   "%store_ln205 = store i16 %root_2, i9 %parent_addr" [obj_detect.cpp:205]   --->   Operation 697 'store' 'store_ln205' <Predicate = (!icmp_ln205 & icmp_ln26_1) | (!icmp_ln205 & icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_82 : Operation 698 [1/1] (0.00ns)   --->   "%br_ln205 = br void %for.inc397" [obj_detect.cpp:205]   --->   Operation 698 'br' 'br_ln205' <Predicate = (!icmp_ln205 & icmp_ln26_1) | (!icmp_ln205 & icmp_ln26)> <Delay = 0.00>
ST_82 : Operation 699 [1/1] (2.07ns)   --->   "%add_ln202 = add i16 %i_9, i16 1" [obj_detect.cpp:202]   --->   Operation 699 'add' 'add_ln202' <Predicate = (icmp_ln26_1) | (icmp_ln26) | (icmp_ln205)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 700 [1/1] (1.58ns)   --->   "%store_ln202 = store i16 %add_ln202, i16 %cur" [obj_detect.cpp:202]   --->   Operation 700 'store' 'store_ln202' <Predicate = (icmp_ln26_1) | (icmp_ln26) | (icmp_ln205)> <Delay = 1.58>
ST_82 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body387" [obj_detect.cpp:202]   --->   Operation 701 'br' 'br_ln202' <Predicate = (icmp_ln26_1) | (icmp_ln26) | (icmp_ln205)> <Delay = 0.00>

State 83 <SV = 5> <Delay = 1.58>
ST_83 : Operation 702 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_Pass3_outer_Pass3_inner, i16 %label_map, i8 %max_y, i8 %min_y, i9 %max_x, i16 %parent, i9 %min_x"   --->   Operation 702 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_83 : Operation 703 [1/1] (0.00ns)   --->   "%specmemcore_ln227 = specmemcore void @_ssdm_op_SpecMemCore, i1 %is_external, i64 666, i64 22, i64 18446744073709551615" [obj_detect.cpp:227]   --->   Operation 703 'specmemcore' 'specmemcore_ln227' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 704 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %icmp_ln202, void %for.inc481.preheader, void %pass_4" [obj_detect.cpp:230]   --->   Operation 704 'br' 'br_ln230' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 705 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 705 'alloca' 'i_5' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_83 : Operation 706 [1/1] (1.58ns)   --->   "%store_ln236 = store i16 1, i16 %i_5" [obj_detect.cpp:236]   --->   Operation 706 'store' 'store_ln236' <Predicate = (!icmp_ln202)> <Delay = 1.58>

State 84 <SV = 6> <Delay = 3.66>
ST_84 : Operation 707 [1/1] (0.00ns)   --->   "%lbl_load_2 = load i16 %lbl"   --->   Operation 707 'load' 'lbl_load_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 708 [2/2] (3.66ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_PASS_3_5_1, i16 %lbl_load_2, i16 %parent, i1 %is_external"   --->   Operation 708 'call' 'call_ln0' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 85 <SV = 7> <Delay = 0.00>
ST_85 : Operation 709 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_PASS_3_5_1, i16 %lbl_load_2, i16 %parent, i1 %is_external"   --->   Operation 709 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_85 : Operation 710 [1/1] (0.00ns)   --->   "%br_ln236 = br void %for.body488" [obj_detect.cpp:236]   --->   Operation 710 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>

State 86 <SV = 8> <Delay = 5.13>
ST_86 : Operation 711 [1/1] (0.00ns)   --->   "%i_7 = load i16 %i_5" [obj_detect.cpp:236]   --->   Operation 711 'load' 'i_7' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_86 : Operation 712 [1/1] (0.00ns)   --->   "%lbl_load_3 = load i16 %lbl" [obj_detect.cpp:236]   --->   Operation 712 'load' 'lbl_load_3' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_86 : Operation 713 [1/1] (2.07ns)   --->   "%icmp_ln236 = icmp_eq  i16 %i_7, i16 %lbl_load_3" [obj_detect.cpp:236]   --->   Operation 713 'icmp' 'icmp_ln236' <Predicate = (!icmp_ln202)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 714 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 65534, i64 32767"   --->   Operation 714 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_86 : Operation 715 [1/1] (0.00ns)   --->   "%br_ln236 = br i1 %icmp_ln236, void %for.body488.split, void %pass_4.loopexit" [obj_detect.cpp:236]   --->   Operation 715 'br' 'br_ln236' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_86 : Operation 716 [1/1] (0.00ns)   --->   "%zext_ln236 = zext i16 %i_7" [obj_detect.cpp:236]   --->   Operation 716 'zext' 'zext_ln236' <Predicate = (!icmp_ln202 & !icmp_ln236)> <Delay = 0.00>
ST_86 : Operation 717 [1/1] (0.00ns)   --->   "%parent_addr_3 = getelementptr i16 %parent, i64 0, i64 %zext_ln236" [obj_detect.cpp:237]   --->   Operation 717 'getelementptr' 'parent_addr_3' <Predicate = (!icmp_ln202 & !icmp_ln236)> <Delay = 0.00>
ST_86 : Operation 718 [2/2] (3.25ns)   --->   "%parent_load_3 = load i9 %parent_addr_3" [obj_detect.cpp:237]   --->   Operation 718 'load' 'parent_load_3' <Predicate = (!icmp_ln202 & !icmp_ln236)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_86 : Operation 719 [1/1] (0.00ns)   --->   "%br_ln0 = br void %pass_4"   --->   Operation 719 'br' 'br_ln0' <Predicate = (!icmp_ln202 & icmp_ln236)> <Delay = 0.00>
ST_86 : Operation 720 [1/1] (0.00ns)   --->   "%lbl_load_4 = load i16 %lbl"   --->   Operation 720 'load' 'lbl_load_4' <Predicate = (icmp_ln236) | (icmp_ln202)> <Delay = 0.00>
ST_86 : Operation 721 [2/2] (3.05ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass_4, i16 %lbl_load_4, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %count_loc, i16 %parent, i1 %is_external, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i8 %imgR, i8 %imgG, i8 %imgB, i1 %center_is_green"   --->   Operation 721 'call' 'call_ln0' <Predicate = (icmp_ln236) | (icmp_ln202)> <Delay = 3.05> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 9> <Delay = 5.33>
ST_87 : Operation 722 [1/1] (0.00ns)   --->   "%specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [obj_detect.cpp:236]   --->   Operation 722 'specloopname' 'specloopname_ln236' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 723 [1/2] (3.25ns)   --->   "%parent_load_3 = load i9 %parent_addr_3" [obj_detect.cpp:237]   --->   Operation 723 'load' 'parent_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_87 : Operation 724 [1/1] (2.07ns)   --->   "%icmp_ln237 = icmp_eq  i16 %i_7, i16 %parent_load_3" [obj_detect.cpp:237]   --->   Operation 724 'icmp' 'icmp_ln237' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 725 [1/1] (0.00ns)   --->   "%br_ln237 = br i1 %icmp_ln237, void %for.inc535, void %PASS_3_5_2_in" [obj_detect.cpp:237]   --->   Operation 725 'br' 'br_ln237' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 726 [1/1] (0.00ns)   --->   "%min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln236" [obj_detect.cpp:236]   --->   Operation 726 'getelementptr' 'min_x_addr' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_87 : Operation 727 [1/1] (0.00ns)   --->   "%max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln236" [obj_detect.cpp:236]   --->   Operation 727 'getelementptr' 'max_x_addr' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_87 : Operation 728 [1/1] (0.00ns)   --->   "%min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln236" [obj_detect.cpp:236]   --->   Operation 728 'getelementptr' 'min_y_addr' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_87 : Operation 729 [1/1] (0.00ns)   --->   "%max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln236" [obj_detect.cpp:236]   --->   Operation 729 'getelementptr' 'max_y_addr' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_87 : Operation 730 [2/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:242]   --->   Operation 730 'load' 'min_x_load' <Predicate = (icmp_ln237)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_87 : Operation 731 [2/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:242]   --->   Operation 731 'load' 'max_x_load' <Predicate = (icmp_ln237)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_87 : Operation 732 [2/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:243]   --->   Operation 732 'load' 'min_y_load' <Predicate = (icmp_ln237)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_87 : Operation 733 [2/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:243]   --->   Operation 733 'load' 'max_y_load' <Predicate = (icmp_ln237)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 88 <SV = 10> <Delay = 3.25>
ST_88 : Operation 734 [1/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:242]   --->   Operation 734 'load' 'min_x_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_88 : Operation 735 [1/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:242]   --->   Operation 735 'load' 'max_x_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_88 : Operation 736 [1/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:243]   --->   Operation 736 'load' 'min_y_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_88 : Operation 737 [1/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:243]   --->   Operation 737 'load' 'max_y_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>

State 89 <SV = 11> <Delay = 3.66>
ST_89 : Operation 738 [1/1] (0.00ns)   --->   "%lbl_load_5 = load i16 %lbl"   --->   Operation 738 'load' 'lbl_load_5' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 739 [2/2] (3.66ns)   --->   "%call_ln236 = call void @hls_object_green_classification_Pipeline_PASS_3_5_2_in, i16 %lbl_load_5, i16 %i_7, i9 %min_x_load, i9 %max_x_load, i8 %min_y_load, i8 %max_y_load, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %is_external" [obj_detect.cpp:236]   --->   Operation 739 'call' 'call_ln236' <Predicate = true> <Delay = 3.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 90 <SV = 12> <Delay = 3.66>
ST_90 : Operation 740 [1/2] (0.00ns)   --->   "%call_ln236 = call void @hls_object_green_classification_Pipeline_PASS_3_5_2_in, i16 %lbl_load_5, i16 %i_7, i9 %min_x_load, i9 %max_x_load, i8 %min_y_load, i8 %max_y_load, i16 %parent, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i1 %is_external" [obj_detect.cpp:236]   --->   Operation 740 'call' 'call_ln236' <Predicate = (icmp_ln237)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_90 : Operation 741 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc535"   --->   Operation 741 'br' 'br_ln0' <Predicate = (icmp_ln237)> <Delay = 0.00>
ST_90 : Operation 742 [1/1] (2.07ns)   --->   "%add_ln236 = add i16 %i_7, i16 1" [obj_detect.cpp:236]   --->   Operation 742 'add' 'add_ln236' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 743 [1/1] (1.58ns)   --->   "%store_ln236 = store i16 %add_ln236, i16 %i_5" [obj_detect.cpp:236]   --->   Operation 743 'store' 'store_ln236' <Predicate = true> <Delay = 1.58>
ST_90 : Operation 744 [1/1] (0.00ns)   --->   "%br_ln236 = br void %for.body488" [obj_detect.cpp:236]   --->   Operation 744 'br' 'br_ln236' <Predicate = true> <Delay = 0.00>

State 91 <SV = 9> <Delay = 0.00>
ST_91 : Operation 745 [1/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass_4, i16 %lbl_load_4, i16 %obj_x, i16 %obj_y, i1 %obj_is_green, i16 %count_loc, i16 %parent, i1 %is_external, i9 %min_x, i9 %max_x, i8 %min_y, i8 %max_y, i8 %imgR, i8 %imgG, i8 %imgB, i1 %center_is_green"   --->   Operation 745 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 92 <SV = 10> <Delay = 1.00>
ST_92 : Operation 746 [1/1] (0.00ns)   --->   "%count_loc_load = load i16 %count_loc"   --->   Operation 746 'load' 'count_loc_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 747 [1/1] (1.00ns)   --->   "%write_ln265 = write void @_ssdm_op_Write.s_axilite.i16P0A, i16 %object_count, i16 %count_loc_load" [obj_detect.cpp:265]   --->   Operation 747 'write' 'write_ln265' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 93 <SV = 11> <Delay = 0.00>
ST_93 : Operation 748 [1/1] (0.00ns)   --->   "%empty_50 = wait i32 @_ssdm_op_Wait"   --->   Operation 748 'wait' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 749 [2/2] (0.00ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass5_out_pass5_in, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i8 %imgR, i8 %imgG, i8 %imgB, i16 %label_map, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i1 %center_is_green"   --->   Operation 749 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 94 <SV = 12> <Delay = 4.50>
ST_94 : Operation 750 [1/2] (4.50ns)   --->   "%call_ln0 = call void @hls_object_green_classification_Pipeline_pass5_out_pass5_in, i24 %out_stream_V_data_V, i3 %out_stream_V_keep_V, i3 %out_stream_V_strb_V, i1 %out_stream_V_user_V, i1 %out_stream_V_last_V, i1 %out_stream_V_id_V, i1 %out_stream_V_dest_V, i8 %imgR, i8 %imgG, i8 %imgB, i16 %label_map, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1, i1 %p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm, i1 %center_is_green"   --->   Operation 750 'call' 'call_ln0' <Predicate = true> <Delay = 4.50> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 95 <SV = 13> <Delay = 0.00>
ST_95 : Operation 751 [1/1] (0.00ns)   --->   "%ret_ln293 = ret" [obj_detect.cpp:293]   --->   Operation 751 'ret' 'ret_ln293' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('lbl') [47]  (0.000 ns)
	'store' operation ('store_ln129', obj_detect.cpp:129) of constant 1 on local variable 'lbl' [107]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 5.329ns
The critical path consists of the following:
	'load' operation ('row', obj_detect.cpp:150) on local variable 'row' [114]  (0.000 ns)
	'xor' operation ('xor_ln137', obj_detect.cpp:137) [146]  (0.993 ns)
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 4>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 5>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 6>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 7>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 8>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 9>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 10>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 11>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 12>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 13>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 14>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 15>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 16>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 17>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 18>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 19>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 20>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 21>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 22>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 23>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 24>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 25>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 26>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 27>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 28>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 29>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 30>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 31>: 4.336ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)

 <State 32>: 5.361ns
The critical path consists of the following:
	'add' operation ('add_ln139_1', obj_detect.cpp:139) [152]  (2.107 ns)
	'getelementptr' operation ('imgR_addr', obj_detect.cpp:137) [156]  (0.000 ns)
	'store' operation ('store_ln137', obj_detect.cpp:137) of variable 'R', obj_detect.cpp:133 on array 'imgR' [180]  (3.254 ns)

 <State 33>: 6.912ns
The critical path consists of the following:
	multiplexor before operation 'mul' with delay (1.588 ns)
'mul' operation ('mul_ln137', obj_detect.cpp:137) [140]  (5.324 ns)

 <State 34>: 6.912ns
The critical path consists of the following:
	'mul' operation ('mul_ln137', obj_detect.cpp:137) [140]  (6.912 ns)

 <State 35>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln141_2', obj_detect.cpp:141) [199]  (7.080 ns)

 <State 36>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln141_2', obj_detect.cpp:141) [199]  (7.080 ns)

 <State 37>: 7.080ns
The critical path consists of the following:
	'mul' operation ('mul_ln141_2', obj_detect.cpp:141) [199]  (7.080 ns)

 <State 38>: 6.894ns
The critical path consists of the following:
	'urem' operation ('urem_ln137', obj_detect.cpp:137) [147]  (4.336 ns)
	'sub' operation ('sub_ln137', obj_detect.cpp:137) [149]  (1.565 ns)
	'select' operation ('select_ln137', obj_detect.cpp:137) [150]  (0.993 ns)

 <State 39>: 3.254ns
The critical path consists of the following:
	'store' operation ('store_ln166', obj_detect.cpp:166) of constant 0 on array 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7' [243]  (3.254 ns)

 <State 40>: 6.722ns
The critical path consists of the following:
	'load' operation ('p_0_0_0175994_load', obj_detect.cpp:161) on local variable 'p_0_0_0175994' [269]  (0.000 ns)
	'sub' operation ('sub_ln162_1', obj_detect.cpp:162) [296]  (1.915 ns)
	'add' operation ('add_ln162_1', obj_detect.cpp:162) [298]  (0.000 ns)
	'sub' operation ('gy', obj_detect.cpp:162) [299]  (3.757 ns)
	'mul' operation of DSP[304] ('mul_ln163_1', obj_detect.cpp:163) [303]  (1.050 ns)

 <State 41>: 5.630ns
The critical path consists of the following:
	'mul' operation ('mul_ln163', obj_detect.cpp:163) [301]  (5.630 ns)

 <State 42>: 2.100ns
The critical path consists of the following:
	'mul' operation of DSP[304] ('mul_ln163_1', obj_detect.cpp:163) [303]  (0.000 ns)
	'add' operation of DSP[304] ('mag_sq', obj_detect.cpp:163) [304]  (2.100 ns)

 <State 43>: 4.325ns
The critical path consists of the following:
	'add' operation of DSP[304] ('mag_sq', obj_detect.cpp:163) [304]  (2.100 ns)
	'icmp' operation ('edge', obj_detect.cpp:164) [305]  (2.225 ns)

 <State 44>: 5.847ns
The critical path consists of the following:
	'add' operation ('add_ln172', obj_detect.cpp:172) [356]  (1.915 ns)
	'add' operation ('add_ln172_1', obj_detect.cpp:172) [361]  (0.000 ns)
	'add' operation ('add_ln172_2', obj_detect.cpp:172) [362]  (3.932 ns)

 <State 45>: 3.254ns
The critical path consists of the following:
	'getelementptr' operation ('label_map_addr_1', obj_detect.cpp:171) [353]  (0.000 ns)
	'load' operation ('left', obj_detect.cpp:171) on array 'label_map' [354]  (3.254 ns)

 <State 46>: 6.508ns
The critical path consists of the following:
	'load' operation ('left', obj_detect.cpp:171) on array 'label_map' [354]  (3.254 ns)
	'getelementptr' operation ('parent_addr_6', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) [380]  (0.000 ns)
	'load' operation ('parent_load_6', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) on array 'parent' [381]  (3.254 ns)

 <State 47>: 6.919ns
The critical path consists of the following:
	'load' operation ('parent_load_6', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) on array 'parent' [381]  (3.254 ns)
	'icmp' operation ('icmp_ln24_1', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) [382]  (2.077 ns)
	multiplexor before 'phi' operation ('root') with incoming values : ('left', obj_detect.cpp:171) ('ra', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) [401]  (1.588 ns)

 <State 48>: 3.254ns
The critical path consists of the following:
	'phi' operation ('ra', obj_detect.cpp:53->obj_detect.cpp:176) with incoming values : ('trunc_ln171', obj_detect.cpp:171) ('trunc_ln53', obj_detect.cpp:53->obj_detect.cpp:176) [387]  (0.000 ns)
	'getelementptr' operation ('parent_addr_7', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) [390]  (0.000 ns)
	'load' operation ('ra', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) on array 'parent' [391]  (3.254 ns)

 <State 49>: 6.508ns
The critical path consists of the following:
	'load' operation ('ra', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) on array 'parent' [391]  (3.254 ns)
	'getelementptr' operation ('parent_addr_8', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) [394]  (0.000 ns)
	'load' operation ('parent_load_8', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) on array 'parent' [395]  (3.254 ns)

 <State 50>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load_8', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) on array 'parent' [395]  (3.254 ns)
	'icmp' operation ('icmp_ln24_2', obj_detect.cpp:24->obj_detect.cpp:53->obj_detect.cpp:176) [396]  (2.077 ns)

 <State 51>: 3.254ns
The critical path consists of the following:
	'phi' operation ('cur', obj_detect.cpp:28->obj_detect.cpp:53->obj_detect.cpp:176) with incoming values : ('trunc_ln171', obj_detect.cpp:171) ('trunc_ln28_1', obj_detect.cpp:28->obj_detect.cpp:53->obj_detect.cpp:176) [407]  (0.000 ns)
	'getelementptr' operation ('parent_addr_9', obj_detect.cpp:27->obj_detect.cpp:53->obj_detect.cpp:176) [410]  (0.000 ns)
	'load' operation ('cur', obj_detect.cpp:29->obj_detect.cpp:53->obj_detect.cpp:176) on array 'parent' [411]  (3.254 ns)

 <State 52>: 6.508ns
The critical path consists of the following:
	'load' operation ('cur', obj_detect.cpp:29->obj_detect.cpp:53->obj_detect.cpp:176) on array 'parent' [411]  (3.254 ns)
	'getelementptr' operation ('parent_addr_10', obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176) [415]  (0.000 ns)
	'load' operation ('parent_load_10', obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176) on array 'parent' [416]  (3.254 ns)

 <State 53>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load_10', obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176) on array 'parent' [416]  (3.254 ns)
	'icmp' operation ('icmp_ln26_3', obj_detect.cpp:26->obj_detect.cpp:53->obj_detect.cpp:176) [417]  (2.077 ns)

 <State 54>: 6.919ns
The critical path consists of the following:
	'load' operation ('parent_load_11', obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176) on array 'parent' [424]  (3.254 ns)
	'icmp' operation ('icmp_ln24_3', obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176) [425]  (2.077 ns)
	multiplexor before 'phi' operation ('root') with incoming values : ('up', obj_detect.cpp:172) ('rb', obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176) [444]  (1.588 ns)

 <State 55>: 3.254ns
The critical path consists of the following:
	'phi' operation ('rb', obj_detect.cpp:54->obj_detect.cpp:176) with incoming values : ('trunc_ln172', obj_detect.cpp:172) ('trunc_ln54', obj_detect.cpp:54->obj_detect.cpp:176) [430]  (0.000 ns)
	'getelementptr' operation ('parent_addr_12', obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176) [433]  (0.000 ns)
	'load' operation ('rb', obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176) on array 'parent' [434]  (3.254 ns)

 <State 56>: 6.508ns
The critical path consists of the following:
	'load' operation ('rb', obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176) on array 'parent' [434]  (3.254 ns)
	'getelementptr' operation ('parent_addr_13', obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176) [437]  (0.000 ns)
	'load' operation ('parent_load_13', obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176) on array 'parent' [438]  (3.254 ns)

 <State 57>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load_13', obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176) on array 'parent' [438]  (3.254 ns)
	'icmp' operation ('icmp_ln24_4', obj_detect.cpp:24->obj_detect.cpp:54->obj_detect.cpp:176) [439]  (2.077 ns)

 <State 58>: 3.254ns
The critical path consists of the following:
	'phi' operation ('cur', obj_detect.cpp:28->obj_detect.cpp:54->obj_detect.cpp:176) with incoming values : ('trunc_ln172', obj_detect.cpp:172) ('trunc_ln28_2', obj_detect.cpp:28->obj_detect.cpp:54->obj_detect.cpp:176) [450]  (0.000 ns)
	'getelementptr' operation ('parent_addr_14', obj_detect.cpp:27->obj_detect.cpp:54->obj_detect.cpp:176) [453]  (0.000 ns)
	'load' operation ('cur', obj_detect.cpp:29->obj_detect.cpp:54->obj_detect.cpp:176) on array 'parent' [454]  (3.254 ns)

 <State 59>: 6.508ns
The critical path consists of the following:
	'load' operation ('cur', obj_detect.cpp:29->obj_detect.cpp:54->obj_detect.cpp:176) on array 'parent' [454]  (3.254 ns)
	'getelementptr' operation ('parent_addr_15', obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176) [458]  (0.000 ns)
	'load' operation ('parent_load_15', obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176) on array 'parent' [459]  (3.254 ns)

 <State 60>: 8.585ns
The critical path consists of the following:
	'load' operation ('parent_load_15', obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176) on array 'parent' [459]  (3.254 ns)
	'icmp' operation ('icmp_ln26_5', obj_detect.cpp:26->obj_detect.cpp:54->obj_detect.cpp:176) [460]  (2.077 ns)
	blocking operation 3.254 ns on control path)

 <State 61>: 4.838ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln181', obj_detect.cpp:181) [482]  (2.552 ns)
	'select' operation ('row', obj_detect.cpp:181) [485]  (0.698 ns)
	'store' operation ('store_ln129', obj_detect.cpp:129) of variable 'row', obj_detect.cpp:181 on local variable 'row' [492]  (1.588 ns)

 <State 62>: 3.503ns
The critical path consists of the following:
	'load' operation ('y') on local variable 'y' [501]  (0.000 ns)
	'urem' operation ('urem_ln186', obj_detect.cpp:186) [516]  (3.412 ns)
	blocking operation 0.091 ns on control path)

 <State 63>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln186', obj_detect.cpp:186) [516]  (3.412 ns)

 <State 64>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln186', obj_detect.cpp:186) [516]  (3.412 ns)

 <State 65>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln186', obj_detect.cpp:186) [516]  (3.412 ns)

 <State 66>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln186', obj_detect.cpp:186) [516]  (3.412 ns)

 <State 67>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln186', obj_detect.cpp:186) [516]  (3.412 ns)

 <State 68>: 3.412ns
The critical path consists of the following:
	'urem' operation ('urem_ln186', obj_detect.cpp:186) [516]  (3.412 ns)

 <State 69>: 4.520ns
The critical path consists of the following:
	'mul' operation ('mul_ln186', obj_detect.cpp:186) [508]  (4.520 ns)

 <State 70>: 4.170ns
The critical path consists of the following:
	'mul' operation ('empty_48', obj_detect.cpp:186) [511]  (4.170 ns)

 <State 71>: 6.435ns
The critical path consists of the following:
	'add' operation ('empty_49') [518]  (1.915 ns)
	'mul' operation ('mul21') [520]  (4.520 ns)

 <State 72>: 4.170ns
The critical path consists of the following:
	'mul' operation ('mul_ln193', obj_detect.cpp:193) [523]  (4.170 ns)

 <State 73>: 6.979ns
The critical path consists of the following:
	'urem' operation ('urem_ln186', obj_detect.cpp:186) [516]  (3.412 ns)
	'mux' operation ('tmp', obj_detect.cpp:186) [533]  (1.707 ns)
	'call' operation ('call_ln186', obj_detect.cpp:186) to 'hls_object_green_classification_Pipeline_Pass1_5_inner0' [534]  (1.860 ns)

 <State 74>: 0.000ns
The critical path consists of the following:

 <State 75>: 3.254ns
The critical path consists of the following:
	'load' operation ('i', obj_detect.cpp:24->obj_detect.cpp:205) on local variable 'cur' [545]  (0.000 ns)
	'getelementptr' operation ('parent_addr', obj_detect.cpp:205) [554]  (0.000 ns)
	'load' operation ('parent_load', obj_detect.cpp:205) on array 'parent' [555]  (3.254 ns)

 <State 76>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load', obj_detect.cpp:205) on array 'parent' [555]  (3.254 ns)
	'icmp' operation ('icmp_ln205', obj_detect.cpp:205) [556]  (2.077 ns)

 <State 77>: 3.254ns
The critical path consists of the following:
	'phi' operation ('root', obj_detect.cpp:24->obj_detect.cpp:205) with incoming values : ('trunc_ln24', obj_detect.cpp:24->obj_detect.cpp:205) ('trunc_ln23', obj_detect.cpp:23->obj_detect.cpp:205) [562]  (0.000 ns)
	'getelementptr' operation ('parent_addr_1', obj_detect.cpp:24->obj_detect.cpp:205) [565]  (0.000 ns)
	'load' operation ('root', obj_detect.cpp:24->obj_detect.cpp:205) on array 'parent' [566]  (3.254 ns)

 <State 78>: 6.508ns
The critical path consists of the following:
	'load' operation ('root', obj_detect.cpp:24->obj_detect.cpp:205) on array 'parent' [566]  (3.254 ns)
	'getelementptr' operation ('parent_addr_2', obj_detect.cpp:24->obj_detect.cpp:205) [569]  (0.000 ns)
	'load' operation ('parent_load_2', obj_detect.cpp:24->obj_detect.cpp:205) on array 'parent' [570]  (3.254 ns)

 <State 79>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load_2', obj_detect.cpp:24->obj_detect.cpp:205) on array 'parent' [570]  (3.254 ns)
	'icmp' operation ('icmp_ln24', obj_detect.cpp:24->obj_detect.cpp:205) [571]  (2.077 ns)

 <State 80>: 3.254ns
The critical path consists of the following:
	'phi' operation ('cur', obj_detect.cpp:28->obj_detect.cpp:205) with incoming values : ('trunc_ln24', obj_detect.cpp:24->obj_detect.cpp:205) ('trunc_ln28', obj_detect.cpp:28->obj_detect.cpp:205) [579]  (0.000 ns)
	'getelementptr' operation ('parent_addr_4', obj_detect.cpp:27->obj_detect.cpp:205) [582]  (0.000 ns)
	'load' operation ('cur', obj_detect.cpp:29->obj_detect.cpp:205) on array 'parent' [583]  (3.254 ns)

 <State 81>: 6.508ns
The critical path consists of the following:
	'load' operation ('cur', obj_detect.cpp:29->obj_detect.cpp:205) on array 'parent' [583]  (3.254 ns)
	'getelementptr' operation ('parent_addr_5', obj_detect.cpp:26->obj_detect.cpp:205) [587]  (0.000 ns)
	'load' operation ('parent_load_4', obj_detect.cpp:26->obj_detect.cpp:205) on array 'parent' [588]  (3.254 ns)

 <State 82>: 8.585ns
The critical path consists of the following:
	'load' operation ('parent_load_4', obj_detect.cpp:26->obj_detect.cpp:205) on array 'parent' [588]  (3.254 ns)
	'icmp' operation ('icmp_ln26_1', obj_detect.cpp:26->obj_detect.cpp:205) [589]  (2.077 ns)
	blocking operation 3.254 ns on control path)

 <State 83>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('i') [605]  (0.000 ns)
	'store' operation ('store_ln236', obj_detect.cpp:236) of constant 1 on local variable 'i' [608]  (1.588 ns)

 <State 84>: 3.665ns
The critical path consists of the following:
	'load' operation ('lbl_load_2') on local variable 'lbl' [606]  (0.000 ns)
	'call' operation ('call_ln0') to 'hls_object_green_classification_Pipeline_PASS_3_5_1' [607]  (3.665 ns)

 <State 85>: 0.000ns
The critical path consists of the following:

 <State 86>: 5.132ns
The critical path consists of the following:
	'load' operation ('i', obj_detect.cpp:236) on local variable 'i' [611]  (0.000 ns)
	'getelementptr' operation ('parent_addr_3', obj_detect.cpp:237) [619]  (0.000 ns)
	'load' operation ('parent_load_3', obj_detect.cpp:237) on array 'parent' [620]  (3.254 ns)
	blocking operation 1.878 ns on control path)

 <State 87>: 5.331ns
The critical path consists of the following:
	'load' operation ('parent_load_3', obj_detect.cpp:237) on array 'parent' [620]  (3.254 ns)
	'icmp' operation ('icmp_ln237', obj_detect.cpp:237) [621]  (2.077 ns)

 <State 88>: 3.254ns
The critical path consists of the following:
	'load' operation ('min_x_load', obj_detect.cpp:242) on array 'min_x' [629]  (3.254 ns)

 <State 89>: 3.665ns
The critical path consists of the following:
	'load' operation ('lbl_load_5') on local variable 'lbl' [624]  (0.000 ns)
	'call' operation ('call_ln236', obj_detect.cpp:236) to 'hls_object_green_classification_Pipeline_PASS_3_5_2_in' [633]  (3.665 ns)

 <State 90>: 3.665ns
The critical path consists of the following:
	'add' operation ('add_ln236', obj_detect.cpp:236) [636]  (2.077 ns)
	'store' operation ('store_ln236', obj_detect.cpp:236) of variable 'add_ln236', obj_detect.cpp:236 on local variable 'i' [637]  (1.588 ns)

 <State 91>: 0.000ns
The critical path consists of the following:

 <State 92>: 1.000ns
The critical path consists of the following:
	'load' operation ('count_loc_load') on local variable 'count_loc' [644]  (0.000 ns)
	s_axi write operation ('write_ln265', obj_detect.cpp:265) on port 'object_count' (obj_detect.cpp:265) [645]  (1.000 ns)

 <State 93>: 0.000ns
The critical path consists of the following:

 <State 94>: 4.502ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'hls_object_green_classification_Pipeline_pass5_out_pass5_in' [647]  (4.502 ns)

 <State 95>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
