#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe9e290 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe9e420 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0xe95930 .functor NOT 1, L_0xeccdc0, C4<0>, C4<0>, C4<0>;
L_0xeccb70 .functor XOR 1, L_0xecca10, L_0xeccad0, C4<0>, C4<0>;
L_0xecccb0 .functor XOR 1, L_0xeccb70, L_0xeccbe0, C4<0>, C4<0>;
v0xeca230_0 .net *"_ivl_10", 0 0, L_0xeccbe0;  1 drivers
v0xeca330_0 .net *"_ivl_12", 0 0, L_0xecccb0;  1 drivers
v0xeca410_0 .net *"_ivl_2", 0 0, L_0xecc970;  1 drivers
v0xeca4d0_0 .net *"_ivl_4", 0 0, L_0xecca10;  1 drivers
v0xeca5b0_0 .net *"_ivl_6", 0 0, L_0xeccad0;  1 drivers
v0xeca6e0_0 .net *"_ivl_8", 0 0, L_0xeccb70;  1 drivers
v0xeca7c0_0 .var "clk", 0 0;
v0xeca860_0 .net "f_dut", 0 0, L_0xecc7b0;  1 drivers
v0xeca900_0 .net "f_ref", 0 0, L_0xecba70;  1 drivers
v0xecaa30_0 .var/2u "stats1", 159 0;
v0xecaad0_0 .var/2u "strobe", 0 0;
v0xecab70_0 .net "tb_match", 0 0, L_0xeccdc0;  1 drivers
v0xecac30_0 .net "tb_mismatch", 0 0, L_0xe95930;  1 drivers
v0xecacf0_0 .net "wavedrom_enable", 0 0, v0xec8d60_0;  1 drivers
v0xecad90_0 .net "wavedrom_title", 511 0, v0xec8e20_0;  1 drivers
v0xecae60_0 .net "x1", 0 0, v0xec8ee0_0;  1 drivers
v0xecaf00_0 .net "x2", 0 0, v0xec8f80_0;  1 drivers
v0xecb0b0_0 .net "x3", 0 0, v0xec9070_0;  1 drivers
L_0xecc970 .concat [ 1 0 0 0], L_0xecba70;
L_0xecca10 .concat [ 1 0 0 0], L_0xecba70;
L_0xeccad0 .concat [ 1 0 0 0], L_0xecc7b0;
L_0xeccbe0 .concat [ 1 0 0 0], L_0xecba70;
L_0xeccdc0 .cmp/eeq 1, L_0xecc970, L_0xecccb0;
S_0xe9e5b0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xe9e420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xe8ae70 .functor NOT 1, v0xec9070_0, C4<0>, C4<0>, C4<0>;
L_0xe9ecd0 .functor AND 1, L_0xe8ae70, v0xec8f80_0, C4<1>, C4<1>;
L_0xe959a0 .functor NOT 1, v0xec8ee0_0, C4<0>, C4<0>, C4<0>;
L_0xecb350 .functor AND 1, L_0xe9ecd0, L_0xe959a0, C4<1>, C4<1>;
L_0xecb420 .functor NOT 1, v0xec9070_0, C4<0>, C4<0>, C4<0>;
L_0xecb490 .functor AND 1, L_0xecb420, v0xec8f80_0, C4<1>, C4<1>;
L_0xecb540 .functor AND 1, L_0xecb490, v0xec8ee0_0, C4<1>, C4<1>;
L_0xecb600 .functor OR 1, L_0xecb350, L_0xecb540, C4<0>, C4<0>;
L_0xecb760 .functor NOT 1, v0xec8f80_0, C4<0>, C4<0>, C4<0>;
L_0xecb7d0 .functor AND 1, v0xec9070_0, L_0xecb760, C4<1>, C4<1>;
L_0xecb8f0 .functor AND 1, L_0xecb7d0, v0xec8ee0_0, C4<1>, C4<1>;
L_0xecb960 .functor OR 1, L_0xecb600, L_0xecb8f0, C4<0>, C4<0>;
L_0xecbae0 .functor AND 1, v0xec9070_0, v0xec8f80_0, C4<1>, C4<1>;
L_0xecbb50 .functor AND 1, L_0xecbae0, v0xec8ee0_0, C4<1>, C4<1>;
L_0xecba70 .functor OR 1, L_0xecb960, L_0xecbb50, C4<0>, C4<0>;
v0xe95ba0_0 .net *"_ivl_0", 0 0, L_0xe8ae70;  1 drivers
v0xe95c40_0 .net *"_ivl_10", 0 0, L_0xecb490;  1 drivers
v0xe8aee0_0 .net *"_ivl_12", 0 0, L_0xecb540;  1 drivers
v0xec76c0_0 .net *"_ivl_14", 0 0, L_0xecb600;  1 drivers
v0xec77a0_0 .net *"_ivl_16", 0 0, L_0xecb760;  1 drivers
v0xec78d0_0 .net *"_ivl_18", 0 0, L_0xecb7d0;  1 drivers
v0xec79b0_0 .net *"_ivl_2", 0 0, L_0xe9ecd0;  1 drivers
v0xec7a90_0 .net *"_ivl_20", 0 0, L_0xecb8f0;  1 drivers
v0xec7b70_0 .net *"_ivl_22", 0 0, L_0xecb960;  1 drivers
v0xec7ce0_0 .net *"_ivl_24", 0 0, L_0xecbae0;  1 drivers
v0xec7dc0_0 .net *"_ivl_26", 0 0, L_0xecbb50;  1 drivers
v0xec7ea0_0 .net *"_ivl_4", 0 0, L_0xe959a0;  1 drivers
v0xec7f80_0 .net *"_ivl_6", 0 0, L_0xecb350;  1 drivers
v0xec8060_0 .net *"_ivl_8", 0 0, L_0xecb420;  1 drivers
v0xec8140_0 .net "f", 0 0, L_0xecba70;  alias, 1 drivers
v0xec8200_0 .net "x1", 0 0, v0xec8ee0_0;  alias, 1 drivers
v0xec82c0_0 .net "x2", 0 0, v0xec8f80_0;  alias, 1 drivers
v0xec8380_0 .net "x3", 0 0, v0xec9070_0;  alias, 1 drivers
S_0xec84c0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0xe9e420;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0xec8ca0_0 .net "clk", 0 0, v0xeca7c0_0;  1 drivers
v0xec8d60_0 .var "wavedrom_enable", 0 0;
v0xec8e20_0 .var "wavedrom_title", 511 0;
v0xec8ee0_0 .var "x1", 0 0;
v0xec8f80_0 .var "x2", 0 0;
v0xec9070_0 .var "x3", 0 0;
E_0xe990e0/0 .event negedge, v0xec8ca0_0;
E_0xe990e0/1 .event posedge, v0xec8ca0_0;
E_0xe990e0 .event/or E_0xe990e0/0, E_0xe990e0/1;
E_0xe98e70 .event negedge, v0xec8ca0_0;
E_0xe849f0 .event posedge, v0xec8ca0_0;
S_0xec87a0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0xec84c0;
 .timescale -12 -12;
v0xec89a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xec8aa0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0xec84c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xec9170 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0xe9e420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0xecbd80 .functor NOT 1, v0xec8f80_0, C4<0>, C4<0>, C4<0>;
L_0xecbf00 .functor AND 1, v0xec9070_0, L_0xecbd80, C4<1>, C4<1>;
L_0xecc0f0 .functor NOT 1, v0xec9070_0, C4<0>, C4<0>, C4<0>;
L_0xecc160 .functor AND 1, L_0xecc0f0, v0xec8f80_0, C4<1>, C4<1>;
L_0xecc250 .functor NOT 1, v0xec8ee0_0, C4<0>, C4<0>, C4<0>;
L_0xecc3d0 .functor AND 1, L_0xecc160, L_0xecc250, C4<1>, C4<1>;
L_0xecc520 .functor OR 1, L_0xecbf00, L_0xecc3d0, C4<0>, C4<0>;
L_0xecc630 .functor AND 1, v0xec9070_0, v0xec8f80_0, C4<1>, C4<1>;
L_0xecc6f0 .functor AND 1, L_0xecc630, v0xec8ee0_0, C4<1>, C4<1>;
L_0xecc7b0 .functor OR 1, L_0xecc520, L_0xecc6f0, C4<0>, C4<0>;
v0xec9380_0 .net *"_ivl_0", 0 0, L_0xecbd80;  1 drivers
v0xec9460_0 .net *"_ivl_10", 0 0, L_0xecc3d0;  1 drivers
v0xec9540_0 .net *"_ivl_12", 0 0, L_0xecc520;  1 drivers
v0xec9630_0 .net *"_ivl_14", 0 0, L_0xecc630;  1 drivers
v0xec9710_0 .net *"_ivl_16", 0 0, L_0xecc6f0;  1 drivers
v0xec9840_0 .net *"_ivl_2", 0 0, L_0xecbf00;  1 drivers
v0xec9920_0 .net *"_ivl_4", 0 0, L_0xecc0f0;  1 drivers
v0xec9a00_0 .net *"_ivl_6", 0 0, L_0xecc160;  1 drivers
v0xec9ae0_0 .net *"_ivl_8", 0 0, L_0xecc250;  1 drivers
v0xec9c50_0 .net "f", 0 0, L_0xecc7b0;  alias, 1 drivers
v0xec9d10_0 .net "x1", 0 0, v0xec8ee0_0;  alias, 1 drivers
v0xec9db0_0 .net "x2", 0 0, v0xec8f80_0;  alias, 1 drivers
v0xec9ea0_0 .net "x3", 0 0, v0xec9070_0;  alias, 1 drivers
S_0xeca010 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0xe9e420;
 .timescale -12 -12;
E_0xe99330 .event anyedge, v0xecaad0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xecaad0_0;
    %nor/r;
    %assign/vec4 v0xecaad0_0, 0;
    %wait E_0xe99330;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xec84c0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xec8ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xec8f80_0, 0;
    %assign/vec4 v0xec9070_0, 0;
    %wait E_0xe98e70;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe849f0;
    %load/vec4 v0xec9070_0;
    %load/vec4 v0xec8f80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xec8ee0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0xec8ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xec8f80_0, 0;
    %assign/vec4 v0xec9070_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xe98e70;
    %fork TD_tb.stim1.wavedrom_stop, S_0xec8aa0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe990e0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0xec8ee0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xec8f80_0, 0;
    %assign/vec4 v0xec9070_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xe9e420;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xeca7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xecaad0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xe9e420;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xeca7c0_0;
    %inv;
    %store/vec4 v0xeca7c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xe9e420;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0xec8ca0_0, v0xecac30_0, v0xecb0b0_0, v0xecaf00_0, v0xecae60_0, v0xeca900_0, v0xeca860_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xe9e420;
T_7 ;
    %load/vec4 v0xecaa30_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xecaa30_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xecaa30_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0xecaa30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xecaa30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xecaa30_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xecaa30_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xe9e420;
T_8 ;
    %wait E_0xe990e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xecaa30_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecaa30_0, 4, 32;
    %load/vec4 v0xecab70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xecaa30_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecaa30_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xecaa30_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecaa30_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xeca900_0;
    %load/vec4 v0xeca900_0;
    %load/vec4 v0xeca860_0;
    %xor;
    %load/vec4 v0xeca900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xecaa30_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecaa30_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xecaa30_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xecaa30_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/truthtable1/iter10/response3/top_module.sv";
