//Create a module that implements an AND gate.
module top_module( 
    input a, 
    input b, 
    output out );
  assign out = a && b;
endmodule
