xpm_memory.sv,systemverilog,xil_defaultlib,D:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../ps_clock_test.srcs/sources_1/ip/ila_led/hdl/verilog"
xpm_VCOMP.vhd,vhdl,xpm,D:/Xilinx/Vivado/2017.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../ps_clock_test.srcs/sources_1/ip/ila_led/hdl/verilog"
ila_led.v,verilog,xil_defaultlib,../../../../ps_clock_test.srcs/sources_1/ip/ila_led/sim/ila_led.v,incdir="../../../../ps_clock_test.srcs/sources_1/ip/ila_led/hdl/verilog"
glbl.v,Verilog,xil_defaultlib,glbl.v
