/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* ADC_1_Bypass */
#define ADC_1_Bypass__0__DR CYREG_GPIO_PRT2_DR
#define ADC_1_Bypass__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1_Bypass__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1_Bypass__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1_Bypass__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define ADC_1_Bypass__0__HSIOM_MASK 0xF0000000u
#define ADC_1_Bypass__0__HSIOM_SHIFT 28u
#define ADC_1_Bypass__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_Bypass__0__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1_Bypass__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_Bypass__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1_Bypass__0__MASK 0x80u
#define ADC_1_Bypass__0__PC CYREG_GPIO_PRT2_PC
#define ADC_1_Bypass__0__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1_Bypass__0__PORT 2u
#define ADC_1_Bypass__0__PS CYREG_GPIO_PRT2_PS
#define ADC_1_Bypass__0__SHIFT 7u
#define ADC_1_Bypass__DR CYREG_GPIO_PRT2_DR
#define ADC_1_Bypass__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define ADC_1_Bypass__DR_INV CYREG_GPIO_PRT2_DR_INV
#define ADC_1_Bypass__DR_SET CYREG_GPIO_PRT2_DR_SET
#define ADC_1_Bypass__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_Bypass__INTR CYREG_GPIO_PRT2_INTR
#define ADC_1_Bypass__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define ADC_1_Bypass__INTSTAT CYREG_GPIO_PRT2_INTR
#define ADC_1_Bypass__MASK 0x80u
#define ADC_1_Bypass__PC CYREG_GPIO_PRT2_PC
#define ADC_1_Bypass__PC2 CYREG_GPIO_PRT2_PC2
#define ADC_1_Bypass__PORT 2u
#define ADC_1_Bypass__PS CYREG_GPIO_PRT2_PS
#define ADC_1_Bypass__SHIFT 7u

/* ADC_1_cy_psoc4_sar_1 */
#define ADC_1_cy_psoc4_sar_1__CLOCK_DIV_ID 0x00000044u
#define ADC_1_cy_psoc4_sar_1__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_NEWVALUE CYREG_SAR_CHAN_RESULT_NEWVALUE
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT_UPDATED CYREG_SAR_CHAN_RESULT_UPDATED
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_NEWVALUE CYREG_SAR_CHAN_WORK_NEWVALUE
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK_UPDATED CYREG_SAR_CHAN_WORK_UPDATED
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_1_cy_psoc4_sar_1__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_1_cy_psoc4_sar_1__SAR_CTRL CYREG_SAR_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_INTR CYREG_SAR_INTR
#define ADC_1_cy_psoc4_sar_1__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_1_cy_psoc4_sar_1__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_1_cy_psoc4_sar_1__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_1_cy_psoc4_sar_1__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_1_cy_psoc4_sar_1__SAR_NUMBER 0u
#define ADC_1_cy_psoc4_sar_1__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_1_cy_psoc4_sar_1__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_1_cy_psoc4_sar_1__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_1_cy_psoc4_sar_1__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_1_cy_psoc4_sar_1__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_1_cy_psoc4_sar_1__SAR_STATUS CYREG_SAR_STATUS
#define ADC_1_cy_psoc4_sar_1__SAR_WOUNDING CYREG_SAR_WOUNDING

/* ADC_1_cy_psoc4_sarmux_1 */
#define ADC_1_cy_psoc4_sarmux_1__CH_0_PIN 5
#define ADC_1_cy_psoc4_sarmux_1__CH_0_PORT 0
#define ADC_1_cy_psoc4_sarmux_1__CH_1_PIN 7
#define ADC_1_cy_psoc4_sarmux_1__CH_1_PORT 0
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_NEWVALUE CYREG_SAR_CHAN_RESULT_NEWVALUE
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT_UPDATED CYREG_SAR_CHAN_RESULT_UPDATED
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK_NEWVALUE CYREG_SAR_CHAN_WORK_NEWVALUE
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK_UPDATED CYREG_SAR_CHAN_WORK_UPDATED
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_1_cy_psoc4_sarmux_1__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_1_cy_psoc4_sarmux_1__SAR_INJ_CHAN_CONFIG CYREG_SAR_INJ_CHAN_CONFIG
#define ADC_1_cy_psoc4_sarmux_1__SAR_INJ_RESULT CYREG_SAR_INJ_RESULT
#define ADC_1_cy_psoc4_sarmux_1__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_1_cy_psoc4_sarmux_1__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_1_cy_psoc4_sarmux_1__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_1_cy_psoc4_sarmux_1__VNEG0 0

/* ADC_1_intSarClock */
#define ADC_1_intSarClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL12
#define ADC_1_intSarClock__DIV_ID 0x00000044u
#define ADC_1_intSarClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define ADC_1_intSarClock__PA_DIV_ID 0x000000FFu

/* ADC_1_intUabClock */
#define ADC_1_intUabClock__DIV_ID 0x00000040u
#define ADC_1_intUabClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define ADC_1_intUabClock__PA_DIV_ID 0x000000FFu

/* Miscellaneous */
#define ADC_1_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define ADC_1_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define ADC_1_IRQ__INTC_MASK 0x8000u
#define ADC_1_IRQ__INTC_NUMBER 15u
#define ADC_1_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_1_IRQ__INTC_PRIOR_NUM 3u
#define ADC_1_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR3
#define ADC_1_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define ADC_1_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define CPU_ANA_IN1__0__DR CYREG_GPIO_PRT3_DR
#define CPU_ANA_IN1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CPU_ANA_IN1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CPU_ANA_IN1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CPU_ANA_IN1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define CPU_ANA_IN1__0__HSIOM_MASK 0x00F00000u
#define CPU_ANA_IN1__0__HSIOM_SHIFT 20u
#define CPU_ANA_IN1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_ANA_IN1__0__INTR CYREG_GPIO_PRT3_INTR
#define CPU_ANA_IN1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_ANA_IN1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CPU_ANA_IN1__0__MASK 0x20u
#define CPU_ANA_IN1__0__PC CYREG_GPIO_PRT3_PC
#define CPU_ANA_IN1__0__PC2 CYREG_GPIO_PRT3_PC2
#define CPU_ANA_IN1__0__PORT 3u
#define CPU_ANA_IN1__0__PS CYREG_GPIO_PRT3_PS
#define CPU_ANA_IN1__0__SHIFT 5u
#define CPU_ANA_IN1__DR CYREG_GPIO_PRT3_DR
#define CPU_ANA_IN1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CPU_ANA_IN1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CPU_ANA_IN1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CPU_ANA_IN1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_ANA_IN1__INTR CYREG_GPIO_PRT3_INTR
#define CPU_ANA_IN1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_ANA_IN1__INTSTAT CYREG_GPIO_PRT3_INTR
#define CPU_ANA_IN1__MASK 0x20u
#define CPU_ANA_IN1__PC CYREG_GPIO_PRT3_PC
#define CPU_ANA_IN1__PC2 CYREG_GPIO_PRT3_PC2
#define CPU_ANA_IN1__PORT 3u
#define CPU_ANA_IN1__PS CYREG_GPIO_PRT3_PS
#define CPU_ANA_IN1__SHIFT 5u
#define CPU_ANA_IN2__0__DR CYREG_GPIO_PRT3_DR
#define CPU_ANA_IN2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CPU_ANA_IN2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CPU_ANA_IN2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CPU_ANA_IN2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define CPU_ANA_IN2__0__HSIOM_MASK 0xF0000000u
#define CPU_ANA_IN2__0__HSIOM_SHIFT 28u
#define CPU_ANA_IN2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_ANA_IN2__0__INTR CYREG_GPIO_PRT3_INTR
#define CPU_ANA_IN2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_ANA_IN2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CPU_ANA_IN2__0__MASK 0x80u
#define CPU_ANA_IN2__0__PC CYREG_GPIO_PRT3_PC
#define CPU_ANA_IN2__0__PC2 CYREG_GPIO_PRT3_PC2
#define CPU_ANA_IN2__0__PORT 3u
#define CPU_ANA_IN2__0__PS CYREG_GPIO_PRT3_PS
#define CPU_ANA_IN2__0__SHIFT 7u
#define CPU_ANA_IN2__DR CYREG_GPIO_PRT3_DR
#define CPU_ANA_IN2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CPU_ANA_IN2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CPU_ANA_IN2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CPU_ANA_IN2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_ANA_IN2__INTR CYREG_GPIO_PRT3_INTR
#define CPU_ANA_IN2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_ANA_IN2__INTSTAT CYREG_GPIO_PRT3_INTR
#define CPU_ANA_IN2__MASK 0x80u
#define CPU_ANA_IN2__PC CYREG_GPIO_PRT3_PC
#define CPU_ANA_IN2__PC2 CYREG_GPIO_PRT3_PC2
#define CPU_ANA_IN2__PORT 3u
#define CPU_ANA_IN2__PS CYREG_GPIO_PRT3_PS
#define CPU_ANA_IN2__SHIFT 7u
#define CPU_ANA_OUT1__0__DR CYREG_GPIO_PRT1_DR
#define CPU_ANA_OUT1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CPU_ANA_OUT1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CPU_ANA_OUT1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CPU_ANA_OUT1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CPU_ANA_OUT1__0__HSIOM_MASK 0x0000F000u
#define CPU_ANA_OUT1__0__HSIOM_SHIFT 12u
#define CPU_ANA_OUT1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_ANA_OUT1__0__INTR CYREG_GPIO_PRT1_INTR
#define CPU_ANA_OUT1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_ANA_OUT1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CPU_ANA_OUT1__0__MASK 0x08u
#define CPU_ANA_OUT1__0__PC CYREG_GPIO_PRT1_PC
#define CPU_ANA_OUT1__0__PC2 CYREG_GPIO_PRT1_PC2
#define CPU_ANA_OUT1__0__PORT 1u
#define CPU_ANA_OUT1__0__PS CYREG_GPIO_PRT1_PS
#define CPU_ANA_OUT1__0__SHIFT 3u
#define CPU_ANA_OUT1__DR CYREG_GPIO_PRT1_DR
#define CPU_ANA_OUT1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CPU_ANA_OUT1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CPU_ANA_OUT1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CPU_ANA_OUT1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_ANA_OUT1__INTR CYREG_GPIO_PRT1_INTR
#define CPU_ANA_OUT1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_ANA_OUT1__INTSTAT CYREG_GPIO_PRT1_INTR
#define CPU_ANA_OUT1__MASK 0x08u
#define CPU_ANA_OUT1__PC CYREG_GPIO_PRT1_PC
#define CPU_ANA_OUT1__PC2 CYREG_GPIO_PRT1_PC2
#define CPU_ANA_OUT1__PORT 1u
#define CPU_ANA_OUT1__PS CYREG_GPIO_PRT1_PS
#define CPU_ANA_OUT1__SHIFT 3u
#define CPU_ANA_OUT2__0__DR CYREG_GPIO_PRT2_DR
#define CPU_ANA_OUT2__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CPU_ANA_OUT2__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CPU_ANA_OUT2__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CPU_ANA_OUT2__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define CPU_ANA_OUT2__0__HSIOM_MASK 0x00000F00u
#define CPU_ANA_OUT2__0__HSIOM_SHIFT 8u
#define CPU_ANA_OUT2__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CPU_ANA_OUT2__0__INTR CYREG_GPIO_PRT2_INTR
#define CPU_ANA_OUT2__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CPU_ANA_OUT2__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define CPU_ANA_OUT2__0__MASK 0x04u
#define CPU_ANA_OUT2__0__PC CYREG_GPIO_PRT2_PC
#define CPU_ANA_OUT2__0__PC2 CYREG_GPIO_PRT2_PC2
#define CPU_ANA_OUT2__0__PORT 2u
#define CPU_ANA_OUT2__0__PS CYREG_GPIO_PRT2_PS
#define CPU_ANA_OUT2__0__SHIFT 2u
#define CPU_ANA_OUT2__DR CYREG_GPIO_PRT2_DR
#define CPU_ANA_OUT2__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define CPU_ANA_OUT2__DR_INV CYREG_GPIO_PRT2_DR_INV
#define CPU_ANA_OUT2__DR_SET CYREG_GPIO_PRT2_DR_SET
#define CPU_ANA_OUT2__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define CPU_ANA_OUT2__INTR CYREG_GPIO_PRT2_INTR
#define CPU_ANA_OUT2__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define CPU_ANA_OUT2__INTSTAT CYREG_GPIO_PRT2_INTR
#define CPU_ANA_OUT2__MASK 0x04u
#define CPU_ANA_OUT2__PC CYREG_GPIO_PRT2_PC
#define CPU_ANA_OUT2__PC2 CYREG_GPIO_PRT2_PC2
#define CPU_ANA_OUT2__PORT 2u
#define CPU_ANA_OUT2__PS CYREG_GPIO_PRT2_PS
#define CPU_ANA_OUT2__SHIFT 2u
#define CPU_FREQ_IN1__0__DR CYREG_GPIO_PRT3_DR
#define CPU_FREQ_IN1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CPU_FREQ_IN1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CPU_FREQ_IN1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CPU_FREQ_IN1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define CPU_FREQ_IN1__0__HSIOM_MASK 0x0F000000u
#define CPU_FREQ_IN1__0__HSIOM_SHIFT 24u
#define CPU_FREQ_IN1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_FREQ_IN1__0__INTR CYREG_GPIO_PRT3_INTR
#define CPU_FREQ_IN1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_FREQ_IN1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CPU_FREQ_IN1__0__MASK 0x40u
#define CPU_FREQ_IN1__0__PC CYREG_GPIO_PRT3_PC
#define CPU_FREQ_IN1__0__PC2 CYREG_GPIO_PRT3_PC2
#define CPU_FREQ_IN1__0__PORT 3u
#define CPU_FREQ_IN1__0__PS CYREG_GPIO_PRT3_PS
#define CPU_FREQ_IN1__0__SHIFT 6u
#define CPU_FREQ_IN1__DR CYREG_GPIO_PRT3_DR
#define CPU_FREQ_IN1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CPU_FREQ_IN1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CPU_FREQ_IN1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CPU_FREQ_IN1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_FREQ_IN1__INTR CYREG_GPIO_PRT3_INTR
#define CPU_FREQ_IN1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_FREQ_IN1__INTSTAT CYREG_GPIO_PRT3_INTR
#define CPU_FREQ_IN1__MASK 0x40u
#define CPU_FREQ_IN1__PC CYREG_GPIO_PRT3_PC
#define CPU_FREQ_IN1__PC2 CYREG_GPIO_PRT3_PC2
#define CPU_FREQ_IN1__PORT 3u
#define CPU_FREQ_IN1__PS CYREG_GPIO_PRT3_PS
#define CPU_FREQ_IN1__SHIFT 6u
#define CPU_FREQ_IN2__0__DR CYREG_GPIO_PRT3_DR
#define CPU_FREQ_IN2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CPU_FREQ_IN2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CPU_FREQ_IN2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CPU_FREQ_IN2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define CPU_FREQ_IN2__0__HSIOM_MASK 0x000F0000u
#define CPU_FREQ_IN2__0__HSIOM_SHIFT 16u
#define CPU_FREQ_IN2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_FREQ_IN2__0__INTR CYREG_GPIO_PRT3_INTR
#define CPU_FREQ_IN2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_FREQ_IN2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define CPU_FREQ_IN2__0__MASK 0x10u
#define CPU_FREQ_IN2__0__PC CYREG_GPIO_PRT3_PC
#define CPU_FREQ_IN2__0__PC2 CYREG_GPIO_PRT3_PC2
#define CPU_FREQ_IN2__0__PORT 3u
#define CPU_FREQ_IN2__0__PS CYREG_GPIO_PRT3_PS
#define CPU_FREQ_IN2__0__SHIFT 4u
#define CPU_FREQ_IN2__DR CYREG_GPIO_PRT3_DR
#define CPU_FREQ_IN2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define CPU_FREQ_IN2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define CPU_FREQ_IN2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define CPU_FREQ_IN2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_FREQ_IN2__INTR CYREG_GPIO_PRT3_INTR
#define CPU_FREQ_IN2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define CPU_FREQ_IN2__INTSTAT CYREG_GPIO_PRT3_INTR
#define CPU_FREQ_IN2__MASK 0x10u
#define CPU_FREQ_IN2__PC CYREG_GPIO_PRT3_PC
#define CPU_FREQ_IN2__PC2 CYREG_GPIO_PRT3_PC2
#define CPU_FREQ_IN2__PORT 3u
#define CPU_FREQ_IN2__PS CYREG_GPIO_PRT3_PS
#define CPU_FREQ_IN2__SHIFT 4u
#define CPU_FREQ_OUT1__0__DR CYREG_GPIO_PRT1_DR
#define CPU_FREQ_OUT1__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CPU_FREQ_OUT1__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CPU_FREQ_OUT1__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CPU_FREQ_OUT1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CPU_FREQ_OUT1__0__HSIOM_MASK 0x0F000000u
#define CPU_FREQ_OUT1__0__HSIOM_SHIFT 24u
#define CPU_FREQ_OUT1__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_FREQ_OUT1__0__INTR CYREG_GPIO_PRT1_INTR
#define CPU_FREQ_OUT1__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_FREQ_OUT1__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CPU_FREQ_OUT1__0__MASK 0x40u
#define CPU_FREQ_OUT1__0__PC CYREG_GPIO_PRT1_PC
#define CPU_FREQ_OUT1__0__PC2 CYREG_GPIO_PRT1_PC2
#define CPU_FREQ_OUT1__0__PORT 1u
#define CPU_FREQ_OUT1__0__PS CYREG_GPIO_PRT1_PS
#define CPU_FREQ_OUT1__0__SHIFT 6u
#define CPU_FREQ_OUT1__DR CYREG_GPIO_PRT1_DR
#define CPU_FREQ_OUT1__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CPU_FREQ_OUT1__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CPU_FREQ_OUT1__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CPU_FREQ_OUT1__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_FREQ_OUT1__INTR CYREG_GPIO_PRT1_INTR
#define CPU_FREQ_OUT1__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_FREQ_OUT1__INTSTAT CYREG_GPIO_PRT1_INTR
#define CPU_FREQ_OUT1__MASK 0x40u
#define CPU_FREQ_OUT1__PC CYREG_GPIO_PRT1_PC
#define CPU_FREQ_OUT1__PC2 CYREG_GPIO_PRT1_PC2
#define CPU_FREQ_OUT1__PORT 1u
#define CPU_FREQ_OUT1__PS CYREG_GPIO_PRT1_PS
#define CPU_FREQ_OUT1__SHIFT 6u
#define CPU_FREQ_OUT2__0__DR CYREG_GPIO_PRT1_DR
#define CPU_FREQ_OUT2__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CPU_FREQ_OUT2__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CPU_FREQ_OUT2__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CPU_FREQ_OUT2__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CPU_FREQ_OUT2__0__HSIOM_MASK 0x00000F00u
#define CPU_FREQ_OUT2__0__HSIOM_SHIFT 8u
#define CPU_FREQ_OUT2__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_FREQ_OUT2__0__INTR CYREG_GPIO_PRT1_INTR
#define CPU_FREQ_OUT2__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_FREQ_OUT2__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CPU_FREQ_OUT2__0__MASK 0x04u
#define CPU_FREQ_OUT2__0__PC CYREG_GPIO_PRT1_PC
#define CPU_FREQ_OUT2__0__PC2 CYREG_GPIO_PRT1_PC2
#define CPU_FREQ_OUT2__0__PORT 1u
#define CPU_FREQ_OUT2__0__PS CYREG_GPIO_PRT1_PS
#define CPU_FREQ_OUT2__0__SHIFT 2u
#define CPU_FREQ_OUT2__DR CYREG_GPIO_PRT1_DR
#define CPU_FREQ_OUT2__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CPU_FREQ_OUT2__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CPU_FREQ_OUT2__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CPU_FREQ_OUT2__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_FREQ_OUT2__INTR CYREG_GPIO_PRT1_INTR
#define CPU_FREQ_OUT2__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CPU_FREQ_OUT2__INTSTAT CYREG_GPIO_PRT1_INTR
#define CPU_FREQ_OUT2__MASK 0x04u
#define CPU_FREQ_OUT2__PC CYREG_GPIO_PRT1_PC
#define CPU_FREQ_OUT2__PC2 CYREG_GPIO_PRT1_PC2
#define CPU_FREQ_OUT2__PORT 1u
#define CPU_FREQ_OUT2__PS CYREG_GPIO_PRT1_PS
#define CPU_FREQ_OUT2__SHIFT 2u
#define Clock_1__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define Clock_1__DIV_ID 0x00000043u
#define Clock_1__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define Clock_1__PA_DIV_ID 0x000000FFu
#define Clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define Clock_2__DIV_ID 0x00000042u
#define Clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define Clock_2__PA_DIV_ID 0x000000FFu
#define I2C_SCB__CTRL CYREG_SCB0_CTRL
#define I2C_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define I2C_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define I2C_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define I2C_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define I2C_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define I2C_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define I2C_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define I2C_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define I2C_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define I2C_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define I2C_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define I2C_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define I2C_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define I2C_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB0_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB0_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB0_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define I2C_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0P_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0P_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x100u
#define I2C_SCB_IRQ__INTC_NUMBER 8u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC0u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0P_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0P_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0P_ISPR
#define I2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL0
#define I2C_SCBCLK__DIV_ID 0x00000045u
#define I2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL5
#define I2C_SCBCLK__PA_DIV_ID 0x000000FFu
#define I2C_scl__0__DR CYREG_GPIO_PRT3_DR
#define I2C_scl__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_scl__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_scl__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_scl__0__HSIOM_GPIO 0u
#define I2C_scl__0__HSIOM_I2C 14u
#define I2C_scl__0__HSIOM_I2C_SCL 14u
#define I2C_scl__0__HSIOM_MASK 0x0000000Fu
#define I2C_scl__0__HSIOM_SHIFT 0u
#define I2C_scl__0__HSIOM_SPI 15u
#define I2C_scl__0__HSIOM_SPI_MOSI 15u
#define I2C_scl__0__HSIOM_UART 9u
#define I2C_scl__0__HSIOM_UART_RX 9u
#define I2C_scl__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_scl__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_scl__0__MASK 0x01u
#define I2C_scl__0__PC CYREG_GPIO_PRT3_PC
#define I2C_scl__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_scl__0__PORT 3u
#define I2C_scl__0__PS CYREG_GPIO_PRT3_PS
#define I2C_scl__0__SHIFT 0u
#define I2C_scl__DR CYREG_GPIO_PRT3_DR
#define I2C_scl__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_scl__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_scl__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_scl__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__INTR CYREG_GPIO_PRT3_INTR
#define I2C_scl__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_scl__MASK 0x01u
#define I2C_scl__PC CYREG_GPIO_PRT3_PC
#define I2C_scl__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_scl__PORT 3u
#define I2C_scl__PS CYREG_GPIO_PRT3_PS
#define I2C_scl__SHIFT 0u
#define I2C_sda__0__DR CYREG_GPIO_PRT3_DR
#define I2C_sda__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_sda__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_sda__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_sda__0__HSIOM_GPIO 0u
#define I2C_sda__0__HSIOM_I2C 14u
#define I2C_sda__0__HSIOM_I2C_SDA 14u
#define I2C_sda__0__HSIOM_MASK 0x000000F0u
#define I2C_sda__0__HSIOM_SHIFT 4u
#define I2C_sda__0__HSIOM_SPI 15u
#define I2C_sda__0__HSIOM_SPI_MISO 15u
#define I2C_sda__0__HSIOM_UART 9u
#define I2C_sda__0__HSIOM_UART_TX 9u
#define I2C_sda__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_sda__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_sda__0__MASK 0x02u
#define I2C_sda__0__PC CYREG_GPIO_PRT3_PC
#define I2C_sda__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_sda__0__PORT 3u
#define I2C_sda__0__PS CYREG_GPIO_PRT3_PS
#define I2C_sda__0__SHIFT 1u
#define I2C_sda__DR CYREG_GPIO_PRT3_DR
#define I2C_sda__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_sda__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_sda__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_sda__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__INTR CYREG_GPIO_PRT3_INTR
#define I2C_sda__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_sda__MASK 0x02u
#define I2C_sda__PC CYREG_GPIO_PRT3_PC
#define I2C_sda__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_sda__PORT 3u
#define I2C_sda__PS CYREG_GPIO_PRT3_PS
#define I2C_sda__SHIFT 1u
#define PWM_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT3_CC
#define PWM_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT3_CC_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT3_COUNTER
#define PWM_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT3_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT3_INTR
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT3_INTR_MASK
#define PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT3_INTR_MASKED
#define PWM_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT3_INTR_SET
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT3_PERIOD
#define PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT3_PERIOD_BUFF
#define PWM_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT3_STATUS
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x08u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 3u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x800u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 11u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x8000000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 27u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x80000u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 19u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x08u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 3u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x08u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 3u
#define PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 3u
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT3_TR_CTRL0
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT3_TR_CTRL1
#define PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT3_TR_CTRL2
#define PWM_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define PWM_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define PWM_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define PWM_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define PWM_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define PWM_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define PWM_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define PWM_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define PWM_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2
#define SPI_miso_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_miso_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_miso_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_miso_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_miso_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_miso_s__0__HSIOM_GPIO 0u
#define SPI_miso_s__0__HSIOM_I2C 14u
#define SPI_miso_s__0__HSIOM_I2C_SDA 14u
#define SPI_miso_s__0__HSIOM_MASK 0x00F00000u
#define SPI_miso_s__0__HSIOM_SHIFT 20u
#define SPI_miso_s__0__HSIOM_SPI 15u
#define SPI_miso_s__0__HSIOM_SPI_MISO 15u
#define SPI_miso_s__0__HSIOM_UART 9u
#define SPI_miso_s__0__HSIOM_UART_TX 9u
#define SPI_miso_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__0__MASK 0x20u
#define SPI_miso_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_miso_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_miso_s__0__PORT 0u
#define SPI_miso_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_miso_s__0__SHIFT 5u
#define SPI_miso_s__DR CYREG_GPIO_PRT0_DR
#define SPI_miso_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_miso_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_miso_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_miso_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_miso_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_miso_s__MASK 0x20u
#define SPI_miso_s__PC CYREG_GPIO_PRT0_PC
#define SPI_miso_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_miso_s__PORT 0u
#define SPI_miso_s__PS CYREG_GPIO_PRT0_PS
#define SPI_miso_s__SHIFT 5u
#define SPI_mosi_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_mosi_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_mosi_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_mosi_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_mosi_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_mosi_s__0__HSIOM_GPIO 0u
#define SPI_mosi_s__0__HSIOM_I2C 14u
#define SPI_mosi_s__0__HSIOM_I2C_SCL 14u
#define SPI_mosi_s__0__HSIOM_MASK 0x000F0000u
#define SPI_mosi_s__0__HSIOM_SHIFT 16u
#define SPI_mosi_s__0__HSIOM_SPI 15u
#define SPI_mosi_s__0__HSIOM_SPI_MOSI 15u
#define SPI_mosi_s__0__HSIOM_UART 9u
#define SPI_mosi_s__0__HSIOM_UART_RX 9u
#define SPI_mosi_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__0__MASK 0x10u
#define SPI_mosi_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_mosi_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_mosi_s__0__PORT 0u
#define SPI_mosi_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_mosi_s__0__SHIFT 4u
#define SPI_mosi_s__DR CYREG_GPIO_PRT0_DR
#define SPI_mosi_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_mosi_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_mosi_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_mosi_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_mosi_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_mosi_s__MASK 0x10u
#define SPI_mosi_s__PC CYREG_GPIO_PRT0_PC
#define SPI_mosi_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_mosi_s__PORT 0u
#define SPI_mosi_s__PS CYREG_GPIO_PRT0_PS
#define SPI_mosi_s__SHIFT 4u
#define SPI_SCB__CTRL CYREG_SCB1_CTRL
#define SPI_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define SPI_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define SPI_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define SPI_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define SPI_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define SPI_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define SPI_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define SPI_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define SPI_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define SPI_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define SPI_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define SPI_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define SPI_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define SPI_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define SPI_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define SPI_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define SPI_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define SPI_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define SPI_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define SPI_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define SPI_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define SPI_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define SPI_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define SPI_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define SPI_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define SPI_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define SPI_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define SPI_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define SPI_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define SPI_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define SPI_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define SPI_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define SPI_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define SPI_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define SPI_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define SPI_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define SPI_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define SPI_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define SPI_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define SPI_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define SPI_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define SPI_SCB__INTR_M CYREG_SCB1_INTR_M
#define SPI_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define SPI_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define SPI_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define SPI_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define SPI_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define SPI_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define SPI_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define SPI_SCB__INTR_S CYREG_SCB1_INTR_S
#define SPI_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define SPI_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define SPI_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define SPI_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define SPI_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define SPI_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define SPI_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define SPI_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define SPI_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define SPI_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define SPI_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define SPI_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define SPI_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define SPI_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define SPI_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define SPI_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define SPI_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define SPI_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define SPI_SCB__SS0_POSISTION 0u
#define SPI_SCB__SS1_POSISTION 1u
#define SPI_SCB__SS2_POSISTION 2u
#define SPI_SCB__SS3_POSISTION 3u
#define SPI_SCB__STATUS CYREG_SCB1_STATUS
#define SPI_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define SPI_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define SPI_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define SPI_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define SPI_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define SPI_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define SPI_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define SPI_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define SPI_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL
#define SPI_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define SPI_SCBCLK__DIV_ID 0x00000041u
#define SPI_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define SPI_SCBCLK__PA_DIV_ID 0x000000FFu
#define SPI_sclk_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_sclk_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_sclk_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_sclk_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_sclk_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_sclk_s__0__HSIOM_GPIO 0u
#define SPI_sclk_s__0__HSIOM_MASK 0x0F000000u
#define SPI_sclk_s__0__HSIOM_SHIFT 24u
#define SPI_sclk_s__0__HSIOM_SPI 15u
#define SPI_sclk_s__0__HSIOM_SPI_CLK 15u
#define SPI_sclk_s__0__HSIOM_UART 9u
#define SPI_sclk_s__0__HSIOM_UART_CTS 9u
#define SPI_sclk_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__0__MASK 0x40u
#define SPI_sclk_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_sclk_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_sclk_s__0__PORT 0u
#define SPI_sclk_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_sclk_s__0__SHIFT 6u
#define SPI_sclk_s__DR CYREG_GPIO_PRT0_DR
#define SPI_sclk_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_sclk_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_sclk_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_sclk_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_sclk_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_sclk_s__MASK 0x40u
#define SPI_sclk_s__PC CYREG_GPIO_PRT0_PC
#define SPI_sclk_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_sclk_s__PORT 0u
#define SPI_sclk_s__PS CYREG_GPIO_PRT0_PS
#define SPI_sclk_s__SHIFT 6u
#define SPI_ss_s__0__DR CYREG_GPIO_PRT0_DR
#define SPI_ss_s__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_ss_s__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_ss_s__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_ss_s__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SPI_ss_s__0__HSIOM_GPIO 0u
#define SPI_ss_s__0__HSIOM_MASK 0xF0000000u
#define SPI_ss_s__0__HSIOM_SHIFT 28u
#define SPI_ss_s__0__HSIOM_SPI 15u
#define SPI_ss_s__0__HSIOM_SPI_SELECT0 15u
#define SPI_ss_s__0__HSIOM_UART 9u
#define SPI_ss_s__0__HSIOM_UART_RTS 9u
#define SPI_ss_s__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__0__INTR CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__0__MASK 0x80u
#define SPI_ss_s__0__PC CYREG_GPIO_PRT0_PC
#define SPI_ss_s__0__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_ss_s__0__PORT 0u
#define SPI_ss_s__0__PS CYREG_GPIO_PRT0_PS
#define SPI_ss_s__0__SHIFT 7u
#define SPI_ss_s__DR CYREG_GPIO_PRT0_DR
#define SPI_ss_s__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SPI_ss_s__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SPI_ss_s__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SPI_ss_s__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__INTR CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SPI_ss_s__INTSTAT CYREG_GPIO_PRT0_INTR
#define SPI_ss_s__MASK 0x80u
#define SPI_ss_s__PC CYREG_GPIO_PRT0_PC
#define SPI_ss_s__PC2 CYREG_GPIO_PRT0_PC2
#define SPI_ss_s__PORT 0u
#define SPI_ss_s__PS CYREG_GPIO_PRT0_PS
#define SPI_ss_s__SHIFT 7u
#define Timer_1_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Timer_1_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Timer_1_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Timer_1_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Timer_1_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Timer_1_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Timer_1_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Timer_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Timer_1_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2
#define Timer_2_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define Timer_2_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define Timer_2_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define Timer_2_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define Timer_2_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define Timer_2_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define Timer_2_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define Timer_2_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define Timer_2_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define Timer_2_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define Timer_2_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define Timer_2_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define Timer_2_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define Timer_2_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define Timer_2_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2
#define VDAC_1_internalClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL13
#define VDAC_1_internalClock__DIV_ID 0x00000080u
#define VDAC_1_internalClock__DIV_REGISTER CYREG_PERI_DIV_16_5_CTL0
#define VDAC_1_internalClock__FRAC_MASK 0x000000F8u
#define VDAC_1_internalClock__PA_DIV_ID 0x000000FFu
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__COMP_STAT CYREG_CTB1_COMP_STAT
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__COMP_STAT_SHIFT 16u
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__CTB_CTB_CTRL CYREG_CTB1_CTB_CTRL
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR CYREG_CTB1_INTR
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASK CYREG_CTB1_INTR_MASK
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASK_SHIFT 1u
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED CYREG_CTB1_INTR_MASKED
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED_SHIFT 1u
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_SET CYREG_CTB1_INTR_SET
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_SET_SHIFT 1u
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__INTR_SHIFT 1u
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTB1_OA1_COMP_TRIM
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_NUMBER 1u
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTB1_OA1_OFFSET_TRIM
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTB1_OA_RES1_CTRL
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTB1_OA1_SLOPE_OFFSET_TRIM
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_SW CYREG_CTB1_OA1_SW
#define VDAC_1_OUTBUFFER_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTB1_OA1_SW_CLEAR
#define VDAC_1_UAB_halfuab__AGND_TIED CYREG_UAB0_OA0_CTRL
#define VDAC_1_UAB_halfuab__AGND_TIED_SHIFT 24u
#define VDAC_1_UAB_halfuab__CAP_AB_VAL_NXT CYREG_UAB0_CAP_AB0_VAL_NXT
#define VDAC_1_UAB_halfuab__CAP_ABCF_VAL CYREG_UAB0_CAP_ABCF0_VAL
#define VDAC_1_UAB_halfuab__CAP_CF_VAL_NXT CYREG_UAB0_CAP_CF0_VAL_NXT
#define VDAC_1_UAB_halfuab__CAP_CTRL CYREG_UAB0_CAP_CTRL0
#define VDAC_1_UAB_halfuab__HALF_UAB_NUMBER 0u
#define VDAC_1_UAB_halfuab__INTR CYREG_UAB0_INTR
#define VDAC_1_UAB_halfuab__INTR_COMP_MASK_SHIFT 0u
#define VDAC_1_UAB_halfuab__INTR_COMP_MASKED_SHIFT 0u
#define VDAC_1_UAB_halfuab__INTR_COMP_SET_SHIFT 0u
#define VDAC_1_UAB_halfuab__INTR_COMP_SHIFT 0u
#define VDAC_1_UAB_halfuab__INTR_MASK CYREG_UAB0_INTR_MASK
#define VDAC_1_UAB_halfuab__INTR_MASKED CYREG_UAB0_INTR_MASKED
#define VDAC_1_UAB_halfuab__INTR_SET CYREG_UAB0_INTR_SET
#define VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_MASK_SHIFT 1u
#define VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_MASKED_SHIFT 1u
#define VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_SET_SHIFT 1u
#define VDAC_1_UAB_halfuab__INTR_VDAC_EMPTY_SHIFT 1u
#define VDAC_1_UAB_halfuab__ISPAIRED 0
#define VDAC_1_UAB_halfuab__MODBIT0_SEL -1
#define VDAC_1_UAB_halfuab__MODBIT1_SEL -1
#define VDAC_1_UAB_halfuab__OA_CTRL CYREG_UAB0_OA0_CTRL
#define VDAC_1_UAB_halfuab__OA_TRIM CYREG_UAB0_OA_TRIM0
#define VDAC_1_UAB_halfuab__POSITION 0u
#define VDAC_1_UAB_halfuab__REF_TIED CYREG_UAB0_OA1_CTRL
#define VDAC_1_UAB_halfuab__REF_TIED_SHIFT 24u
#define VDAC_1_UAB_halfuab__SRAM_CTRL CYREG_UAB0_SRAM0_CTRL
#define VDAC_1_UAB_halfuab__SRAM0 CYREG_UAB0_SRAM00
#define VDAC_1_UAB_halfuab__SRAM1 CYREG_UAB0_SRAM01
#define VDAC_1_UAB_halfuab__SRAM10 CYREG_UAB0_SRAM010
#define VDAC_1_UAB_halfuab__SRAM11 CYREG_UAB0_SRAM011
#define VDAC_1_UAB_halfuab__SRAM12 CYREG_UAB0_SRAM012
#define VDAC_1_UAB_halfuab__SRAM13 CYREG_UAB0_SRAM013
#define VDAC_1_UAB_halfuab__SRAM14 CYREG_UAB0_SRAM014
#define VDAC_1_UAB_halfuab__SRAM15 CYREG_UAB0_SRAM015
#define VDAC_1_UAB_halfuab__SRAM2 CYREG_UAB0_SRAM02
#define VDAC_1_UAB_halfuab__SRAM3 CYREG_UAB0_SRAM03
#define VDAC_1_UAB_halfuab__SRAM4 CYREG_UAB0_SRAM04
#define VDAC_1_UAB_halfuab__SRAM5 CYREG_UAB0_SRAM05
#define VDAC_1_UAB_halfuab__SRAM6 CYREG_UAB0_SRAM06
#define VDAC_1_UAB_halfuab__SRAM7 CYREG_UAB0_SRAM07
#define VDAC_1_UAB_halfuab__SRAM8 CYREG_UAB0_SRAM08
#define VDAC_1_UAB_halfuab__SRAM9 CYREG_UAB0_SRAM09
#define VDAC_1_UAB_halfuab__SRC_AGNDBUF 5
#define VDAC_1_UAB_halfuab__SRC_REFBUF 4
#define VDAC_1_UAB_halfuab__SRC_VIN0 0
#define VDAC_1_UAB_halfuab__SRC_VIN1 1
#define VDAC_1_UAB_halfuab__SRC_VIN2 2
#define VDAC_1_UAB_halfuab__SRC_VIN3 3
#define VDAC_1_UAB_halfuab__STARTUP_DELAY CYREG_UAB0_STARTUP_DELAY0
#define VDAC_1_UAB_halfuab__STAT CYREG_UAB0_STAT0
#define VDAC_1_UAB_halfuab__STRB_RST_SEL -1
#define VDAC_1_UAB_halfuab__SUBSAMPLE_CTRL CYREG_UAB0_SUBSAMPLE_CTRL0
#define VDAC_1_UAB_halfuab__SW_AA CYREG_UAB0_SW_CA0_IN1
#define VDAC_1_UAB_halfuab__SW_AA_SHIFT 0u
#define VDAC_1_UAB_halfuab__SW_BB CYREG_UAB0_SW_CB0_IN1
#define VDAC_1_UAB_halfuab__SW_BB_SHIFT 0u
#define VDAC_1_UAB_halfuab__SW_BOOST_CTRL CYREG_UAB0_SW_BOOST_CTRL0
#define VDAC_1_UAB_halfuab__SW_CA_IN0 CYREG_UAB0_SW_CA0_IN0
#define VDAC_1_UAB_halfuab__SW_CA_IN1 CYREG_UAB0_SW_CA0_IN1
#define VDAC_1_UAB_halfuab__SW_CA_TOP CYREG_UAB0_SW_CA0_TOP
#define VDAC_1_UAB_halfuab__SW_CB_IN0 CYREG_UAB0_SW_CB0_IN0
#define VDAC_1_UAB_halfuab__SW_CB_IN1 CYREG_UAB0_SW_CB0_IN1
#define VDAC_1_UAB_halfuab__SW_CB_TOP CYREG_UAB0_SW_CB0_TOP
#define VDAC_1_UAB_halfuab__SW_CC CYREG_UAB0_SW_CC0_IN1
#define VDAC_1_UAB_halfuab__SW_CC_IN0 CYREG_UAB0_SW_CC0_IN0
#define VDAC_1_UAB_halfuab__SW_CC_IN1 CYREG_UAB0_SW_CC0_IN1
#define VDAC_1_UAB_halfuab__SW_CC_SHIFT 0u
#define VDAC_1_UAB_halfuab__SW_CC_TOP CYREG_UAB0_SW_CC0_TOP
#define VDAC_1_UAB_halfuab__SW_CF_BOT CYREG_UAB0_SW_CF0_BOT
#define VDAC_1_UAB_halfuab__SW_MODBIT_SRC CYREG_UAB0_SW_MODBIT_SRC0
#define VDAC_1_UAB_halfuab__SW_OTHER CYREG_UAB0_SW_OTHER0
#define VDAC_1_UAB_halfuab__SW_STATIC CYREG_UAB0_SW_STATIC0
#define VDAC_1_UAB_halfuab__TRIG_SEL -1
#define VDAC_1_UAB_halfuab__UAB_CTRL CYREG_UAB0_UAB_CTRL
#define VDAC_1_UAB_halfuab__UAB_NUMBER 0u
#define VDAC_1_UAB_halfuab__VAGND_SRC VDAC_1_UAB_halfuab__SRC_AGNDBUF
#define VDAC_1_UAB_halfuab__VREF_SRC VDAC_1_UAB_halfuab__SRC_REFBUF
#define VDAC_1_UAB_halfuab__X0 -1
#define VDAC_1_UAB_halfuab__X1 -1
#define VDAC_1_UAB_halfuab__X2 -1
#define VDAC_1_UAB_halfuab__X3 -1
#define VDAC_2_internalClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL14
#define VDAC_2_internalClock__DIV_ID 0x00000046u
#define VDAC_2_internalClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL6
#define VDAC_2_internalClock__PA_DIV_ID 0x000000FFu
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__COMP_STAT CYREG_CTB0_COMP_STAT
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__COMP_STAT_SHIFT 0u
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__CTB_CTB_CTRL CYREG_CTB0_CTB_CTRL
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR CYREG_CTB0_INTR
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASK CYREG_CTB0_INTR_MASK
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASK_SHIFT 0u
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED CYREG_CTB0_INTR_MASKED
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_MASKED_SHIFT 0u
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_SET CYREG_CTB0_INTR_SET
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_SET_SHIFT 0u
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__INTR_SHIFT 0u
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_COMP_TRIM CYREG_CTB0_OA0_COMP_TRIM
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_NUMBER 0u
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_OFFSET_TRIM CYREG_CTB0_OA0_OFFSET_TRIM
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_RES_CTRL CYREG_CTB0_OA_RES0_CTRL
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM CYREG_CTB0_OA0_SLOPE_OFFSET_TRIM
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_SW CYREG_CTB0_OA0_SW
#define VDAC_2_OUTBUFFER_cy_psoc4_abuf__OA_SW_CLEAR CYREG_CTB0_OA0_SW_CLEAR
#define VDAC_2_UAB_halfuab__AGND_TIED CYREG_UAB0_OA0_CTRL
#define VDAC_2_UAB_halfuab__AGND_TIED_SHIFT 24u
#define VDAC_2_UAB_halfuab__CAP_AB_VAL_NXT CYREG_UAB0_CAP_AB1_VAL_NXT
#define VDAC_2_UAB_halfuab__CAP_ABCF_VAL CYREG_UAB0_CAP_ABCF1_VAL
#define VDAC_2_UAB_halfuab__CAP_CF_VAL_NXT CYREG_UAB0_CAP_CF1_VAL_NXT
#define VDAC_2_UAB_halfuab__CAP_CTRL CYREG_UAB0_CAP_CTRL1
#define VDAC_2_UAB_halfuab__HALF_UAB_NUMBER 1u
#define VDAC_2_UAB_halfuab__INTR CYREG_UAB0_INTR
#define VDAC_2_UAB_halfuab__INTR_COMP_MASK_SHIFT 16u
#define VDAC_2_UAB_halfuab__INTR_COMP_MASKED_SHIFT 16u
#define VDAC_2_UAB_halfuab__INTR_COMP_SET_SHIFT 16u
#define VDAC_2_UAB_halfuab__INTR_COMP_SHIFT 16u
#define VDAC_2_UAB_halfuab__INTR_MASK CYREG_UAB0_INTR_MASK
#define VDAC_2_UAB_halfuab__INTR_MASKED CYREG_UAB0_INTR_MASKED
#define VDAC_2_UAB_halfuab__INTR_SET CYREG_UAB0_INTR_SET
#define VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_MASK_SHIFT 17u
#define VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_MASKED_SHIFT 17u
#define VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_SET_SHIFT 17u
#define VDAC_2_UAB_halfuab__INTR_VDAC_EMPTY_SHIFT 17u
#define VDAC_2_UAB_halfuab__ISPAIRED 0
#define VDAC_2_UAB_halfuab__MODBIT0_SEL -1
#define VDAC_2_UAB_halfuab__MODBIT1_SEL -1
#define VDAC_2_UAB_halfuab__OA_CTRL CYREG_UAB0_OA1_CTRL
#define VDAC_2_UAB_halfuab__OA_TRIM CYREG_UAB0_OA_TRIM1
#define VDAC_2_UAB_halfuab__POSITION 1u
#define VDAC_2_UAB_halfuab__REF_TIED CYREG_UAB0_OA1_CTRL
#define VDAC_2_UAB_halfuab__REF_TIED_SHIFT 24u
#define VDAC_2_UAB_halfuab__SRAM_CTRL CYREG_UAB0_SRAM1_CTRL
#define VDAC_2_UAB_halfuab__SRAM0 CYREG_UAB0_SRAM10
#define VDAC_2_UAB_halfuab__SRAM1 CYREG_UAB0_SRAM11
#define VDAC_2_UAB_halfuab__SRAM10 CYREG_UAB0_SRAM110
#define VDAC_2_UAB_halfuab__SRAM11 CYREG_UAB0_SRAM111
#define VDAC_2_UAB_halfuab__SRAM12 CYREG_UAB0_SRAM112
#define VDAC_2_UAB_halfuab__SRAM13 CYREG_UAB0_SRAM113
#define VDAC_2_UAB_halfuab__SRAM14 CYREG_UAB0_SRAM114
#define VDAC_2_UAB_halfuab__SRAM15 CYREG_UAB0_SRAM115
#define VDAC_2_UAB_halfuab__SRAM2 CYREG_UAB0_SRAM12
#define VDAC_2_UAB_halfuab__SRAM3 CYREG_UAB0_SRAM13
#define VDAC_2_UAB_halfuab__SRAM4 CYREG_UAB0_SRAM14
#define VDAC_2_UAB_halfuab__SRAM5 CYREG_UAB0_SRAM15
#define VDAC_2_UAB_halfuab__SRAM6 CYREG_UAB0_SRAM16
#define VDAC_2_UAB_halfuab__SRAM7 CYREG_UAB0_SRAM17
#define VDAC_2_UAB_halfuab__SRAM8 CYREG_UAB0_SRAM18
#define VDAC_2_UAB_halfuab__SRAM9 CYREG_UAB0_SRAM19
#define VDAC_2_UAB_halfuab__SRC_AGNDBUF 5
#define VDAC_2_UAB_halfuab__SRC_REFBUF 4
#define VDAC_2_UAB_halfuab__SRC_VIN0 0
#define VDAC_2_UAB_halfuab__SRC_VIN1 1
#define VDAC_2_UAB_halfuab__SRC_VIN2 2
#define VDAC_2_UAB_halfuab__SRC_VIN3 3
#define VDAC_2_UAB_halfuab__STARTUP_DELAY CYREG_UAB0_STARTUP_DELAY1
#define VDAC_2_UAB_halfuab__STAT CYREG_UAB0_STAT1
#define VDAC_2_UAB_halfuab__STRB_RST_SEL -1
#define VDAC_2_UAB_halfuab__SUBSAMPLE_CTRL CYREG_UAB0_SUBSAMPLE_CTRL1
#define VDAC_2_UAB_halfuab__SW_AA CYREG_UAB0_SW_CA0_IN1
#define VDAC_2_UAB_halfuab__SW_AA_SHIFT 0u
#define VDAC_2_UAB_halfuab__SW_BB CYREG_UAB0_SW_CB0_IN1
#define VDAC_2_UAB_halfuab__SW_BB_SHIFT 0u
#define VDAC_2_UAB_halfuab__SW_BOOST_CTRL CYREG_UAB0_SW_BOOST_CTRL1
#define VDAC_2_UAB_halfuab__SW_CA_IN0 CYREG_UAB0_SW_CA1_IN0
#define VDAC_2_UAB_halfuab__SW_CA_IN1 CYREG_UAB0_SW_CA1_IN1
#define VDAC_2_UAB_halfuab__SW_CA_TOP CYREG_UAB0_SW_CA1_TOP
#define VDAC_2_UAB_halfuab__SW_CB_IN0 CYREG_UAB0_SW_CB1_IN0
#define VDAC_2_UAB_halfuab__SW_CB_IN1 CYREG_UAB0_SW_CB1_IN1
#define VDAC_2_UAB_halfuab__SW_CB_TOP CYREG_UAB0_SW_CB1_TOP
#define VDAC_2_UAB_halfuab__SW_CC CYREG_UAB0_SW_CC0_IN1
#define VDAC_2_UAB_halfuab__SW_CC_IN0 CYREG_UAB0_SW_CC1_IN0
#define VDAC_2_UAB_halfuab__SW_CC_IN1 CYREG_UAB0_SW_CC1_IN1
#define VDAC_2_UAB_halfuab__SW_CC_SHIFT 0u
#define VDAC_2_UAB_halfuab__SW_CC_TOP CYREG_UAB0_SW_CC1_TOP
#define VDAC_2_UAB_halfuab__SW_CF_BOT CYREG_UAB0_SW_CF1_BOT
#define VDAC_2_UAB_halfuab__SW_MODBIT_SRC CYREG_UAB0_SW_MODBIT_SRC1
#define VDAC_2_UAB_halfuab__SW_OTHER CYREG_UAB0_SW_OTHER1
#define VDAC_2_UAB_halfuab__SW_STATIC CYREG_UAB0_SW_STATIC1
#define VDAC_2_UAB_halfuab__TRIG_SEL -1
#define VDAC_2_UAB_halfuab__UAB_CTRL CYREG_UAB0_UAB_CTRL
#define VDAC_2_UAB_halfuab__UAB_NUMBER 0u
#define VDAC_2_UAB_halfuab__VAGND_SRC VDAC_2_UAB_halfuab__SRC_AGNDBUF
#define VDAC_2_UAB_halfuab__VREF_SRC VDAC_2_UAB_halfuab__SRC_REFBUF
#define VDAC_2_UAB_halfuab__X0 -1
#define VDAC_2_UAB_halfuab__X1 -1
#define VDAC_2_UAB_halfuab__X2 -1
#define VDAC_2_UAB_halfuab__X3 -1
#define CY_PROJECT_NAME "IOBoard"
#define CY_VERSION "PSoC Creator  4.2"
#define CyDesignWideVoltageReference_PRB_REF CYREG_PASS_PRB_REF0
#define CYDEV_BANDGAP_REF_GAIN 1
#define CYDEV_BANDGAP_VOLTAGE 1.200
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x1C0011ACu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4I
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4I_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_Disallowed
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 8u
#define CYDEV_DFT_SELECT_CLK1 9u
#define CYDEV_DMA_CHANNELS_AVAILABLE 8
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_INTR_NUMBER_DMA 12u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PRB_VDDA_SLEEP 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_SYSTEM_PRB_SOURCE 0
#define CYDEV_SYSTEM_PRB_VALUE 15
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8cpussv3_VERSION 1
#define CYIPBLOCK_m0s8csdv2_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8pass4b_VERSION 1
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8wco_VERSION 1
#define CYIPBLOCK_s8srsslt_VERSION 1
#define DMA_CHANNELS_USED__MASK 0u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
