library ieee;
use ieee.std_logic_1164.all;

entity tb_TDPDC_RAM is
end entity

architecture tb of tb_TDPDC_RAM

    generic(
        DATA_WIDTH : natural := 8;
        ADDR_WIDTH : natural := 6
    );

    signal clk_a    : std_logic;
    signal clk_b    : std_logic;
    signal addr_a   : natural range 0 to 2**ADDR_WIDTH - 1;
    signal addr_b   : natural range 0 to 2**ADDR_WIDTH - 1;
    signal data_a   : std_logic_vector((DATA_WIDTH-1) downto 0);
    signal data_b   : std_logic_vector((DATA_WIDTH-1) downto 0);
    signal we_a     : std_logic := '1';
    signal we_b     : std_logic := '1';
    signal q_a      : std_logic_vector((DATA_WIDTH -1) downto 0);
    signal q_b      : std_logic_vector((DATA_WIDTH -1) downto 0)
  begin
  
  clock_50 <= not clock_50 after 10 ns;

  
  
end architecture tb;