{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 18 18:19:55 2017 " "Info: Processing started: Mon Dec 18 18:19:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pipelined_ARMv8 -c Pipelined_ARMv8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Pipelined_ARMv8 -c Pipelined_ARMv8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_fetch.V 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_fetch.V" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Info: Found entity 1: instruction_fetch" {  } { { "instruction_fetch.V" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/instruction_fetch.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add " "Info: Found entity 1: alu_add" {  } { { "alu_add.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu_add.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Info: Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/alu_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_poort.V 1 1 " "Info: Found 1 design units, including 1 entities, in source file and_poort.V" { { "Info" "ISGN_ENTITY_NAME" "1 and_poort " "Info: Found entity 1: and_poort" {  } { { "and_poort.V" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/and_poort.V" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Info: Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/data_memory.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Info: Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/instruction_memory.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_mux.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file n_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 n_mux " "Info: Found entity 1: n_mux" {  } { { "n_mux.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/n_mux.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/pc.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Info: Found entity 1: registers" {  } { { "registers.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/registers.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reverse_mux.V 0 0 " "Info: Found 0 design units, including 0 entities, in source file reverse_mux.V" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_2 " "Info: Found entity 1: shift_left_2" {  } { { "shift_left_2.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/shift_left_2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Info: Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/sign_extend.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "instruction PipelinedARMv8.v(33) " "Error (10149): Verilog HDL Declaration error at PipelinedARMv8.v(33): identifier \"instruction\" is already declared in the present scope" {  } { { "PipelinedARMv8.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/PipelinedARMv8.v" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "instruction_IF_ID PipelinedARMv8.v(33) " "Error (10149): Verilog HDL Declaration error at PipelinedARMv8.v(33): identifier \"instruction_IF_ID\" is already declared in the present scope" {  } { { "PipelinedARMv8.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/PipelinedARMv8.v" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\", or \",\" PipelinedARMv8.v(42) " "Error (10170): Verilog HDL syntax error at PipelinedARMv8.v(42) near text \".\";  expecting \")\", or \",\"" {  } { { "PipelinedARMv8.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/PipelinedARMv8.v" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "RegWrite PipelinedARMv8.v(55) " "Error (10149): Verilog HDL Declaration error at PipelinedARMv8.v(55): identifier \"RegWrite\" is already declared in the present scope" {  } { { "PipelinedARMv8.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/PipelinedARMv8.v" 55 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Reg2Loc PipelinedARMv8.v(55) " "Error (10149): Verilog HDL Declaration error at PipelinedARMv8.v(55): identifier \"Reg2Loc\" is already declared in the present scope" {  } { { "PipelinedARMv8.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/PipelinedARMv8.v" 55 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Branchlink PipelinedARMv8.v(55) " "Error (10149): Verilog HDL Declaration error at PipelinedARMv8.v(55): identifier \"Branchlink\" is already declared in the present scope" {  } { { "PipelinedARMv8.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/PipelinedARMv8.v" 55 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "sign_extended PipelinedARMv8.v(56) " "Error (10149): Verilog HDL Declaration error at PipelinedARMv8.v(56): identifier \"sign_extended\" is already declared in the present scope" {  } { { "PipelinedARMv8.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/PipelinedARMv8.v" 56 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_MIXED_BY_NAME_BY_ORDER_PORT_CONNECT" "PipelinedARMv8.v(80) " "Error (10267): Verilog HDL Module Instantiation error at PipelinedARMv8.v(80): cannot connect instance ports both by order and by name" {  } { { "PipelinedARMv8.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/PipelinedARMv8.v" 80 0 0 } }  } 0 10267 "Verilog HDL Module Instantiation error at %1!s!: cannot connect instance ports both by order and by name" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "PipelinedARMv8 PipelinedARMv8.v(1) " "Error (10112): Ignored design unit \"PipelinedARMv8\" at PipelinedARMv8.v(1) due to previous errors" {  } { { "PipelinedARMv8.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/PipelinedARMv8.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelinedARMv8.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file PipelinedARMv8.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IF_ID.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IF_ID.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Info: Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/IF_ID.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decode.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file instruction_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decode " "Info: Found entity 1: instruction_decode" {  } { { "instruction_decode.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/instruction_decode.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "execution.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file execution.v" { { "Info" "ISGN_ENTITY_NAME" "1 execution " "Info: Found entity 1: execution" {  } { { "execution.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/execution.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \";\" memory.v(3) " "Error (10170): Verilog HDL syntax error at memory.v(3) near text \"input\";  expecting \";\"" {  } { { "memory.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/memory.v" 3 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file memory.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\{\" EX_MEM.v(11) " "Error (10170): Verilog HDL syntax error at EX_MEM.v(11) near text \"\{\"" {  } { { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 11 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\{\" EX_MEM.v(12) " "Error (10170): Verilog HDL syntax error at EX_MEM.v(12) near text \"\{\"" {  } { { "EX_MEM.v" "" { Text "//Mac/Home/Documents/COMAR/PipelinedARMv8/EX_MEM.v" 12 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX_MEM.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file EX_MEM.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 12 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "284 " "Error: Peak virtual memory: 284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 18 18:19:59 2017 " "Error: Processing ended: Mon Dec 18 18:19:59 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Error: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 14 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
