{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 09 19:28:52 2012 " "Info: Processing started: Sat Jun 09 19:28:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top_ge -c test1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top_ge -c test1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "top:key_board\|Keyboard:u0\|scancode\[1\] " "Warning: Node \"top:key_board\|Keyboard:u0\|scancode\[1\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "top:key_board\|Keyboard:u0\|scancode\[5\] " "Warning: Node \"top:key_board\|Keyboard:u0\|scancode\[5\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "top:key_board\|Keyboard:u0\|scancode\[6\] " "Warning: Node \"top:key_board\|Keyboard:u0\|scancode\[6\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "top:key_board\|Keyboard:u0\|scancode\[0\] " "Warning: Node \"top:key_board\|Keyboard:u0\|scancode\[0\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "top:key_board\|Keyboard:u0\|scancode\[4\] " "Warning: Node \"top:key_board\|Keyboard:u0\|scancode\[4\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "top:key_board\|Keyboard:u0\|scancode\[3\] " "Warning: Node \"top:key_board\|Keyboard:u0\|scancode\[3\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "top:key_board\|Keyboard:u0\|scancode\[2\] " "Warning: Node \"top:key_board\|Keyboard:u0\|scancode\[2\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "top:key_board\|Keyboard:u0\|scancode\[7\] " "Warning: Node \"top:key_board\|Keyboard:u0\|scancode\[7\]\" is a latch" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "filter_clock " "Info: Assuming node \"filter_clock\" is an undefined clock" {  } { { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 15 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "filter_clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "top:key_board\|Keyboard:u0\|fok " "Info: Detected ripple clock \"top:key_board\|Keyboard:u0\|fok\" as buffer" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 34 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "top:key_board\|Keyboard:u0\|fok" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "tmp\[4\] " "Info: Detected ripple clock \"tmp\[4\]\" as buffer" {  } { { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 79 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "tmp\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "vga_rom:vga\|vga_640480:u1\|clk_2 " "Info: Detected ripple clock \"vga_rom:vga\|vga_640480:u1\|clk_2\" as buffer" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 26 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_rom:vga\|vga_640480:u1\|clk_2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "vga_rom:vga\|vga_640480:u1\|clk " "Info: Detected ripple clock \"vga_rom:vga\|vga_640480:u1\|clk\" as buffer" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 61 -1 0 } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_rom:vga\|vga_640480:u1\|clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a14~porta_address_reg0 register cpu:cpu_m\|register_device:reg\|r4\[3\] 22.0 MHz 45.454 ns Internal " "Info: Clock \"clock\" has Internal fmax of 22.0 MHz between source memory \"cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a14~porta_address_reg0\" and destination register \"cpu:cpu_m\|register_device:reg\|r4\[3\]\" (period= 45.454 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.118 ns + Longest memory register " "Info: + Longest memory to register delay is 27.118 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a14~porta_address_reg0 1 MEM M4K_X41_Y10 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X41_Y10; Fanout = 2; MEM Node = 'cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a14~porta_address_reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_3md1.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_3md1.tdf" 330 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|q_a\[15\] 2 MEM M4K_X41_Y10 20 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X41_Y10; Fanout = 20; MEM Node = 'cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|q_a\[15\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_3md1.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_3md1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.088 ns) + CELL(0.370 ns) 6.219 ns cpu:cpu_m\|register_split:reg_split\|Mux0~99 3 COMB LCCOMB_X30_Y9_N0 25 " "Info: 3: + IC(2.088 ns) + CELL(0.370 ns) = 6.219 ns; Loc. = LCCOMB_X30_Y9_N0; Fanout = 25; COMB Node = 'cpu:cpu_m\|register_split:reg_split\|Mux0~99'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|q_a[15] cpu:cpu_m|register_split:reg_split|Mux0~99 } "NODE_NAME" } } { "register_split.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_split.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.206 ns) 6.853 ns cpu:cpu_m\|register_split:reg_split\|Mux2~59 4 COMB LCCOMB_X30_Y9_N18 40 " "Info: 4: + IC(0.428 ns) + CELL(0.206 ns) = 6.853 ns; Loc. = LCCOMB_X30_Y9_N18; Fanout = 40; COMB Node = 'cpu:cpu_m\|register_split:reg_split\|Mux2~59'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { cpu:cpu_m|register_split:reg_split|Mux0~99 cpu:cpu_m|register_split:reg_split|Mux2~59 } "NODE_NAME" } } { "register_split.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_split.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.122 ns) + CELL(0.589 ns) 8.564 ns cpu:cpu_m\|register_device:reg\|Mux12~201 5 COMB LCCOMB_X32_Y9_N22 1 " "Info: 5: + IC(1.122 ns) + CELL(0.589 ns) = 8.564 ns; Loc. = LCCOMB_X32_Y9_N22; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux12~201'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.711 ns" { cpu:cpu_m|register_split:reg_split|Mux2~59 cpu:cpu_m|register_device:reg|Mux12~201 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.077 ns) + CELL(0.206 ns) 9.847 ns cpu:cpu_m\|register_device:reg\|Mux12~202 6 COMB LCCOMB_X32_Y10_N2 2 " "Info: 6: + IC(1.077 ns) + CELL(0.206 ns) = 9.847 ns; Loc. = LCCOMB_X32_Y10_N2; Fanout = 2; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux12~202'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { cpu:cpu_m|register_device:reg|Mux12~201 cpu:cpu_m|register_device:reg|Mux12~202 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.120 ns) + CELL(0.206 ns) 11.173 ns cpu:cpu_m\|register_device:reg\|Mux12~205 7 COMB LCCOMB_X31_Y6_N12 39 " "Info: 7: + IC(1.120 ns) + CELL(0.206 ns) = 11.173 ns; Loc. = LCCOMB_X31_Y6_N12; Fanout = 39; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux12~205'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { cpu:cpu_m|register_device:reg|Mux12~202 cpu:cpu_m|register_device:reg|Mux12~205 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(4.712 ns) 17.336 ns cpu:cpu_m\|alu:comp\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_mult1~DATAOUT3 8 COMB DSPMULT_X28_Y8_N0 1 " "Info: 8: + IC(1.451 ns) + CELL(4.712 ns) = 17.336 ns; Loc. = DSPMULT_X28_Y8_N0; Fanout = 1; COMB Node = 'cpu:cpu_m\|alu:comp\|lpm_mult:Mult0\|mult_9v01:auto_generated\|mac_mult1~DATAOUT3'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.163 ns" { cpu:cpu_m|register_device:reg|Mux12~205 cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|mac_mult1~DATAOUT3 } "NODE_NAME" } } { "db/mult_9v01.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/mult_9v01.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.396 ns) 17.732 ns cpu:cpu_m\|alu:comp\|lpm_mult:Mult0\|mult_9v01:auto_generated\|result\[3\] 9 COMB DSPOUT_X28_Y8_N2 1 " "Info: 9: + IC(0.000 ns) + CELL(0.396 ns) = 17.732 ns; Loc. = DSPOUT_X28_Y8_N2; Fanout = 1; COMB Node = 'cpu:cpu_m\|alu:comp\|lpm_mult:Mult0\|mult_9v01:auto_generated\|result\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|mac_mult1~DATAOUT3 cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|result[3] } "NODE_NAME" } } { "db/mult_9v01.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/mult_9v01.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.206 ns) 19.359 ns cpu:cpu_m\|register_device:reg\|Mux60~1315 10 COMB LCCOMB_X29_Y11_N28 1 " "Info: 10: + IC(1.421 ns) + CELL(0.206 ns) = 19.359 ns; Loc. = LCCOMB_X29_Y11_N28; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux60~1315'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.627 ns" { cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|result[3] cpu:cpu_m|register_device:reg|Mux60~1315 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 19.929 ns cpu:cpu_m\|register_device:reg\|Mux60~1316 11 COMB LCCOMB_X29_Y11_N30 1 " "Info: 11: + IC(0.364 ns) + CELL(0.206 ns) = 19.929 ns; Loc. = LCCOMB_X29_Y11_N30; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux60~1316'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { cpu:cpu_m|register_device:reg|Mux60~1315 cpu:cpu_m|register_device:reg|Mux60~1316 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.206 ns) 20.501 ns cpu:cpu_m\|register_device:reg\|Mux60~1317 12 COMB LCCOMB_X29_Y11_N16 1 " "Info: 12: + IC(0.366 ns) + CELL(0.206 ns) = 20.501 ns; Loc. = LCCOMB_X29_Y11_N16; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux60~1317'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { cpu:cpu_m|register_device:reg|Mux60~1316 cpu:cpu_m|register_device:reg|Mux60~1317 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.206 ns) 21.824 ns cpu:cpu_m\|register_device:reg\|Mux60~1318 13 COMB LCCOMB_X30_Y7_N22 1 " "Info: 13: + IC(1.117 ns) + CELL(0.206 ns) = 21.824 ns; Loc. = LCCOMB_X30_Y7_N22; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux60~1318'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { cpu:cpu_m|register_device:reg|Mux60~1317 cpu:cpu_m|register_device:reg|Mux60~1318 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.206 ns) 22.388 ns cpu:cpu_m\|register_device:reg\|Mux60~1319 14 COMB LCCOMB_X30_Y7_N24 1 " "Info: 14: + IC(0.358 ns) + CELL(0.206 ns) = 22.388 ns; Loc. = LCCOMB_X30_Y7_N24; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux60~1319'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { cpu:cpu_m|register_device:reg|Mux60~1318 cpu:cpu_m|register_device:reg|Mux60~1319 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.206 ns) 24.029 ns cpu:cpu_m\|register_device:reg\|Mux60~1320 15 COMB LCCOMB_X32_Y10_N28 1 " "Info: 15: + IC(1.435 ns) + CELL(0.206 ns) = 24.029 ns; Loc. = LCCOMB_X32_Y10_N28; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux60~1320'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.641 ns" { cpu:cpu_m|register_device:reg|Mux60~1319 cpu:cpu_m|register_device:reg|Mux60~1320 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 24.589 ns cpu:cpu_m\|register_device:reg\|Mux60~1321 16 COMB LCCOMB_X32_Y10_N6 1 " "Info: 16: + IC(0.354 ns) + CELL(0.206 ns) = 24.589 ns; Loc. = LCCOMB_X32_Y10_N6; Fanout = 1; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux60~1321'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { cpu:cpu_m|register_device:reg|Mux60~1320 cpu:cpu_m|register_device:reg|Mux60~1321 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.364 ns) + CELL(0.206 ns) 25.159 ns cpu:cpu_m\|register_device:reg\|Mux60~1322 17 COMB LCCOMB_X32_Y10_N8 6 " "Info: 17: + IC(0.364 ns) + CELL(0.206 ns) = 25.159 ns; Loc. = LCCOMB_X32_Y10_N8; Fanout = 6; COMB Node = 'cpu:cpu_m\|register_device:reg\|Mux60~1322'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.570 ns" { cpu:cpu_m|register_device:reg|Mux60~1321 cpu:cpu_m|register_device:reg|Mux60~1322 } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.460 ns) 27.118 ns cpu:cpu_m\|register_device:reg\|r4\[3\] 18 REG LCFF_X31_Y6_N9 2 " "Info: 18: + IC(1.499 ns) + CELL(0.460 ns) = 27.118 ns; Loc. = LCFF_X31_Y6_N9; Fanout = 2; REG Node = 'cpu:cpu_m\|register_device:reg\|r4\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.959 ns" { cpu:cpu_m|register_device:reg|Mux60~1322 cpu:cpu_m|register_device:reg|r4[3] } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.554 ns ( 46.29 % ) " "Info: Total cell delay = 12.554 ns ( 46.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.564 ns ( 53.71 % ) " "Info: Total interconnect delay = 14.564 ns ( 53.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "27.118 ns" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|q_a[15] cpu:cpu_m|register_split:reg_split|Mux0~99 cpu:cpu_m|register_split:reg_split|Mux2~59 cpu:cpu_m|register_device:reg|Mux12~201 cpu:cpu_m|register_device:reg|Mux12~202 cpu:cpu_m|register_device:reg|Mux12~205 cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|mac_mult1~DATAOUT3 cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|result[3] cpu:cpu_m|register_device:reg|Mux60~1315 cpu:cpu_m|register_device:reg|Mux60~1316 cpu:cpu_m|register_device:reg|Mux60~1317 cpu:cpu_m|register_device:reg|Mux60~1318 cpu:cpu_m|register_device:reg|Mux60~1319 cpu:cpu_m|register_device:reg|Mux60~1320 cpu:cpu_m|register_device:reg|Mux60~1321 cpu:cpu_m|register_device:reg|Mux60~1322 cpu:cpu_m|register_device:reg|r4[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "27.118 ns" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 {} cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|q_a[15] {} cpu:cpu_m|register_split:reg_split|Mux0~99 {} cpu:cpu_m|register_split:reg_split|Mux2~59 {} cpu:cpu_m|register_device:reg|Mux12~201 {} cpu:cpu_m|register_device:reg|Mux12~202 {} cpu:cpu_m|register_device:reg|Mux12~205 {} cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|mac_mult1~DATAOUT3 {} cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|result[3] {} cpu:cpu_m|register_device:reg|Mux60~1315 {} cpu:cpu_m|register_device:reg|Mux60~1316 {} cpu:cpu_m|register_device:reg|Mux60~1317 {} cpu:cpu_m|register_device:reg|Mux60~1318 {} cpu:cpu_m|register_device:reg|Mux60~1319 {} cpu:cpu_m|register_device:reg|Mux60~1320 {} cpu:cpu_m|register_device:reg|Mux60~1321 {} cpu:cpu_m|register_device:reg|Mux60~1322 {} cpu:cpu_m|register_device:reg|r4[3] {} } { 0.000ns 0.000ns 2.088ns 0.428ns 1.122ns 1.077ns 1.120ns 1.451ns 0.000ns 1.421ns 0.364ns 0.366ns 1.117ns 0.358ns 1.435ns 0.354ns 0.364ns 1.499ns } { 0.000ns 3.761ns 0.370ns 0.206ns 0.589ns 0.206ns 0.206ns 4.712ns 0.396ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.611 ns - Smallest " "Info: - Smallest clock skew is 4.611 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.855 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 7.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clock 1 CLK PIN_210 4 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.573 ns) + CELL(0.970 ns) 3.703 ns tmp\[4\] 2 REG LCFF_X25_Y12_N13 4 " "Info: 2: + IC(1.573 ns) + CELL(0.970 ns) = 3.703 ns; Loc. = LCFF_X25_Y12_N13; Fanout = 4; REG Node = 'tmp\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.543 ns" { clock tmp[4] } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.423 ns) + CELL(0.000 ns) 6.126 ns tmp\[4\]~clkctrl 3 COMB CLKCTRL_G15 132 " "Info: 3: + IC(2.423 ns) + CELL(0.000 ns) = 6.126 ns; Loc. = CLKCTRL_G15; Fanout = 132; COMB Node = 'tmp\[4\]~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.423 ns" { tmp[4] tmp[4]~clkctrl } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.666 ns) 7.855 ns cpu:cpu_m\|register_device:reg\|r4\[3\] 4 REG LCFF_X31_Y6_N9 2 " "Info: 4: + IC(1.063 ns) + CELL(0.666 ns) = 7.855 ns; Loc. = LCFF_X31_Y6_N9; Fanout = 2; REG Node = 'cpu:cpu_m\|register_device:reg\|r4\[3\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.729 ns" { tmp[4]~clkctrl cpu:cpu_m|register_device:reg|r4[3] } "NODE_NAME" } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 79 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.796 ns ( 35.60 % ) " "Info: Total cell delay = 2.796 ns ( 35.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.059 ns ( 64.40 % ) " "Info: Total interconnect delay = 5.059 ns ( 64.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { clock tmp[4] tmp[4]~clkctrl cpu:cpu_m|register_device:reg|r4[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { clock {} clock~combout {} tmp[4] {} tmp[4]~clkctrl {} cpu:cpu_m|register_device:reg|r4[3] {} } { 0.000ns 0.000ns 1.573ns 2.423ns 1.063ns } { 0.000ns 1.160ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.244 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 3.244 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clock 1 CLK PIN_210 4 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.000 ns) 1.411 ns clock~clkctrl 2 COMB CLKCTRL_G10 768 " "Info: 2: + IC(0.251 ns) + CELL(0.000 ns) = 1.411 ns; Loc. = CLKCTRL_G10; Fanout = 768; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { clock clock~clkctrl } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.835 ns) 3.244 ns cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a14~porta_address_reg0 3 MEM M4K_X41_Y10 2 " "Info: 3: + IC(0.998 ns) + CELL(0.835 ns) = 3.244 ns; Loc. = M4K_X41_Y10; Fanout = 2; MEM Node = 'cpu:cpu_m\|ram_prog:pram\|ram_tprog:ram\|altsyncram:altsyncram_component\|altsyncram_3md1:auto_generated\|ram_block1a14~porta_address_reg0'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.833 ns" { clock~clkctrl cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_3md1.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_3md1.tdf" 330 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.995 ns ( 61.50 % ) " "Info: Total cell delay = 1.995 ns ( 61.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.249 ns ( 38.50 % ) " "Info: Total interconnect delay = 1.249 ns ( 38.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { clock clock~clkctrl cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { clock {} clock~combout {} clock~clkctrl {} cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 0.251ns 0.998ns } { 0.000ns 1.160ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { clock tmp[4] tmp[4]~clkctrl cpu:cpu_m|register_device:reg|r4[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { clock {} clock~combout {} tmp[4] {} tmp[4]~clkctrl {} cpu:cpu_m|register_device:reg|r4[3] {} } { 0.000ns 0.000ns 1.573ns 2.423ns 1.063ns } { 0.000ns 1.160ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { clock clock~clkctrl cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { clock {} clock~combout {} clock~clkctrl {} cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 0.251ns 0.998ns } { 0.000ns 1.160ns 0.000ns 0.835ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_3md1.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_3md1.tdf" 330 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 79 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_3md1.tdf" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/db/altsyncram_3md1.tdf" 330 2 0 } } { "register_device.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/register_device.vhd" 79 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "27.118 ns" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|q_a[15] cpu:cpu_m|register_split:reg_split|Mux0~99 cpu:cpu_m|register_split:reg_split|Mux2~59 cpu:cpu_m|register_device:reg|Mux12~201 cpu:cpu_m|register_device:reg|Mux12~202 cpu:cpu_m|register_device:reg|Mux12~205 cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|mac_mult1~DATAOUT3 cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|result[3] cpu:cpu_m|register_device:reg|Mux60~1315 cpu:cpu_m|register_device:reg|Mux60~1316 cpu:cpu_m|register_device:reg|Mux60~1317 cpu:cpu_m|register_device:reg|Mux60~1318 cpu:cpu_m|register_device:reg|Mux60~1319 cpu:cpu_m|register_device:reg|Mux60~1320 cpu:cpu_m|register_device:reg|Mux60~1321 cpu:cpu_m|register_device:reg|Mux60~1322 cpu:cpu_m|register_device:reg|r4[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "27.118 ns" { cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 {} cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|q_a[15] {} cpu:cpu_m|register_split:reg_split|Mux0~99 {} cpu:cpu_m|register_split:reg_split|Mux2~59 {} cpu:cpu_m|register_device:reg|Mux12~201 {} cpu:cpu_m|register_device:reg|Mux12~202 {} cpu:cpu_m|register_device:reg|Mux12~205 {} cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|mac_mult1~DATAOUT3 {} cpu:cpu_m|alu:comp|lpm_mult:Mult0|mult_9v01:auto_generated|result[3] {} cpu:cpu_m|register_device:reg|Mux60~1315 {} cpu:cpu_m|register_device:reg|Mux60~1316 {} cpu:cpu_m|register_device:reg|Mux60~1317 {} cpu:cpu_m|register_device:reg|Mux60~1318 {} cpu:cpu_m|register_device:reg|Mux60~1319 {} cpu:cpu_m|register_device:reg|Mux60~1320 {} cpu:cpu_m|register_device:reg|Mux60~1321 {} cpu:cpu_m|register_device:reg|Mux60~1322 {} cpu:cpu_m|register_device:reg|r4[3] {} } { 0.000ns 0.000ns 2.088ns 0.428ns 1.122ns 1.077ns 1.120ns 1.451ns 0.000ns 1.421ns 0.364ns 0.366ns 1.117ns 0.358ns 1.435ns 0.354ns 0.364ns 1.499ns } { 0.000ns 3.761ns 0.370ns 0.206ns 0.589ns 0.206ns 0.206ns 4.712ns 0.396ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.855 ns" { clock tmp[4] tmp[4]~clkctrl cpu:cpu_m|register_device:reg|r4[3] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.855 ns" { clock {} clock~combout {} tmp[4] {} tmp[4]~clkctrl {} cpu:cpu_m|register_device:reg|r4[3] {} } { 0.000ns 0.000ns 1.573ns 2.423ns 1.063ns } { 0.000ns 1.160ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.244 ns" { clock clock~clkctrl cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.244 ns" { clock {} clock~combout {} clock~clkctrl {} cpu:cpu_m|ram_prog:pram|ram_tprog:ram|altsyncram:altsyncram_component|altsyncram_3md1:auto_generated|ram_block1a14~porta_address_reg0 {} } { 0.000ns 0.000ns 0.251ns 0.998ns } { 0.000ns 1.160ns 0.000ns 0.835ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "filter_clock register top:key_board\|counter\[1\] register top:key_board\|state.on_down 221.73 MHz 4.51 ns Internal " "Info: Clock \"filter_clock\" has Internal fmax of 221.73 MHz between source register \"top:key_board\|counter\[1\]\" and destination register \"top:key_board\|state.on_down\" (period= 4.51 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.225 ns + Longest register register " "Info: + Longest register to register delay is 4.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top:key_board\|counter\[1\] 1 REG LCFF_X27_Y16_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y16_N17; Fanout = 3; REG Node = 'top:key_board\|counter\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { top:key_board|counter[1] } "NODE_NAME" } } { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.478 ns) + CELL(0.651 ns) 1.129 ns top:key_board\|state~1151 2 COMB LCCOMB_X27_Y16_N2 2 " "Info: 2: + IC(0.478 ns) + CELL(0.651 ns) = 1.129 ns; Loc. = LCCOMB_X27_Y16_N2; Fanout = 2; COMB Node = 'top:key_board\|state~1151'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.129 ns" { top:key_board|counter[1] top:key_board|state~1151 } "NODE_NAME" } } { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.206 ns) 1.709 ns top:key_board\|state~1152 3 COMB LCCOMB_X27_Y16_N12 3 " "Info: 3: + IC(0.374 ns) + CELL(0.206 ns) = 1.709 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 3; COMB Node = 'top:key_board\|state~1152'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { top:key_board|state~1151 top:key_board|state~1152 } "NODE_NAME" } } { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 2.294 ns top:key_board\|state~1156 4 COMB LCCOMB_X27_Y16_N24 1 " "Info: 4: + IC(0.379 ns) + CELL(0.206 ns) = 2.294 ns; Loc. = LCCOMB_X27_Y16_N24; Fanout = 1; COMB Node = 'top:key_board\|state~1156'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { top:key_board|state~1152 top:key_board|state~1156 } "NODE_NAME" } } { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.370 ns) 3.042 ns top:key_board\|state~1157 5 COMB LCCOMB_X27_Y16_N18 4 " "Info: 5: + IC(0.378 ns) + CELL(0.370 ns) = 3.042 ns; Loc. = LCCOMB_X27_Y16_N18; Fanout = 4; COMB Node = 'top:key_board\|state~1157'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { top:key_board|state~1156 top:key_board|state~1157 } "NODE_NAME" } } { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.328 ns) + CELL(0.855 ns) 4.225 ns top:key_board\|state.on_down 6 REG LCFF_X27_Y16_N9 1 " "Info: 6: + IC(0.328 ns) + CELL(0.855 ns) = 4.225 ns; Loc. = LCFF_X27_Y16_N9; Fanout = 1; REG Node = 'top:key_board\|state.on_down'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { top:key_board|state~1157 top:key_board|state.on_down } "NODE_NAME" } } { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.288 ns ( 54.15 % ) " "Info: Total cell delay = 2.288 ns ( 54.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.937 ns ( 45.85 % ) " "Info: Total interconnect delay = 1.937 ns ( 45.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.225 ns" { top:key_board|counter[1] top:key_board|state~1151 top:key_board|state~1152 top:key_board|state~1156 top:key_board|state~1157 top:key_board|state.on_down } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.225 ns" { top:key_board|counter[1] {} top:key_board|state~1151 {} top:key_board|state~1152 {} top:key_board|state~1156 {} top:key_board|state~1157 {} top:key_board|state.on_down {} } { 0.000ns 0.478ns 0.374ns 0.379ns 0.378ns 0.328ns } { 0.000ns 0.651ns 0.206ns 0.206ns 0.370ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.021 ns - Smallest " "Info: - Smallest clock skew is -0.021 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "filter_clock destination 4.187 ns + Shortest register " "Info: + Shortest clock path from clock \"filter_clock\" to destination register is 4.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns filter_clock 1 CLK PIN_195 9 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_195; Fanout = 9; CLK Node = 'filter_clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_clock } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.517 ns) + CELL(0.666 ns) 4.187 ns top:key_board\|state.on_down 2 REG LCFF_X27_Y16_N9 1 " "Info: 2: + IC(2.517 ns) + CELL(0.666 ns) = 4.187 ns; Loc. = LCFF_X27_Y16_N9; Fanout = 1; REG Node = 'top:key_board\|state.on_down'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { filter_clock top:key_board|state.on_down } "NODE_NAME" } } { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 39.89 % ) " "Info: Total cell delay = 1.670 ns ( 39.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.517 ns ( 60.11 % ) " "Info: Total interconnect delay = 2.517 ns ( 60.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.187 ns" { filter_clock top:key_board|state.on_down } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.187 ns" { filter_clock {} filter_clock~combout {} top:key_board|state.on_down {} } { 0.000ns 0.000ns 2.517ns } { 0.000ns 1.004ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "filter_clock source 4.208 ns - Longest register " "Info: - Longest clock path from clock \"filter_clock\" to source register is 4.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns filter_clock 1 CLK PIN_195 9 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_195; Fanout = 9; CLK Node = 'filter_clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_clock } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.538 ns) + CELL(0.666 ns) 4.208 ns top:key_board\|counter\[1\] 2 REG LCFF_X27_Y16_N17 3 " "Info: 2: + IC(2.538 ns) + CELL(0.666 ns) = 4.208 ns; Loc. = LCFF_X27_Y16_N17; Fanout = 3; REG Node = 'top:key_board\|counter\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { filter_clock top:key_board|counter[1] } "NODE_NAME" } } { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 39.69 % ) " "Info: Total cell delay = 1.670 ns ( 39.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.538 ns ( 60.31 % ) " "Info: Total interconnect delay = 2.538 ns ( 60.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { filter_clock top:key_board|counter[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { filter_clock {} filter_clock~combout {} top:key_board|counter[1] {} } { 0.000ns 0.000ns 2.538ns } { 0.000ns 1.004ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.187 ns" { filter_clock top:key_board|state.on_down } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.187 ns" { filter_clock {} filter_clock~combout {} top:key_board|state.on_down {} } { 0.000ns 0.000ns 2.517ns } { 0.000ns 1.004ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { filter_clock top:key_board|counter[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { filter_clock {} filter_clock~combout {} top:key_board|counter[1] {} } { 0.000ns 0.000ns 2.538ns } { 0.000ns 1.004ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "top.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.225 ns" { top:key_board|counter[1] top:key_board|state~1151 top:key_board|state~1152 top:key_board|state~1156 top:key_board|state~1157 top:key_board|state.on_down } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.225 ns" { top:key_board|counter[1] {} top:key_board|state~1151 {} top:key_board|state~1152 {} top:key_board|state~1156 {} top:key_board|state~1157 {} top:key_board|state.on_down {} } { 0.000ns 0.478ns 0.374ns 0.379ns 0.378ns 0.328ns } { 0.000ns 0.651ns 0.206ns 0.206ns 0.370ns 0.855ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.187 ns" { filter_clock top:key_board|state.on_down } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.187 ns" { filter_clock {} filter_clock~combout {} top:key_board|state.on_down {} } { 0.000ns 0.000ns 2.517ns } { 0.000ns 1.004ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.208 ns" { filter_clock top:key_board|counter[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "4.208 ns" { filter_clock {} filter_clock~combout {} top:key_board|counter[1] {} } { 0.000ns 0.000ns 2.538ns } { 0.000ns 1.004ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "top:key_board\|Keyboard:u0\|code\[4\] top:key_board\|Keyboard:u0\|scancode\[4\] clock 3.079 ns " "Info: Found hold time violation between source  pin or register \"top:key_board\|Keyboard:u0\|code\[4\]\" and destination pin or register \"top:key_board\|Keyboard:u0\|scancode\[4\]\" for clock \"clock\" (Hold time is 3.079 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.498 ns + Largest " "Info: + Largest clock skew is 4.498 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 7.643 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 7.643 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clock 1 CLK PIN_210 4 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 3.051 ns top:key_board\|Keyboard:u0\|fok 2 REG LCFF_X25_Y26_N19 1 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 3.051 ns; Loc. = LCFF_X25_Y26_N19; Fanout = 1; REG Node = 'top:key_board\|Keyboard:u0\|fok'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { clock top:key_board|Keyboard:u0|fok } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.833 ns) + CELL(0.000 ns) 5.884 ns top:key_board\|Keyboard:u0\|fok~clkctrl 3 COMB CLKCTRL_G11 8 " "Info: 3: + IC(2.833 ns) + CELL(0.000 ns) = 5.884 ns; Loc. = CLKCTRL_G11; Fanout = 8; COMB Node = 'top:key_board\|Keyboard:u0\|fok~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { top:key_board|Keyboard:u0|fok top:key_board|Keyboard:u0|fok~clkctrl } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(0.206 ns) 7.643 ns top:key_board\|Keyboard:u0\|scancode\[4\] 4 REG LCCOMB_X27_Y14_N14 9 " "Info: 4: + IC(1.553 ns) + CELL(0.206 ns) = 7.643 ns; Loc. = LCCOMB_X27_Y14_N14; Fanout = 9; REG Node = 'top:key_board\|Keyboard:u0\|scancode\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { top:key_board|Keyboard:u0|fok~clkctrl top:key_board|Keyboard:u0|scancode[4] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 30.56 % ) " "Info: Total cell delay = 2.336 ns ( 30.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.307 ns ( 69.44 % ) " "Info: Total interconnect delay = 5.307 ns ( 69.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.643 ns" { clock top:key_board|Keyboard:u0|fok top:key_board|Keyboard:u0|fok~clkctrl top:key_board|Keyboard:u0|scancode[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.643 ns" { clock {} clock~combout {} top:key_board|Keyboard:u0|fok {} top:key_board|Keyboard:u0|fok~clkctrl {} top:key_board|Keyboard:u0|scancode[4] {} } { 0.000ns 0.000ns 0.921ns 2.833ns 1.553ns } { 0.000ns 1.160ns 0.970ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.145 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clock 1 CLK PIN_210 4 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.000 ns) 1.411 ns clock~clkctrl 2 COMB CLKCTRL_G10 768 " "Info: 2: + IC(0.251 ns) + CELL(0.000 ns) = 1.411 ns; Loc. = CLKCTRL_G10; Fanout = 768; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { clock clock~clkctrl } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.666 ns) 3.145 ns top:key_board\|Keyboard:u0\|code\[4\] 3 REG LCFF_X27_Y14_N25 3 " "Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 3.145 ns; Loc. = LCFF_X27_Y14_N25; Fanout = 3; REG Node = 'top:key_board\|Keyboard:u0\|code\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { clock~clkctrl top:key_board|Keyboard:u0|code[4] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 58.06 % ) " "Info: Total cell delay = 1.826 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.319 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.319 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { clock clock~clkctrl top:key_board|Keyboard:u0|code[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { clock {} clock~combout {} clock~clkctrl {} top:key_board|Keyboard:u0|code[4] {} } { 0.000ns 0.000ns 0.251ns 1.068ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.643 ns" { clock top:key_board|Keyboard:u0|fok top:key_board|Keyboard:u0|fok~clkctrl top:key_board|Keyboard:u0|scancode[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.643 ns" { clock {} clock~combout {} top:key_board|Keyboard:u0|fok {} top:key_board|Keyboard:u0|fok~clkctrl {} top:key_board|Keyboard:u0|scancode[4] {} } { 0.000ns 0.000ns 0.921ns 2.833ns 1.553ns } { 0.000ns 1.160ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { clock clock~clkctrl top:key_board|Keyboard:u0|code[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { clock {} clock~combout {} clock~clkctrl {} top:key_board|Keyboard:u0|code[4] {} } { 0.000ns 0.000ns 0.251ns 1.068ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.115 ns - Shortest register register " "Info: - Shortest register to register delay is 1.115 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top:key_board\|Keyboard:u0\|code\[4\] 1 REG LCFF_X27_Y14_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y14_N25; Fanout = 3; REG Node = 'top:key_board\|Keyboard:u0\|code\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { top:key_board|Keyboard:u0|code[4] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.651 ns) 1.115 ns top:key_board\|Keyboard:u0\|scancode\[4\] 2 REG LCCOMB_X27_Y14_N14 9 " "Info: 2: + IC(0.464 ns) + CELL(0.651 ns) = 1.115 ns; Loc. = LCCOMB_X27_Y14_N14; Fanout = 9; REG Node = 'top:key_board\|Keyboard:u0\|scancode\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { top:key_board|Keyboard:u0|code[4] top:key_board|Keyboard:u0|scancode[4] } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.651 ns ( 58.39 % ) " "Info: Total cell delay = 0.651 ns ( 58.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.464 ns ( 41.61 % ) " "Info: Total interconnect delay = 0.464 ns ( 41.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { top:key_board|Keyboard:u0|code[4] top:key_board|Keyboard:u0|scancode[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { top:key_board|Keyboard:u0|code[4] {} top:key_board|Keyboard:u0|scancode[4] {} } { 0.000ns 0.464ns } { 0.000ns 0.651ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 34 -1 0 } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 30 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.643 ns" { clock top:key_board|Keyboard:u0|fok top:key_board|Keyboard:u0|fok~clkctrl top:key_board|Keyboard:u0|scancode[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.643 ns" { clock {} clock~combout {} top:key_board|Keyboard:u0|fok {} top:key_board|Keyboard:u0|fok~clkctrl {} top:key_board|Keyboard:u0|scancode[4] {} } { 0.000ns 0.000ns 0.921ns 2.833ns 1.553ns } { 0.000ns 1.160ns 0.970ns 0.000ns 0.206ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { clock clock~clkctrl top:key_board|Keyboard:u0|code[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { clock {} clock~combout {} clock~clkctrl {} top:key_board|Keyboard:u0|code[4] {} } { 0.000ns 0.000ns 0.251ns 1.068ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.115 ns" { top:key_board|Keyboard:u0|code[4] top:key_board|Keyboard:u0|scancode[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "1.115 ns" { top:key_board|Keyboard:u0|code[4] {} top:key_board|Keyboard:u0|scancode[4] {} } { 0.000ns 0.464ns } { 0.000ns 0.651ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "top:key_board\|Keyboard:u0\|clk1 filter_clock clock 5.339 ns register " "Info: tsu for register \"top:key_board\|Keyboard:u0\|clk1\" (data pin = \"filter_clock\", clock pin = \"clock\") is 5.339 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.518 ns + Longest pin register " "Info: + Longest pin to register delay is 8.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.004 ns) 1.004 ns filter_clock 1 CLK PIN_195 9 " "Info: 1: + IC(0.000 ns) + CELL(1.004 ns) = 1.004 ns; Loc. = PIN_195; Fanout = 9; CLK Node = 'filter_clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_clock } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.054 ns) + CELL(0.460 ns) 8.518 ns top:key_board\|Keyboard:u0\|clk1 2 REG LCFF_X26_Y16_N7 4 " "Info: 2: + IC(7.054 ns) + CELL(0.460 ns) = 8.518 ns; Loc. = LCFF_X26_Y16_N7; Fanout = 4; REG Node = 'top:key_board\|Keyboard:u0\|clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.514 ns" { filter_clock top:key_board|Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.464 ns ( 17.19 % ) " "Info: Total cell delay = 1.464 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.054 ns ( 82.81 % ) " "Info: Total interconnect delay = 7.054 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { filter_clock top:key_board|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { filter_clock {} filter_clock~combout {} top:key_board|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 7.054ns } { 0.000ns 1.004ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.139 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 3.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clock 1 CLK PIN_210 4 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.000 ns) 1.411 ns clock~clkctrl 2 COMB CLKCTRL_G10 768 " "Info: 2: + IC(0.251 ns) + CELL(0.000 ns) = 1.411 ns; Loc. = CLKCTRL_G10; Fanout = 768; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { clock clock~clkctrl } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.666 ns) 3.139 ns top:key_board\|Keyboard:u0\|clk1 3 REG LCFF_X26_Y16_N7 4 " "Info: 3: + IC(1.062 ns) + CELL(0.666 ns) = 3.139 ns; Loc. = LCFF_X26_Y16_N7; Fanout = 4; REG Node = 'top:key_board\|Keyboard:u0\|clk1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.728 ns" { clock~clkctrl top:key_board|Keyboard:u0|clk1 } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 58.17 % ) " "Info: Total cell delay = 1.826 ns ( 58.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.313 ns ( 41.83 % ) " "Info: Total interconnect delay = 1.313 ns ( 41.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { clock clock~clkctrl top:key_board|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { clock {} clock~combout {} clock~clkctrl {} top:key_board|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.251ns 1.062ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.518 ns" { filter_clock top:key_board|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.518 ns" { filter_clock {} filter_clock~combout {} top:key_board|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 7.054ns } { 0.000ns 1.004ns 0.460ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.139 ns" { clock clock~clkctrl top:key_board|Keyboard:u0|clk1 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.139 ns" { clock {} clock~combout {} clock~clkctrl {} top:key_board|Keyboard:u0|clk1 {} } { 0.000ns 0.000ns 0.251ns 1.062ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock seg_5\[1\] vga_rom:vga\|vga_640480:u1\|vector_x\[6\] 21.414 ns register " "Info: tco from clock \"clock\" to destination pin \"seg_5\[1\]\" through register \"vga_rom:vga\|vga_640480:u1\|vector_x\[6\]\" is 21.414 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 7.160 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 7.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clock 1 CLK PIN_210 4 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.970 ns) 3.051 ns vga_rom:vga\|vga_640480:u1\|clk_2 2 REG LCFF_X25_Y26_N29 2 " "Info: 2: + IC(0.921 ns) + CELL(0.970 ns) = 3.051 ns; Loc. = LCFF_X25_Y26_N29; Fanout = 2; REG Node = 'vga_rom:vga\|vga_640480:u1\|clk_2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.891 ns" { clock vga_rom:vga|vga_640480:u1|clk_2 } "NODE_NAME" } } { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.970 ns) 4.406 ns vga_rom:vga\|vga_640480:u1\|clk 3 REG LCFF_X25_Y26_N1 2 " "Info: 3: + IC(0.385 ns) + CELL(0.970 ns) = 4.406 ns; Loc. = LCFF_X25_Y26_N1; Fanout = 2; REG Node = 'vga_rom:vga\|vga_640480:u1\|clk'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { vga_rom:vga|vga_640480:u1|clk_2 vga_rom:vga|vga_640480:u1|clk } "NODE_NAME" } } { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.000 ns) 5.430 ns vga_rom:vga\|vga_640480:u1\|clk~clkctrl 4 COMB CLKCTRL_G8 32 " "Info: 4: + IC(1.024 ns) + CELL(0.000 ns) = 5.430 ns; Loc. = CLKCTRL_G8; Fanout = 32; COMB Node = 'vga_rom:vga\|vga_640480:u1\|clk~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { vga_rom:vga|vga_640480:u1|clk vga_rom:vga|vga_640480:u1|clk~clkctrl } "NODE_NAME" } } { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.666 ns) 7.160 ns vga_rom:vga\|vga_640480:u1\|vector_x\[6\] 5 REG LCFF_X20_Y16_N17 9 " "Info: 5: + IC(1.064 ns) + CELL(0.666 ns) = 7.160 ns; Loc. = LCFF_X20_Y16_N17; Fanout = 9; REG Node = 'vga_rom:vga\|vga_640480:u1\|vector_x\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { vga_rom:vga|vga_640480:u1|clk~clkctrl vga_rom:vga|vga_640480:u1|vector_x[6] } "NODE_NAME" } } { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.766 ns ( 52.60 % ) " "Info: Total cell delay = 3.766 ns ( 52.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.394 ns ( 47.40 % ) " "Info: Total interconnect delay = 3.394 ns ( 47.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.160 ns" { clock vga_rom:vga|vga_640480:u1|clk_2 vga_rom:vga|vga_640480:u1|clk vga_rom:vga|vga_640480:u1|clk~clkctrl vga_rom:vga|vga_640480:u1|vector_x[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.160 ns" { clock {} clock~combout {} vga_rom:vga|vga_640480:u1|clk_2 {} vga_rom:vga|vga_640480:u1|clk {} vga_rom:vga|vga_640480:u1|clk~clkctrl {} vga_rom:vga|vga_640480:u1|vector_x[6] {} } { 0.000ns 0.000ns 0.921ns 0.385ns 1.024ns 1.064ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 69 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.950 ns + Longest register pin " "Info: + Longest register to pin delay is 13.950 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_rom:vga\|vga_640480:u1\|vector_x\[6\] 1 REG LCFF_X20_Y16_N17 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y16_N17; Fanout = 9; REG Node = 'vga_rom:vga\|vga_640480:u1\|vector_x\[6\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_rom:vga|vga_640480:u1|vector_x[6] } "NODE_NAME" } } { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 69 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.129 ns) + CELL(0.370 ns) 1.499 ns vga_rom:vga\|vga_640480:u1\|LessThan4~105 2 COMB LCCOMB_X21_Y16_N4 3 " "Info: 2: + IC(1.129 ns) + CELL(0.370 ns) = 1.499 ns; Loc. = LCCOMB_X21_Y16_N4; Fanout = 3; COMB Node = 'vga_rom:vga\|vga_640480:u1\|LessThan4~105'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { vga_rom:vga|vga_640480:u1|vector_x[6] vga_rom:vga|vga_640480:u1|LessThan4~105 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1731 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.366 ns) 2.255 ns vga_rom:vga\|vga_640480:u1\|Add0~298 3 COMB LCCOMB_X21_Y16_N22 2 " "Info: 3: + IC(0.390 ns) + CELL(0.366 ns) = 2.255 ns; Loc. = LCCOMB_X21_Y16_N22; Fanout = 2; COMB Node = 'vga_rom:vga\|vga_640480:u1\|Add0~298'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { vga_rom:vga|vga_640480:u1|LessThan4~105 vga_rom:vga|vga_640480:u1|Add0~298 } "NODE_NAME" } } { "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" "" { Text "c:/altera/80/quartus/libraries/vhdl/synopsys/syn_unsi.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.463 ns) + CELL(0.621 ns) 4.339 ns vga_rom:vga\|vga_640480:u1\|address\[4\]~23 4 COMB LCCOMB_X24_Y12_N18 2 " "Info: 4: + IC(1.463 ns) + CELL(0.621 ns) = 4.339 ns; Loc. = LCCOMB_X24_Y12_N18; Fanout = 2; COMB Node = 'vga_rom:vga\|vga_640480:u1\|address\[4\]~23'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.084 ns" { vga_rom:vga|vga_640480:u1|Add0~298 vga_rom:vga|vga_640480:u1|address[4]~23 } "NODE_NAME" } } { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.845 ns vga_rom:vga\|vga_640480:u1\|address\[5\]~24 5 COMB LCCOMB_X24_Y12_N20 8 " "Info: 5: + IC(0.000 ns) + CELL(0.506 ns) = 4.845 ns; Loc. = LCCOMB_X24_Y12_N20; Fanout = 8; COMB Node = 'vga_rom:vga\|vga_640480:u1\|address\[5\]~24'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga_rom:vga|vga_640480:u1|address[4]~23 vga_rom:vga|vga_640480:u1|address[5]~24 } "NODE_NAME" } } { "vga_640480.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/vga_640480.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.615 ns) 7.142 ns seg7:s5\|Mux5~29 6 COMB LCCOMB_X25_Y8_N18 1 " "Info: 6: + IC(1.682 ns) + CELL(0.615 ns) = 7.142 ns; Loc. = LCCOMB_X25_Y8_N18; Fanout = 1; COMB Node = 'seg7:s5\|Mux5~29'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { vga_rom:vga|vga_640480:u1|address[5]~24 seg7:s5|Mux5~29 } "NODE_NAME" } } { "seg7.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/seg7.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.522 ns) + CELL(3.286 ns) 13.950 ns seg_5\[1\] 7 PIN PIN_113 0 " "Info: 7: + IC(3.522 ns) + CELL(3.286 ns) = 13.950 ns; Loc. = PIN_113; Fanout = 0; PIN Node = 'seg_5\[1\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.808 ns" { seg7:s5|Mux5~29 seg_5[1] } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.764 ns ( 41.32 % ) " "Info: Total cell delay = 5.764 ns ( 41.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.186 ns ( 58.68 % ) " "Info: Total interconnect delay = 8.186 ns ( 58.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.950 ns" { vga_rom:vga|vga_640480:u1|vector_x[6] vga_rom:vga|vga_640480:u1|LessThan4~105 vga_rom:vga|vga_640480:u1|Add0~298 vga_rom:vga|vga_640480:u1|address[4]~23 vga_rom:vga|vga_640480:u1|address[5]~24 seg7:s5|Mux5~29 seg_5[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.950 ns" { vga_rom:vga|vga_640480:u1|vector_x[6] {} vga_rom:vga|vga_640480:u1|LessThan4~105 {} vga_rom:vga|vga_640480:u1|Add0~298 {} vga_rom:vga|vga_640480:u1|address[4]~23 {} vga_rom:vga|vga_640480:u1|address[5]~24 {} seg7:s5|Mux5~29 {} seg_5[1] {} } { 0.000ns 1.129ns 0.390ns 1.463ns 0.000ns 1.682ns 3.522ns } { 0.000ns 0.370ns 0.366ns 0.621ns 0.506ns 0.615ns 3.286ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.160 ns" { clock vga_rom:vga|vga_640480:u1|clk_2 vga_rom:vga|vga_640480:u1|clk vga_rom:vga|vga_640480:u1|clk~clkctrl vga_rom:vga|vga_640480:u1|vector_x[6] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.160 ns" { clock {} clock~combout {} vga_rom:vga|vga_640480:u1|clk_2 {} vga_rom:vga|vga_640480:u1|clk {} vga_rom:vga|vga_640480:u1|clk~clkctrl {} vga_rom:vga|vga_640480:u1|vector_x[6] {} } { 0.000ns 0.000ns 0.921ns 0.385ns 1.024ns 1.064ns } { 0.000ns 1.160ns 0.970ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "13.950 ns" { vga_rom:vga|vga_640480:u1|vector_x[6] vga_rom:vga|vga_640480:u1|LessThan4~105 vga_rom:vga|vga_640480:u1|Add0~298 vga_rom:vga|vga_640480:u1|address[4]~23 vga_rom:vga|vga_640480:u1|address[5]~24 seg7:s5|Mux5~29 seg_5[1] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "13.950 ns" { vga_rom:vga|vga_640480:u1|vector_x[6] {} vga_rom:vga|vga_640480:u1|LessThan4~105 {} vga_rom:vga|vga_640480:u1|Add0~298 {} vga_rom:vga|vga_640480:u1|address[4]~23 {} vga_rom:vga|vga_640480:u1|address[5]~24 {} seg7:s5|Mux5~29 {} seg_5[1] {} } { 0.000ns 1.129ns 0.390ns 1.463ns 0.000ns 1.682ns 3.522ns } { 0.000ns 0.370ns 0.366ns 0.621ns 0.506ns 0.615ns 3.286ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "top:key_board\|Keyboard:u0\|data keyboard clock -4.950 ns register " "Info: th for register \"top:key_board\|Keyboard:u0\|data\" (data pin = \"keyboard\", clock pin = \"clock\") is -4.950 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 3.145 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 3.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.160 ns) 1.160 ns clock 1 CLK PIN_210 4 " "Info: 1: + IC(0.000 ns) + CELL(1.160 ns) = 1.160 ns; Loc. = PIN_210; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.000 ns) 1.411 ns clock~clkctrl 2 COMB CLKCTRL_G10 768 " "Info: 2: + IC(0.251 ns) + CELL(0.000 ns) = 1.411 ns; Loc. = CLKCTRL_G10; Fanout = 768; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.251 ns" { clock clock~clkctrl } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.068 ns) + CELL(0.666 ns) 3.145 ns top:key_board\|Keyboard:u0\|data 3 REG LCFF_X26_Y14_N23 13 " "Info: 3: + IC(1.068 ns) + CELL(0.666 ns) = 3.145 ns; Loc. = LCFF_X26_Y14_N23; Fanout = 13; REG Node = 'top:key_board\|Keyboard:u0\|data'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.734 ns" { clock~clkctrl top:key_board|Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.826 ns ( 58.06 % ) " "Info: Total cell delay = 1.826 ns ( 58.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.319 ns ( 41.94 % ) " "Info: Total interconnect delay = 1.319 ns ( 41.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { clock clock~clkctrl top:key_board|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { clock {} clock~combout {} clock~clkctrl {} top:key_board|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.251ns 1.068ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.401 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.401 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns keyboard 1 PIN PIN_194 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_194; Fanout = 1; PIN Node = 'keyboard'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard } "NODE_NAME" } } { "top_ge.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/top_ge.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.957 ns) + CELL(0.460 ns) 8.401 ns top:key_board\|Keyboard:u0\|data 2 REG LCFF_X26_Y14_N23 13 " "Info: 2: + IC(6.957 ns) + CELL(0.460 ns) = 8.401 ns; Loc. = LCFF_X26_Y14_N23; Fanout = 13; REG Node = 'top:key_board\|Keyboard:u0\|data'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.417 ns" { keyboard top:key_board|Keyboard:u0|data } "NODE_NAME" } } { "Keyboard.vhd" "" { Text "D:/Tsinghua/大二下/数字逻辑设计/last_v/Keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 17.19 % ) " "Info: Total cell delay = 1.444 ns ( 17.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.957 ns ( 82.81 % ) " "Info: Total interconnect delay = 6.957 ns ( 82.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.401 ns" { keyboard top:key_board|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.401 ns" { keyboard {} keyboard~combout {} top:key_board|Keyboard:u0|data {} } { 0.000ns 0.000ns 6.957ns } { 0.000ns 0.984ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.145 ns" { clock clock~clkctrl top:key_board|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.145 ns" { clock {} clock~combout {} clock~clkctrl {} top:key_board|Keyboard:u0|data {} } { 0.000ns 0.000ns 0.251ns 1.068ns } { 0.000ns 1.160ns 0.000ns 0.666ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.401 ns" { keyboard top:key_board|Keyboard:u0|data } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.401 ns" { keyboard {} keyboard~combout {} top:key_board|Keyboard:u0|data {} } { 0.000ns 0.000ns 6.957ns } { 0.000ns 0.984ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 09 19:28:55 2012 " "Info: Processing ended: Sat Jun 09 19:28:55 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
