[{"DBLP title": "Program-Invariant Checking for Soft-Error Detection using Reconfigurable Hardware.", "DBLP authors": ["Joonseok Park", "Pedro C. Diniz"], "year": 2015, "MAG papers": [{"PaperId": 2295476163, "PaperTitle": "program invariant checking for soft error detection using reconfigurable hardware", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["inha university", "university of southern california"]}], "source": "ES"}, {"DBLP title": "ARC 2014: A Multidimensional FPGA-Based Parallel DBSCAN Architecture.", "DBLP authors": ["Neil Scicluna", "Christos-Savvas Bouganis"], "year": 2015, "MAG papers": [{"PaperId": 2295513314, "PaperTitle": "arc 2014 a multidimensional fpga based parallel dbscan architecture", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Implementing Curve25519 for Side-Channel-Protected Elliptic Curve Cryptography.", "DBLP authors": ["Pascal Sasdrich", "Tim G\u00fcneysu"], "year": 2015, "MAG papers": [{"PaperId": 2294895936, "PaperTitle": "implementing curve25519 for side channel protected elliptic curve cryptography", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["ruhr university bochum", "ruhr university bochum"]}], "source": "ES"}, {"DBLP title": "An Enhanced Adaptive Recoding Rotation CORDIC.", "DBLP authors": ["Jianfeng Zhang", "Paul Chow", "Hengzhu Liu"], "year": 2015, "MAG papers": [{"PaperId": 2296058057, "PaperTitle": "an enhanced adaptive recoding rotation cordic", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national university of defense technology", "university of toronto", "national university of defense technology"]}], "source": "ES"}, {"DBLP title": "On the Impact of Replacing Low-Speed Configuration Buses on FPGAs with the Chip's Internal Configuration Infrastructure.", "DBLP authors": ["Karel Heyse", "Jente Basteleus", "Brahim Al Farisi", "Dirk Stroobandt", "Oliver Kadlcek", "Oliver Pell"], "year": 2015, "MAG papers": [{"PaperId": 2075557986, "PaperTitle": "on the impact of replacing low speed configuration buses on fpgas with the chip s internal configuration infrastructure", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["ghent university", "ghent university", "ghent university", null, null, "ghent university"]}], "source": "ES"}, {"DBLP title": "ARC 2014 Over-Clocking KLT Designs on FPGAs under Process, Voltage, and Temperature Variation.", "DBLP authors": ["Rui Policarpo Duarte", "Christos-Savvas Bouganis"], "year": 2015, "MAG papers": [{"PaperId": 2293975354, "PaperTitle": "arc 2014 over clocking klt designs on fpgas under process voltage and temperature variation", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "ARC 2014: Towards a Fast FPGA Implementation of a Heap-Based Priority Queue for Image Coding Using a Parallel Index-Aware Tree.", "DBLP authors": ["Yuhui Bai", "Syed Zahid Ahmed", "Bertrand Granado"], "year": 2015, "MAG papers": [{"PaperId": 2196080855, "PaperTitle": "arc 2014 towards a fast fpga implementation of a heap based priority queue for image coding using a parallel index aware tree", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["cergy pontoise university", "pierre and marie curie university", "pierre and marie curie university"]}], "source": "ES"}, {"DBLP title": "SATTA: A Self-Adaptive Temperature-Based TDF Awareness Methodology for Dynamically Reconfigurable FPGAs.", "DBLP authors": ["Stefano Di Carlo", "Giulio Gambardella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta"], "year": 2015, "MAG papers": [{"PaperId": 2044042022, "PaperTitle": "satta a self adaptive temperature based tdf awareness methodology for dynamically reconfigurable fpgas", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "A Tradeoff Analysis of FPGAs, GPUs, and Multicores for Sliding-Window Applications.", "DBLP authors": ["Patrick Cooke", "Jeremy Fowers", "Greg Brown", "Greg Stitt"], "year": 2015, "MAG papers": [{"PaperId": 1995926296, "PaperTitle": "a tradeoff analysis of fpgas gpus and multicores for sliding window applications", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["university of florida", "university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "The Cibola Flight Experiment.", "DBLP authors": ["Heather M. Quinn", "Diane Roussel-Dupre", "Michael P. Caffrey", "Paul S. Graham", "Michael J. Wirthlin", "Keith Morgan", "Anthony Salazar", "Tony Nelson", "William Howes", "Darrel Eric Johnson", "Jonathan M. Johnson", "Brian H. Pratt", "Nathan Rollins", "Jim Krone"], "year": 2015, "MAG papers": [{"PaperId": 2093412576, "PaperTitle": "the cibola flight experiment", "Year": 2015, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["centaur technology", null, "los alamos national laboratory", "los alamos national laboratory", "los alamos national laboratory", "los alamos national laboratory", "los alamos national laboratory", "los alamos national laboratory", "los alamos national laboratory", "los alamos national laboratory", "lawrence livermore national laboratory", null, null, "brigham young university"]}], "source": "ES"}, {"DBLP title": "Identification of Dynamic Circuit Specialization Opportunities in RTL Code.", "DBLP authors": ["Tom Davidson", "Elias Vansteenkiste", "Karel Heyse", "Karel Bruneel", "Dirk Stroobandt"], "year": 2015, "MAG papers": [{"PaperId": 1978323085, "PaperTitle": "identification of dynamic circuit specialization opportunities in rtl code", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ghent university", "ghent university", "ghent university", "ghent university", "ghent university"]}], "source": "ES"}, {"DBLP title": "Microkernel Architecture and Hardware Abstraction Layer of a Reliable Reconfigurable Real-Time Operating System (R3TOS).", "DBLP authors": ["Xabier Iturbe", "Khaled Benkrid", "Chuan Hong", "Ali Ebrahim", "Raul Torrego", "Tughrul Arslan"], "year": 2015, "MAG papers": [{"PaperId": 2057340342, "PaperTitle": "microkernel architecture and hardware abstraction layer of a reliable reconfigurable real time operating system r3tos", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of edinburgh", "university of edinburgh", "university of edinburgh", null, "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Imprecise Datapath Design: An Overclocking Approach.", "DBLP authors": ["Kan Shi", "David Boland", "George A. Constantinides"], "year": 2015, "MAG papers": [{"PaperId": 1994365239, "PaperTitle": "imprecise datapath design an overclocking approach", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Parallelizing Data Processing on FPGAs with Shifter Lists.", "DBLP authors": ["Louis Woods", "Gustavo Alonso", "Jens Teubner"], "year": 2015, "MAG papers": [{"PaperId": 2052166264, "PaperTitle": "parallelizing data processing on fpgas with shifter lists", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["technical university of dortmund", "eth zurich", "eth zurich"]}], "source": "ES"}, {"DBLP title": "A Runtime FPGA Placement and Routing Using Low-Complexity Graph Traversal.", "DBLP authors": ["Ricardo S. Ferreira", "Luciana Rocha", "Andr\u00e9 G. Santos", "Jos\u00e9 Augusto Miranda Nacif", "Stephan Wong", "Luigi Carro"], "year": 2015, "MAG papers": [{"PaperId": 2112872614, "PaperTitle": "a runtime fpga placement and routing using low complexity graph traversal", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["universidade federal de vicosa", "universidade federal de vicosa", "universidade federal de vicosa", "universidade federal do rio grande do sul", "universidade federal de vicosa", "delft university of technology"]}], "source": "ES"}, {"DBLP title": "Timing-Driven Titan: Enabling Large Benchmarks and Exploring the Gap between Academic and Commercial CAD.", "DBLP authors": ["Kevin E. Murray", "Scott Whitty", "Suya Liu", "Jason Luu", "Vaughn Betz"], "year": 2015, "MAG papers": [{"PaperId": 2023428606, "PaperTitle": "timing driven titan enabling large benchmarks and exploring the gap between academic and commercial cad", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["university of toronto", "university of toronto", "university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Solving the Global Atmospheric Equations through Heterogeneous Reconfigurable Platforms.", "DBLP authors": ["Lin Gan", "Haohuan Fu", "Wayne Luk", "Chao Yang", "Wei Xue", "Xiaomeng Huang", "Youhui Zhang", "Guangwen Yang"], "year": 2015, "MAG papers": [{"PaperId": 2076377833, "PaperTitle": "solving the global atmospheric equations through heterogeneous reconfigurable platforms", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["tsinghua university", "tsinghua university", "chinese academy of sciences", "tsinghua university", "tsinghua university", "tsinghua university", "imperial college london", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Autonomous Soft-Error Tolerance of FPGA Configuration Bits.", "DBLP authors": ["Anup Das", "Shyamsundar Venkataraman", "Akash Kumar"], "year": 2015, "MAG papers": [{"PaperId": 2007876688, "PaperTitle": "autonomous soft error tolerance of fpga configuration bits", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national university of singapore", "national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "A Hash Table for Line-Rate Data Processing.", "DBLP authors": ["Zsolt Istv\u00e1n", "Gustavo Alonso", "Michaela Blott", "Kees A. Vissers"], "year": 2015, "MAG papers": [{"PaperId": 2036940992, "PaperTitle": "a hash table for line rate data processing", "Year": 2015, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["eth zurich", "eth zurich", "xilinx", "xilinx"]}], "source": "ES"}, {"DBLP title": "The Effect of Compiler Optimizations on High-Level Synthesis-Generated Hardware.", "DBLP authors": ["Qijing Huang", "Ruolong Lian", "Andrew Canis", "Jongsok Choi", "Ryan Xi", "Nazanin Calagar", "Stephen Dean Brown", "Jason Helge Anderson"], "year": 2015, "MAG papers": [{"PaperId": 1884563702, "PaperTitle": "the effect of compiler optimizations on high level synthesis generated hardware", "Year": 2015, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["university of toronto", "university of toronto", "university of toronto", "university of toronto", "university of toronto", "university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Automating Elimination of Idle Functions by Runtime Reconfiguration.", "DBLP authors": ["Xinyu Niu", "Thomas C. P. Chau", "Qiwei Jin", "Wayne Luk", "Qiang Liu", "Oliver Pell"], "year": 2015, "MAG papers": [{"PaperId": 2248318413, "PaperTitle": "automating elimination of idle functions by runtime reconfiguration", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["imperial college london", "imperial college london", null, "imperial college london", "imperial college london", "tianjin university"]}], "source": "ES"}, {"DBLP title": "Exploiting FPGA Block Memories for Protected Cryptographic Implementations.", "DBLP authors": ["Shivam Bhasin", "Jean-Luc Danger", "Sylvain Guilley", "Wei He"], "year": 2015, "MAG papers": [{"PaperId": 2294130056, "PaperTitle": "exploiting fpga block memories for protected cryptographic implementations", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["telecom paristech", "telecom paristech", "telecom paristech", "technical university of madrid"]}], "source": "ES"}, {"DBLP title": "CoEx: A Novel Profiling-Based Algorithm/Architecture Co-Exploration for ASIP Design.", "DBLP authors": ["Juan Fernando Eusse Giraldo", "Christopher Williams", "Rainer Leupers"], "year": 2015, "MAG papers": [{"PaperId": 2201491784, "PaperTitle": "coex a novel profiling based algorithm architecture co exploration for asip design", "Year": 2015, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["rwth aachen university", "rwth aachen university", "rwth aachen university"]}], "source": "ES"}, {"DBLP title": "Execution Trace-Driven Energy-Reliability Optimization for Multimedia MPSoCs.", "DBLP authors": ["Anup Das", "Amit Kumar Singh", "Akash Kumar"], "year": 2015, "MAG papers": [{"PaperId": 1848619664, "PaperTitle": "execution trace driven energy reliability optimization for multimedia mpsocs", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["national university of singapore", "national university of singapore", "national university of singapore"]}], "source": "ES"}, {"DBLP title": "Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm.", "DBLP authors": ["Yu Ren", "Leibo Liu", "Shouyi Yin", "Jie Han", "Shaojun Wei"], "year": 2015, "MAG papers": [{"PaperId": 2197062872, "PaperTitle": "efficient fault tolerant topology reconfiguration using a maximum flow algorithm", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "university of alberta", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Low-Level Flexible Architecture with Hybrid Reconfiguration for Evolvable Hardware.", "DBLP authors": ["Roland Dobai", "Luk\u00e1s Sekanina"], "year": 2015, "MAG papers": [{"PaperId": 2270187207, "PaperTitle": "low level flexible architecture with hybrid reconfiguration for evolvable hardware", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["brno university of technology", "brno university of technology"]}], "source": "ES"}, {"DBLP title": "Low-Overhead FPGA Middleware for Application Portability and Productivity.", "DBLP authors": ["Robert Kirchgessner", "Alan D. George", "Greg Stitt"], "year": 2015, "MAG papers": [{"PaperId": 1981869558, "PaperTitle": "low overhead fpga middleware for application portability and productivity", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of florida", "university of florida", "university of florida"]}], "source": "ES"}, {"DBLP title": "RIFFA 2.1: A Reusable Integration Framework for FPGA Accelerators.", "DBLP authors": ["Matthew Jacobsen", "Dustin Richmond", "Matthew Hogains", "Ryan Kastner"], "year": 2015, "MAG papers": [{"PaperId": 2125703639, "PaperTitle": "riffa 2 1 a reusable integration framework for fpga accelerators", "Year": 2015, "CitationCount": 65, "EstimatedCitation": 143, "Affiliations": ["university of california san diego", "university of california san diego", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "The Table-Hadamard GRNG: An Area-Efficient FPGA Gaussian Random Number Generator.", "DBLP authors": ["David B. Thomas"], "year": 2015, "MAG papers": [{"PaperId": 2060615856, "PaperTitle": "the table hadamard grng an area efficient fpga gaussian random number generator", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["imperial college london"]}], "source": "ES"}, {"DBLP title": "Memory Interface Design for 3D Stencil Kernels on a Massively Parallel Memory System.", "DBLP authors": ["Zheming Jin", "Jason D. Bakos"], "year": 2015, "MAG papers": [{"PaperId": 2146141543, "PaperTitle": "memory interface design for 3d stencil kernels on a massively parallel memory system", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of south carolina", "university of south carolina"]}], "source": "ES"}, {"DBLP title": "SuperDragon: A Heterogeneous Parallel System for Accelerating 3D Reconstruction of Cryo-Electron Microscopy Images.", "DBLP authors": ["Guangming Tan", "Chunming Zhang", "Wendi Wang", "Peiheng Zhang"], "year": 2015, "MAG papers": [{"PaperId": 1980934908, "PaperTitle": "superdragon a heterogeneous parallel system for accelerating 3d reconstruction of cryo electron microscopy images", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Safe Dynamic Reshaping of Reconfigurable MPSoC Embedded Systems for Self-Healing and Self-Adaption Purposes.", "DBLP authors": ["Alexander Biedermann", "Sorin A. Huss", "Adeel Israr"], "year": 2015, "MAG papers": [{"PaperId": 2068098775, "PaperTitle": "safe dynamic reshaping of reconfigurable mpsoc embedded systems for self healing and self adaption purposes", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["technische universitat darmstadt", "technische universitat darmstadt", "comsats institute of information technology"]}], "source": "ES"}, {"DBLP title": "High-Speed Hardware Partition Generation.", "DBLP authors": ["Jon T. Butler", "Tsutomu Sasao"], "year": 2015, "MAG papers": [{"PaperId": 2066376256, "PaperTitle": "high speed hardware partition generation", "Year": 2015, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["meiji university", "naval postgraduate school"]}], "source": "ES"}, {"DBLP title": "A Reconfigurable Architecture for Binary Acceleration of Loops with Memory Accesses.", "DBLP authors": ["Nuno Miguel Cardanha Paulino", "Jo\u00e3o Canas Ferreira", "Jo\u00e3o M. P. Cardoso"], "year": 2015, "MAG papers": [{"PaperId": 2094835990, "PaperTitle": "a reconfigurable architecture for binary acceleration of loops with memory accesses", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of porto", "university of porto", "university of porto"]}], "source": "ES"}, {"DBLP title": "Area-Efficient Near-Associative Memories on FPGAs.", "DBLP authors": ["Udit Dhawan", "Andr\u00e9 DeHon"], "year": 2015, "MAG papers": [{"PaperId": 2049489754, "PaperTitle": "area efficient near associative memories on fpgas", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of pennsylvania", "university of pennsylvania"]}], "source": "ES"}, {"DBLP title": "Dynamic Energy, Performance, and Accuracy Optimization and Management Using Automatically Generated Constraints for Separable 2D FIR Filtering for Digital Video Processing.", "DBLP authors": ["Daniel Llamocca", "Marios S. Pattichis"], "year": 2015, "MAG papers": [{"PaperId": 2085256114, "PaperTitle": "dynamic energy performance and accuracy optimization and management using automatically generated constraints for separable 2d fir filtering for digital video processing", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of rochester", "university of new mexico"]}], "source": "ES"}, {"DBLP title": "GROK-LAB: Generating Real On-chip Knowledge for Intra-cluster Delays Using Timing Extraction.", "DBLP authors": ["Benjamin Gojman", "Sirisha Nalmela", "Nikil Mehta", "Nicholas Howarth", "Andr\u00e9 DeHon"], "year": 2015, "MAG papers": [{"PaperId": 2006434824, "PaperTitle": "grok lab generating real on chip knowledge for intra cluster delays using timing extraction", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of pennsylvania", "juniper networks", "university of pennsylvania", "california institute of technology", "university of pennsylvania"]}], "source": "ES"}, {"DBLP title": "NCBI BLASTP on High-Performance Reconfigurable Computing Systems.", "DBLP authors": ["Atabak Mahram", "Martin C. Herbordt"], "year": 2015, "MAG papers": [{"PaperId": 2083564022, "PaperTitle": "ncbi blastp on high performance reconfigurable computing systems", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["boston university", "boston university"]}], "source": "ES"}, {"DBLP title": "Physical Security Evaluation of the Bitstream Encryption Mechanism of Altera Stratix II and Stratix III FPGAs.", "DBLP authors": ["Pawel Swierczynski", "Amir Moradi", "David Oswald", "Christof Paar"], "year": 2015, "MAG papers": [{"PaperId": 1995447946, "PaperTitle": "physical security evaluation of the bitstream encryption mechanism of altera stratix ii and stratix iii fpgas", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["ruhr university bochum", "ruhr university bochum", "ruhr university bochum", "ruhr university bochum"]}], "source": "ES"}, {"DBLP title": "Secure, Remote, Dynamic Reconfiguration of FPGAs.", "DBLP authors": ["Jo Vliegen", "Nele Mentens", "Ingrid Verbauwhede"], "year": 2015, "MAG papers": [{"PaperId": 2162634789, "PaperTitle": "secure remote dynamic reconfiguration of fpgas", "Year": 2015, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["katholieke universiteit leuven", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "Mapping Adaptive Particle Filters to Heterogeneous Reconfigurable Systems.", "DBLP authors": ["Thomas C. P. Chau", "Xinyu Niu", "Alison Eele", "Jan M. Maciejowski", "Peter Y. K. Cheung", "Wayne Luk"], "year": 2015, "MAG papers": [{"PaperId": 2143556363, "PaperTitle": "mapping adaptive particle filters to heterogeneous reconfigurable systems", "Year": 2015, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "imperial college london", "university of cambridge", "university of cambridge"]}], "source": "ES"}, {"DBLP title": "Graph-Based Approaches to Placement of Processing Element Networks on FPGAs for Physical Model Simulation.", "DBLP authors": ["Bailey Miller", "Frank Vahid", "Tony Givargis", "Philip Brisk"], "year": 2015, "MAG papers": [{"PaperId": 2033648414, "PaperTitle": "graph based approaches to placement of processing element networks on fpgas for physical model simulation", "Year": 2015, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of california irvine", "university of california riverside", "university of california riverside", "university of california riverside"]}], "source": "ES"}]