#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ffff3f56540 .scope module, "control_tb" "control_tb" 2 16;
 .timescale 0 0;
v0x7ffff3f77720_0 .var "clk", 0 0;
v0x7ffff3f777e0_0 .var "cnt_is_0_iv", 0 0;
v0x7ffff3f77880_0 .var "divisor_is_0_iv", 0 0;
v0x7ffff3f77980_0 .net "done_ov", 0 0, v0x7ffff3f76890_0;  1 drivers
v0x7ffff3f77a50_0 .var "dvsr_less_than_dvnd_iv", 0 0;
v0x7ffff3f77b40_0 .net "error_ov", 0 0, v0x7ffff3f76a60_0;  1 drivers
v0x7ffff3f77c10 .array "fsm_inputs", 0 12, 5 0;
v0x7ffff3f77cb0 .array "fsm_outputs", 0 12, 5 0;
v0x7ffff3f77d50_0 .net "init_ov", 0 0, v0x7ffff3f76b20_0;  1 drivers
v0x7ffff3f77eb0_0 .net "left_ov", 0 0, v0x7ffff3f76be0_0;  1 drivers
v0x7ffff3f77f80_0 .var "reset_iv", 0 0;
v0x7ffff3f78050_0 .net "right_ov", 0 0, v0x7ffff3f76e40_0;  1 drivers
v0x7ffff3f78120_0 .var "shifted_divisor_MSB_iv", 0 0;
v0x7ffff3f781f0_0 .var "start_iv", 0 0;
v0x7ffff3f782c0_0 .net "sub_ov", 0 0, v0x7ffff3f77160_0;  1 drivers
S_0x7ffff3f566c0 .scope module, "DUT" "control" 2 27, 3 16 0, S_0x7ffff3f56540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /INPUT 1 "cnt_is_0"
    .port_info 4 /INPUT 1 "divisor_is_0"
    .port_info 5 /INPUT 1 "dvsr_less_than_dvnd"
    .port_info 6 /INPUT 1 "shifted_divisor_MSB"
    .port_info 7 /OUTPUT 1 "error"
    .port_info 8 /OUTPUT 1 "done"
    .port_info 9 /OUTPUT 1 "init"
    .port_info 10 /OUTPUT 1 "left"
    .port_info 11 /OUTPUT 1 "right"
    .port_info 12 /OUTPUT 1 "sub"
P_0x7ffff3f56840 .param/l "CHECK_DIVIDE_BY_ZERO" 1 3 31, C4<001>;
P_0x7ffff3f56880 .param/l "ERROR" 1 3 32, C4<010>;
P_0x7ffff3f568c0 .param/l "NO_ERROR" 1 3 35, C4<101>;
P_0x7ffff3f56900 .param/l "SHIFT_LEFT" 1 3 33, C4<011>;
P_0x7ffff3f56940 .param/l "SHIFT_RIGHT" 1 3 34, C4<100>;
P_0x7ffff3f56980 .param/l "SIZE" 0 3 17, +C4<00000000000000000000000000001000>;
P_0x7ffff3f569c0 .param/l "WAIT_FOR_START" 1 3 30, C4<000>;
v0x7ffff3f52730_0 .net "clk", 0 0, v0x7ffff3f77720_0;  1 drivers
v0x7ffff3f527d0_0 .net "cnt_is_0", 0 0, v0x7ffff3f777e0_0;  1 drivers
v0x7ffff3f767f0_0 .net "divisor_is_0", 0 0, v0x7ffff3f77880_0;  1 drivers
v0x7ffff3f76890_0 .var "done", 0 0;
v0x7ffff3f76950_0 .net "dvsr_less_than_dvnd", 0 0, v0x7ffff3f77a50_0;  1 drivers
v0x7ffff3f76a60_0 .var "error", 0 0;
v0x7ffff3f76b20_0 .var "init", 0 0;
v0x7ffff3f76be0_0 .var "left", 0 0;
v0x7ffff3f76ca0_0 .var "next_state", 2 0;
v0x7ffff3f76d80_0 .net "reset", 0 0, v0x7ffff3f77f80_0;  1 drivers
v0x7ffff3f76e40_0 .var "right", 0 0;
v0x7ffff3f76f00_0 .net "shifted_divisor_MSB", 0 0, v0x7ffff3f78120_0;  1 drivers
v0x7ffff3f76fc0_0 .net "start", 0 0, v0x7ffff3f781f0_0;  1 drivers
v0x7ffff3f77080_0 .var "state", 2 0;
v0x7ffff3f77160_0 .var "sub", 0 0;
E_0x7ffff3f3e590 .event edge, v0x7ffff3f77080_0;
E_0x7ffff3f3f9e0/0 .event edge, v0x7ffff3f77080_0, v0x7ffff3f76fc0_0, v0x7ffff3f767f0_0, v0x7ffff3f76f00_0;
E_0x7ffff3f3f9e0/1 .event edge, v0x7ffff3f527d0_0, v0x7ffff3f76950_0;
E_0x7ffff3f3f9e0 .event/or E_0x7ffff3f3f9e0/0, E_0x7ffff3f3f9e0/1;
E_0x7ffff3f34650 .event posedge, v0x7ffff3f52730_0;
S_0x7ffff3f773c0 .scope begin, "main_testbench" "main_testbench" 2 81, 2 81 0, S_0x7ffff3f56540;
 .timescale 0 0;
v0x7ffff3f77560_0 .var/i "i", 31 0;
v0x7ffff3f77640_0 .var/i "passed", 31 0;
    .scope S_0x7ffff3f566c0;
T_0 ;
    %wait E_0x7ffff3f34650;
    %load/vec4 v0x7ffff3f76d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7ffff3f77080_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ffff3f76ca0_0;
    %assign/vec4 v0x7ffff3f77080_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ffff3f566c0;
T_1 ;
    %wait E_0x7ffff3f3f9e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3f76b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3f76be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3f76e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3f77160_0, 0, 1;
    %load/vec4 v0x7ffff3f77080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/x;
    %jmp/1 T_1.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/x;
    %jmp/1 T_1.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_1.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_1.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/x;
    %jmp/1 T_1.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/x;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x7ffff3f76fc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff3f76b20_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
T_1.9 ;
    %jmp T_1.7;
T_1.1 ;
    %load/vec4 v0x7ffff3f767f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
T_1.11 ;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0x7ffff3f76f00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff3f76be0_0, 0, 1;
T_1.13 ;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v0x7ffff3f527d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v0x7ffff3f76950_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff3f77160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff3f76e40_0, 0, 1;
    %jmp T_1.17;
T_1.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ffff3f76e40_0, 0, 1;
T_1.17 ;
T_1.15 ;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ffff3f76ca0_0, 0, 3;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7ffff3f566c0;
T_2 ;
    %wait E_0x7ffff3f3e590;
    %load/vec4 v0x7ffff3f77080_0;
    %cmpi/e 2, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0x7ffff3f76a60_0, 0, 1;
    %load/vec4 v0x7ffff3f77080_0;
    %cmpi/e 5, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0x7ffff3f77080_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0x7ffff3f76890_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ffff3f56540;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ffff3f77720_0, 0, 1;
T_3.0 ;
    %delay 10, 0;
    %load/vec4 v0x7ffff3f77720_0;
    %inv;
    %store/vec4 v0x7ffff3f77720_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7ffff3f56540;
T_4 ;
    %pushi/vec4 32, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 10, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 27, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 15, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 48, 0, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 21, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 17, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 20, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 4, 0, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 15, 0, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 21, 0, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 7, 0, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 3, 0, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 11, 0, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 16, 0, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %pushi/vec4 2, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77c10, 4, 0;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7ffff3f77cb0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0x7ffff3f56540;
T_5 ;
    %fork t_1, S_0x7ffff3f773c0;
    %jmp t_0;
    .scope S_0x7ffff3f773c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ffff3f77560_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7ffff3f77640_0, 0, 32;
    %vpi_call 2 88 "$display", "reset start cnt=0 div=0 divisor<dividend div[MSB] | error done init left right sub (expected output)" {0 0 0};
    %pushi/vec4 13, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %ix/getv/s 4, v0x7ffff3f77560_0;
    %load/vec4a v0x7ffff3f77c10, 4;
    %parti/s 1, 5, 4;
    %store/vec4 v0x7ffff3f77f80_0, 0, 1;
    %ix/getv/s 4, v0x7ffff3f77560_0;
    %load/vec4a v0x7ffff3f77c10, 4;
    %parti/s 1, 4, 4;
    %store/vec4 v0x7ffff3f781f0_0, 0, 1;
    %ix/getv/s 4, v0x7ffff3f77560_0;
    %load/vec4a v0x7ffff3f77c10, 4;
    %parti/s 1, 3, 3;
    %store/vec4 v0x7ffff3f777e0_0, 0, 1;
    %ix/getv/s 4, v0x7ffff3f77560_0;
    %load/vec4a v0x7ffff3f77c10, 4;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7ffff3f77880_0, 0, 1;
    %ix/getv/s 4, v0x7ffff3f77560_0;
    %load/vec4a v0x7ffff3f77c10, 4;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7ffff3f77a50_0, 0, 1;
    %ix/getv/s 4, v0x7ffff3f77560_0;
    %load/vec4a v0x7ffff3f77c10, 4;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7ffff3f78120_0, 0, 1;
    %wait E_0x7ffff3f34650;
    %delay 1, 0;
    %vpi_call 2 101 "$display", "%5b %5b %5b %5b %15b %8b | %5b %4b %4b %4b %5b %3b (%b)", v0x7ffff3f77f80_0, v0x7ffff3f781f0_0, v0x7ffff3f777e0_0, v0x7ffff3f77880_0, v0x7ffff3f77a50_0, v0x7ffff3f78120_0, v0x7ffff3f77b40_0, v0x7ffff3f77980_0, v0x7ffff3f77d50_0, v0x7ffff3f77eb0_0, v0x7ffff3f78050_0, v0x7ffff3f782c0_0, &A<v0x7ffff3f77cb0, v0x7ffff3f77560_0 > {0 0 0};
    %load/vec4 v0x7ffff3f77560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ffff3f77560_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %load/vec4 v0x7ffff3f77640_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %vpi_call 2 111 "$display", "Pass" {0 0 0};
T_5.2 ;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .scope S_0x7ffff3f56540;
t_0 %join;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Simulation/control_tb.v";
    "Sources/control.v";
