# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/phy/mig_7series_v4_0_ddr_phy_top.vhd" \
"../../../../project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.vhd" \
"../../../../project_2.srcs/sources_1/ip/mig_7series_0/mig_7series_0/user_design/rtl/mig_7series_0.vhd" \
"../../../../Freq_Divider.vhd" \
"../../../../main.vhd" \
"../../../../memory_controller.vhd" \
"../../../../project_2.srcs/sources_1/new/switch_manager.vhd" \
"../../../../project_2.srcs/sources_1/new/main_interconnect.vhd" \

# Do not sort compile order
nosort
